                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf SYS_TOP.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/system/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/system/std_cells
lappend search_path /home/IC/system/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/system/std_cells /home/IC/system/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format [glob /home/IC/system/rtl/*.v]
Loading db file '/home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog files: '/home/IC/system/rtl/PULSE_GEN.v' '/home/IC/system/rtl/strt_check.v' '/home/IC/system/rtl/parity_calc.v' '/home/IC/system/rtl/UART_TOP.v' '/home/IC/system/rtl/Parity_check.v' '/home/IC/system/rtl/ALUs.v' '/home/IC/system/rtl/reset_sync.v' '/home/IC/system/rtl/DF_SYN.v' '/home/IC/system/rtl/Async_fifo.v' '/home/IC/system/rtl/SYS_CNTRL.v' '/home/IC/system/rtl/UART_TX_TOP.v' '/home/IC/system/rtl/fifo_wr.v' '/home/IC/system/rtl/MUX.v' '/home/IC/system/rtl/UART_Rx_FSM.v' '/home/IC/system/rtl/fifo_rd.v' '/home/IC/system/rtl/UART_TX_FSM.v' '/home/IC/system/rtl/UART_RX_TOP.v' '/home/IC/system/rtl/DATA_SYNC.v' '/home/IC/system/rtl/fifo_mem.v' '/home/IC/system/rtl/CLKDIV_MUX.v' '/home/IC/system/rtl/SYS_TOP.v' '/home/IC/system/rtl/serializer.v' '/home/IC/system/rtl/RegFile.v' '/home/IC/system/rtl/data_sampling.v' '/home/IC/system/rtl/edge_bit_counter.v' '/home/IC/system/rtl/DF_Sync.v' '/home/IC/system/rtl/clk_gating.v' '/home/IC/system/rtl/Stop_check.v' '/home/IC/system/rtl/deserializer.v' '/home/IC/system/rtl/ClkDiv.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/system/rtl/PULSE_GEN.v
Compiling source file /home/IC/system/rtl/strt_check.v
Compiling source file /home/IC/system/rtl/parity_calc.v
Compiling source file /home/IC/system/rtl/UART_TOP.v
Compiling source file /home/IC/system/rtl/Parity_check.v
Compiling source file /home/IC/system/rtl/ALUs.v
Compiling source file /home/IC/system/rtl/reset_sync.v
Compiling source file /home/IC/system/rtl/DF_SYN.v
Compiling source file /home/IC/system/rtl/Async_fifo.v
Compiling source file /home/IC/system/rtl/SYS_CNTRL.v
Compiling source file /home/IC/system/rtl/UART_TX_TOP.v
Compiling source file /home/IC/system/rtl/fifo_wr.v
Compiling source file /home/IC/system/rtl/MUX.v
Compiling source file /home/IC/system/rtl/UART_Rx_FSM.v
Compiling source file /home/IC/system/rtl/fifo_rd.v
Compiling source file /home/IC/system/rtl/UART_TX_FSM.v
Compiling source file /home/IC/system/rtl/UART_RX_TOP.v
Compiling source file /home/IC/system/rtl/DATA_SYNC.v
Compiling source file /home/IC/system/rtl/fifo_mem.v
Compiling source file /home/IC/system/rtl/CLKDIV_MUX.v
Compiling source file /home/IC/system/rtl/SYS_TOP.v
Warning:  /home/IC/system/rtl/SYS_TOP.v:148: the undeclared symbol 'R_INC_T' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/system/rtl/serializer.v
Compiling source file /home/IC/system/rtl/RegFile.v
Compiling source file /home/IC/system/rtl/data_sampling.v
Compiling source file /home/IC/system/rtl/edge_bit_counter.v
Compiling source file /home/IC/system/rtl/DF_Sync.v
Compiling source file /home/IC/system/rtl/clk_gating.v
Compiling source file /home/IC/system/rtl/Stop_check.v
Compiling source file /home/IC/system/rtl/deserializer.v
Compiling source file /home/IC/system/rtl/ClkDiv.v

Inferred memory devices in process
	in routine PULSE_GEN line 14 in file
		'/home/IC/system/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DFF1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      DFF2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine strt_check line 31 in file
		'/home/IC/system/rtl/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 24 in file
	'/home/IC/system/rtl/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 17 in file
		'/home/IC/system/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_ISO_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 24 in file
		'/home/IC/system/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_check line 42 in file
		'/home/IC/system/rtl/Parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 34 in file
	'/home/IC/system/rtl/ALUs.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/system/rtl/ALUs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reset_sync line 9 in file
		'/home/IC/system/rtl/reset_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DF_SYN line 11 in file
		'/home/IC/system/rtl/DF_SYN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DFF1_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      DFF2_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 58 in file
	'/home/IC/system/rtl/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
|            64            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 160 in file
	'/home/IC/system/rtl/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           174            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CNTRL line 49 in file
		'/home/IC/system/rtl/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CNTRL line 315 in file
		'/home/IC/system/rtl/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Adrress_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr line 31 in file
		'/home/IC/system/rtl/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr line 46 in file
		'/home/IC/system/rtl/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_w_ptr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/IC/system/rtl/MUX.v:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'/home/IC/system/rtl/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX line 22 in file
		'/home/IC/system/rtl/MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_OUT_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 93 in file
	'/home/IC/system/rtl/UART_Rx_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 82 in file
		'/home/IC/system/rtl/UART_Rx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM line 194 in file
		'/home/IC/system/rtl/UART_Rx_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RX_IN_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd line 31 in file
		'/home/IC/system/rtl/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd line 46 in file
		'/home/IC/system/rtl/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 47 in file
	'/home/IC/system/rtl/UART_TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 38 in file
		'/home/IC/system/rtl/UART_TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 112 in file
		'/home/IC/system/rtl/UART_TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ser_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/system/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 45 in file
		'/home/IC/system/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 68 in file
		'/home/IC/system/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 82 in file
		'/home/IC/system/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_mem line 26 in file
		'/home/IC/system/rtl/fifo_mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   fifo_mem/38    |   8    |    8    |      3       | N  |
===========================================================

Statistics for case statements in always block at line 8 in file
	'/home/IC/system/rtl/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine serializer line 17 in file
		'/home/IC/system/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  DATA_isolate_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 28 in file
		'/home/IC/system/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/system/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================

Inferred memory devices in process
	in routine data_sampling line 49 in file
		'/home/IC/system/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RX_IN_r_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     data_3_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 38 in file
		'/home/IC/system/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 59 in file
		'/home/IC/system/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DF_Sync line 23 in file
		'/home/IC/system/rtl/DF_Sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sync_op_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLK_GATE line 18 in file
		'/home/IC/system/rtl/clk_gating.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine stop_check line 31 in file
		'/home/IC/system/rtl/Stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine deserializer line 12 in file
		'/home/IC/system/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/system/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/system/rtl/PULSE_GEN.db:PULSE_GEN'
Loaded 30 designs.
Current design is 'PULSE_GEN'.
PULSE_GEN strt_check parity_calc UART parity_check ALU reset_sync DF_SYN Async_fifo SYS_CNTRL UART_TX_TOP fifo_wr MUX RX_FSM fifo_rd FSM UART_RX_TOP DATA_SYNC fifo_mem CLKDIV_MUX SYS_TOP serializer RegFile data_sampling edge_bit_counter DF_Sync CLK_GATE stop_check deserializer ClkDiv
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/system/rtl/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

Information: Building the design 'DF_Sync' instantiated from design 'Async_fifo' with
	the parameters "DATA_SIZE=4". (HDL-193)
Warning: Cannot find the design 'DF_Sync' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'DF_Sync' in 'Async_fifo'. (LINK-5)
0
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Oct  4 03:50:02 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     14
    Multiply driven inputs (LINT-6)                                 4
    Unconnected ports (LINT-28)                                     3
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Leaf pins connected to undriven nets (LINT-58)                  1
    Cells have undriven hier pins (LINT-59)                         1

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr', cell 'C62' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C104' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C71' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C77' does not drive any nets. (LINT-1)
Warning: In design 'Async_fifo', input port 'i_w_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Async_fifo', input port 'i_w_rstn' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Async_fifo', input port 'i_r_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Async_fifo', input port 'i_r_rstn' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'edge_bit_counter', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'SYS_TOP', three-state bus 'reset_sync_inst2/SYNC_RST' has non three-state driver 'reset_sync_inst2/sync_reg_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ClkDiv_inst_RX/o_div_clk' has non three-state driver 'ClkDiv_inst_RX/C96/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'SYNC_REF_RST' has non three-state driver 'reset_sync_inst1/sync_reg_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_rd_ptr[0]' has non three-state driver 'Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_rd_ptr[1]' has non three-state driver 'Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_rd_ptr[2]' has non three-state driver 'Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_rd_ptr[3]' has non three-state driver 'Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_w_ptr[0]' has non three-state driver 'Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_w_ptr[1]' has non three-state driver 'Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_w_ptr[2]' has non three-state driver 'Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Async_fifo_inst/gray_w_ptr[3]' has non three-state driver 'Async_fifo_inst/u_fifo_wr/gray_w_ptr_reg[3]/Q'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'parity_calc', input pin 'synch_enable' of leaf cell 'parity_reg' is connected to undriven net 'PAR_EN'.  (LINT-58)
Warning: In design 'UART_TX_TOP', input pin 'PAR_EN' of hierarchical cell 'p1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name REGOUT -to [all_outputs]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./consrains.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set REF_CLK_NAME REF_CLK
set REF_CLK_PER 20
set UART_CLK_NAME UART_CLK
set UART_CLK_PER 271
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_RISE 0.05
set CLK_FALL 0.05
create_clock -name $REF_CLK_NAME -period $REF_CLK_PER    [get_ports REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -setup $CLK_SETUP_SKEW             [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -hold $CLK_HOLD_SKEW               [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition  -rise $CLK_RISE                    [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition  -fall $CLK_FALL                    [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
create_clock          -name $UART_CLK_NAME -period $UART_CLK_PER [get_ports UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition  -rise $CLK_RISE  [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition  -fall $CLK_FALL  [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
create_generated_clock -master_clock $REF_CLK_NAME -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port CLK_GATE_inst/GATED_CLK]                        -divide_by 1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -setup 0.2 [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port ClkDiv_inst_RX/o_div_clk]                        -divide_by 1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -setup $CLK_SETUP_SKEW  [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -hold $CLK_HOLD_SKEW    [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -rise  $CLK_RISE         [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -fall  $CLK_FALL         [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port ClkDiv_inst_TX/o_div_clk]                        -divide_by 32
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -rise $CLK_RISE        [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -fall $CLK_FALL        [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_dont_touch_network [get_clocks {REF_CLK UART_CLK ALU_CLK RX_CLK TX_CLK}]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "REF_CLK ALU_CLK"] -group [get_clocks "UART_CLK TX_CLK RX_CLK"]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in1_delay  [expr 0.2*$UART_CLK_PER]
set out1_delay [expr 0.2*$UART_CLK_PER]
set in2_delay  [expr 0.2*32*$UART_CLK_PER]
set out2_delay [expr 0.2*32*$UART_CLK_PER]
#Constrain Input Paths
set_input_delay $in1_delay -clock RX_CLK [get_port UART_RX_IN]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
#Constrain Output Paths
set_output_delay $out1_delay -clock RX_CLK [get_port parity_error]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_output_delay $out1_delay -clock RX_CLK [get_port framing_error]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_output_delay $out2_delay -clock TX_CLK [get_port UART_TX_O]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_port parity_error]
set_load 0.1 [get_port framing_error]
set_load 0.1 [get_port UART_TX_O]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 46 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLKDIV_MUX'
  Processing 'ClkDiv_0'
  Processing 'DATA_SYNC'
  Processing 'reset_sync_0'
  Processing 'stop_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'RX_FSM'
  Processing 'UART_RX_TOP'
  Processing 'MUX'
  Processing 'parity_calc'
  Processing 'FSM'
  Processing 'serializer'
  Processing 'UART_TX_TOP'
  Processing 'UART'
  Processing 'PULSE_GEN'
  Processing 'fifo_rd'
  Processing 'fifo_wr'
  Processing 'fifo_mem'
  Processing 'Async_fifo'
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'SYS_CNTRL'
  Processing 'SYS_TOP'
Information: Building the design 'DF_Sync' instantiated from design 'Async_fifo' with
	the parameters "DATA_SIZE=4". (HDL-193)
Warning: Cannot find the design 'DF_Sync' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'DF_Sync' in 'Async_fifo'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'deserializer_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_dec_1'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'RX_FSM_DW01_cmp6_0'
  Processing 'RX_FSM_DW01_sub_0'
  Processing 'RX_FSM_DW01_cmp6_1'
  Processing 'RX_FSM_DW01_dec_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   42574.2      0.00       0.0       1.2                          
    0:00:18   42574.2      0.00       0.0       1.2                          
    0:00:18   42574.2      0.00       0.0       1.2                          
    0:00:18   42574.2      0.00       0.0       1.2                          
    0:00:18   42574.2      0.00       0.0       1.2                          
    0:00:21   23245.7      0.00       0.0       0.3                          
    0:00:21   23216.3      0.00       0.0       0.3                          
    0:00:22   23216.3      0.00       0.0       0.3                          
    0:00:22   23216.3      0.00       0.0       0.3                          
    0:00:22   23168.0      0.00       0.0       0.3                          
    0:00:22   23168.0      0.00       0.0       0.3                          
    0:00:22   23168.0      0.00       0.0       0.3                          
    0:00:22   23168.0      0.00       0.0       0.3                          
    0:00:22   23168.0      0.00       0.0       0.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22   23168.0      0.00       0.0       0.3                          
    0:00:22   23168.0      0.00       0.0       0.3                          
    0:00:24   21980.8      0.00       0.0      12.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   21980.8      0.00       0.0      12.6                          
    0:00:25   22011.4      0.00       0.0       0.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25   22011.4      0.00       0.0       0.2                          
    0:00:25   22011.4      0.00       0.0       0.2                          
    0:00:26   21938.4      0.00       0.0       0.2                          
    0:00:26   21920.7      0.00       0.0       0.2                          
    0:00:26   21910.2      0.00       0.0       0.2                          
    0:00:26   21894.9      0.00       0.0       0.2                          
    0:00:26   21891.3      0.00       0.0       0.2                          
    0:00:26   21891.3      0.00       0.0       0.2                          
    0:00:26   21891.3      0.00       0.0       0.2                          
    0:00:26   21886.6      0.00       0.0       0.2                          
    0:00:26   21886.6      0.00       0.0       0.2                          
    0:00:26   21886.6      0.00       0.0       0.2                          
    0:00:26   21886.6      0.00       0.0       0.2                          
    0:00:26   21886.6      0.00       0.0       0.2                          
    0:00:26   21886.6      0.00       0.0       0.2                          
    0:00:26   21900.7      0.00       0.0       0.2                          
Loading db file '/home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/system/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output System_Top_netlist.v
Information: Building the design 'DF_Sync' instantiated from design 'Async_fifo' with
	the parameters "DATA_SIZE=4". (HDL-193)
Warning: Cannot find the design 'DF_Sync' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'DF_Sync' in 'Async_fifo'. (LINK-5)
Writing verilog file '/home/IC/system/syn/System_Top_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output System_Top_netlist.ddc
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'System_Top_netlist.ddc'.
1
write_sdc  -nosplit System_Top.sdc
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
write_sdf           System_Top.sdf
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/system/syn/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
333
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 