#pragma GCC system_header
#define __STDC__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 14
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __VERSION__ "14.2.1 20241119"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __GNUC_EXECUTION_CHARSET_NAME "UTF-8"
#define __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __GXX_ABI_VERSION 1019
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __SCHAR_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LONG_LONG_WIDTH__ 64
#define __WCHAR_WIDTH__ 32
#define __WINT_WIDTH__ 32
#define __PTRDIFF_WIDTH__ 32
#define __SIZE_WIDTH__ 32
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __INTMAX_WIDTH__ 64
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __SIG_ATOMIC_WIDTH__ 32
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __INT_LEAST64_WIDTH__ 64
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST8_WIDTH__ 32
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST16_WIDTH__ 32
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __INT_FAST64_WIDTH__ 64
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __INTPTR_WIDTH__ 32
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_NORM_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_IS_IEC_60559__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_IS_IEC_60559__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_NORM_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_IS_IEC_60559__ 1
#define __FLT32_MANT_DIG__ 24
#define __FLT32_DIG__ 6
#define __FLT32_MIN_EXP__ (-125)
#define __FLT32_MIN_10_EXP__ (-37)
#define __FLT32_MAX_EXP__ 128
#define __FLT32_MAX_10_EXP__ 38
#define __FLT32_DECIMAL_DIG__ 9
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define __FLT32_NORM_MAX__ 3.4028234663852886e+38F32
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define __FLT32_HAS_DENORM__ 1
#define __FLT32_HAS_INFINITY__ 1
#define __FLT32_HAS_QUIET_NAN__ 1
#define __FLT32_IS_IEC_60559__ 1
#define __FLT64_MANT_DIG__ 53
#define __FLT64_DIG__ 15
#define __FLT64_MIN_EXP__ (-1021)
#define __FLT64_MIN_10_EXP__ (-307)
#define __FLT64_MAX_EXP__ 1024
#define __FLT64_MAX_10_EXP__ 308
#define __FLT64_DECIMAL_DIG__ 17
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define __FLT64_NORM_MAX__ 1.7976931348623157e+308F64
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define __FLT64_HAS_DENORM__ 1
#define __FLT64_HAS_INFINITY__ 1
#define __FLT64_HAS_QUIET_NAN__ 1
#define __FLT64_IS_IEC_60559__ 1
#define __FLT32X_MANT_DIG__ 53
#define __FLT32X_DIG__ 15
#define __FLT32X_MIN_EXP__ (-1021)
#define __FLT32X_MIN_10_EXP__ (-307)
#define __FLT32X_MAX_EXP__ 1024
#define __FLT32X_MAX_10_EXP__ 308
#define __FLT32X_DECIMAL_DIG__ 17
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define __FLT32X_HAS_DENORM__ 1
#define __FLT32X_HAS_INFINITY__ 1
#define __FLT32X_HAS_QUIET_NAN__ 1
#define __FLT32X_IS_IEC_60559__ 1
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_DESTRUCTIVE_SIZE 64
#define __GCC_CONSTRUCTIVE_SIZE 64
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __HAVE_SPECULATION_SAFE_VALUE 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#undef __ARM_FEATURE_DSP
#undef __ARM_FEATURE_QBIT
#undef __ARM_FEATURE_SAT
#undef __ARM_FEATURE_CRYPTO
#undef __ARM_FEATURE_AES
#undef __ARM_FEATURE_SHA2
#undef __ARM_FEATURE_UNALIGNED
#undef __ARM_FEATURE_QRDMX
#undef __ARM_FEATURE_CRC32
#undef __ARM_FEATURE_DOTPROD
#undef __ARM_FEATURE_COMPLEX
#define __ARM_32BIT_STATE 1
#undef __ARM_FEATURE_PAUTH
#undef __ARM_FEATURE_BTI
#undef __ARM_FEATURE_BTI_DEFAULT
#undef __ARM_FEATURE_PAC_DEFAULT
#undef __ARM_FEATURE_MVE
#undef __ARM_FEATURE_CMSE
#undef __ARM_FEATURE_LDREX
#undef __ARM_FEATURE_CLZ
#undef __ARM_FEATURE_NUMERIC_MAXMIN
#undef __ARM_FEATURE_SIMD32
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#undef __ARM_ARCH_PROFILE
#define __arm__ 1
#undef __ARM_ARCH
#define __ARM_ARCH 4
#define __ARM_ARCH_ISA_ARM 1
#define __APCS_32__ 1
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#undef __thumb__
#undef __thumb2__
#undef __THUMBEL__
#undef __ARM_ARCH_ISA_THUMB
#define __ARM_ARCH_ISA_THUMB 1
#define __ARMEL__ 1
#define __SOFTFP__ 1
#define __VFP_FP__ 1
#undef __ARM_FP
#undef __ARM_FP16_FORMAT_IEEE
#undef __ARM_FP16_FORMAT_ALTERNATIVE
#undef __ARM_FP16_ARGS
#undef __ARM_FEATURE_FP16_SCALAR_ARITHMETIC
#undef __ARM_FEATURE_FP16_VECTOR_ARITHMETIC
#undef __ARM_FEATURE_FP16_FML
#undef __ARM_FEATURE_FMA
#undef __ARM_NEON__
#undef __ARM_NEON
#undef __ARM_NEON_FP
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_4T__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#undef __FDPIC__
#undef __ARM_ARCH_EXT_IDIV__
#undef __ARM_FEATURE_IDIV
#undef __ARM_ASM_SYNTAX_UNIFIED__
#undef __ARM_FEATURE_COPROC
#define __ARM_FEATURE_COPROC 1
#undef __ARM_FEATURE_CDE
#undef __ARM_FEATURE_CDE_COPROC
#undef __ARM_FEATURE_MATMUL_INT8
#undef __ARM_FEATURE_BF16_SCALAR_ARITHMETIC
#undef __ARM_FEATURE_BF16_VECTOR_ARITHMETIC
#undef __ARM_BF16_FORMAT_ALTERNATIVE
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
#define __USES_INITFINI__ 1
#define PICO_PROGRAM_NAME "Test"
#define PICO_PROGRAM_VERSION_STRING "0.1"
#define LIB_PICO_STDLIB 1
#define LIB_PICO_STATUS_LED 1
#define CYW43_LWIP_DEFAULT 0
#define LIB_PICO_MULTICORE 1
#define LIB_PICO_CYW43_ARCH 1
#define LIB_PICO_STDIO_USB 1
#define LIB_PICO_TIME 1
#define LIB_PICO_UTIL 1
#define LIB_PICO_PLATFORM 1
#define LIB_PICO_RUNTIME 1
#define LIB_PICO_STDIO 1
#define LIB_PICO_ASYNC_CONTEXT_THREADSAFE_BACKGROUND 1
#define CYW43_LWIP 1
#define LIB_PICO_SYNC 1
#define LIB_PICO_UNIQUE_ID 1
#define PICO_RP2040_USB_DEVICE_UFRAME_FIX 1
#define LIB_PICO_RAND 1
#define PICO_NO_HARDWARE 0
#define PICO_ON_DEVICE 1
#define PICO_BUILD 1
#define PICO_RP2350 1
#define PICO_32BIT 1
#define LIB_PICO_TIME_ADAPTER 1
#define LIB_PICO_PLATFORM_COMMON 1
#define LIB_PICO_PLATFORM_COMPILER 1
#define LIB_PICO_PLATFORM_PANIC 1
#define LIB_PICO_PLATFORM_SECTIONS 1
#define LIB_PICO_RUNTIME_INIT 1
#define LIB_PICO_BIT_OPS 1
#define LIB_PICO_DIVIDER 1
#define LIB_PICO_DOUBLE 1
#define LIB_PICO_INT64_OPS 1
#define LIB_PICO_FLOAT 1
#define LIB_PICO_MALLOC 1
#define LIB_PICO_MEM_OPS 1
#define LIB_PICO_ATOMIC 1
#define LIB_PICO_CXX_OPTIONS 1
#define PICO_CXX_ENABLE_EXCEPTIONS 0
#define LIB_PICO_STANDARD_BINARY_INFO 1
#define LIB_PICO_STANDARD_LINK 1
#define PICO_CMAKE_BUILD_TYPE "Debug"
#define LIB_PICO_PRINTF 1
#define LIB_PICO_CRT0 1
#define LIB_PICO_CLIB_INTERFACE 1
#define PICO_BOARD "pico2_w"
#define PICO_CYW43_ARCH_THREADSAFE_BACKGROUND 1
#define LIB_PICO_SYNC_SEM 1
#define LIB_PICO_SYNC_MUTEX 1
#define LIB_PICO_SYNC_CRITICAL_SECTION 1
#define LIB_PICO_FIX_RP2040_USB_DEVICE_ENUMERATION 1
#define LIB_BOOT_STAGE2_HEADERS 1
#define LIB_PICO_NEWLIB_INTERFACE 1
#define CFG_TUSB_MCU OPT_MCU_RP2040
#define CFG_TUSB_OS OPT_OS_PICO
#define CFG_TUSB_DEBUG 1
#define LIB_PICO_FLASH 1
#define __ARM_ARCH_8M_MAIN__ 1
#define LWIP_HDR_APPS_HTTP_CLIENT_H 
#define LWIP_HDR_OPT_H 
#define __LWIPOPTS_H__ 
#define NO_SYS 1
#define LWIP_SOCKET 0
#define MEM_LIBC_MALLOC 0
#define MEM_ALIGNMENT 4
#define MEM_SIZE 4000
#define MEMP_NUM_TCP_SEG 32
#define MEMP_NUM_ARP_QUEUE 10
#define PBUF_POOL_SIZE 24
#define LWIP_ARP 1
#define LWIP_ETHERNET 1
#define LWIP_ICMP 1
#define LWIP_RAW 1
#define TCP_WND (8 * TCP_MSS)
#define TCP_MSS 1460
#define TCP_SND_BUF (8 * TCP_MSS)
#define TCP_SND_QUEUELEN ((4 * (TCP_SND_BUF) + (TCP_MSS - 1)) / (TCP_MSS))
#define LWIP_NETIF_STATUS_CALLBACK 1
#define LWIP_NETIF_LINK_CALLBACK 1
#define LWIP_NETIF_HOSTNAME 1
#define LWIP_NETCONN 0
#define MEM_STATS 1
#define SYS_STATS 1
#define MEMP_STATS 1
#define LINK_STATS 1
#define LWIP_CHKSUM_ALGORITHM 3
#define LWIP_DHCP 1
#define LWIP_IPV4 1
#define LWIP_TCP 1
#define LWIP_UDP 1
#define LWIP_DNS 1
#define LWIP_TCP_KEEPALIVE 1
#define LWIP_NETIF_TX_SINGLE_PBUF 1
#define DHCP_DOES_ARP_CHECK 0
#define LWIP_DHCP_DOES_ACD_CHECK 0
#define LWIP_DEBUG 1
#define LWIP_STATS 1
#define LWIP_STATS_DISPLAY 1
#define ETHARP_DEBUG LWIP_DBG_OFF
#define NETIF_DEBUG LWIP_DBG_OFF
#define PBUF_DEBUG LWIP_DBG_OFF
#define API_LIB_DEBUG LWIP_DBG_OFF
#define API_MSG_DEBUG LWIP_DBG_OFF
#define SOCKETS_DEBUG LWIP_DBG_OFF
#define ICMP_DEBUG LWIP_DBG_OFF
#define INET_DEBUG LWIP_DBG_OFF
#define IP_DEBUG LWIP_DBG_OFF
#define IP_REASS_DEBUG LWIP_DBG_OFF
#define RAW_DEBUG LWIP_DBG_OFF
#define MEM_DEBUG LWIP_DBG_OFF
#define MEMP_DEBUG LWIP_DBG_OFF
#define SYS_DEBUG LWIP_DBG_OFF
#define TCP_DEBUG LWIP_DBG_OFF
#define TCP_INPUT_DEBUG LWIP_DBG_OFF
#define TCP_OUTPUT_DEBUG LWIP_DBG_OFF
#define TCP_RTO_DEBUG LWIP_DBG_OFF
#define TCP_CWND_DEBUG LWIP_DBG_OFF
#define TCP_WND_DEBUG LWIP_DBG_OFF
#define TCP_FR_DEBUG LWIP_DBG_OFF
#define TCP_QLEN_DEBUG LWIP_DBG_OFF
#define TCP_RST_DEBUG LWIP_DBG_OFF
#define UDP_DEBUG LWIP_DBG_OFF
#define TCPIP_DEBUG LWIP_DBG_OFF
#define PPP_DEBUG LWIP_DBG_OFF
#define SLIP_DEBUG LWIP_DBG_OFF
#define DHCP_DEBUG LWIP_DBG_OFF
#undef TCP_WND
#define TCP_WND 16384
#undef LWIP_DEBUG
#define LWIP_HDR_DEBUG_H 
#define LWIP_HDR_ARCH_H 
#define LITTLE_ENDIAN 1234
#define BIG_ENDIAN 4321
#define __CC_H__ 
#define _SYS_TIME_H_ 
#define _ANSIDECL_H_ 
#define __NEWLIB_H__ 1
#define _NEWLIB_VERSION_H__ 1
#define _NEWLIB_VERSION "4.4.0"
#define __NEWLIB__ 4
#define __NEWLIB_MINOR__ 4
#define __NEWLIB_PATCHLEVEL__ 0
#define _ATEXIT_DYNAMIC_ALLOC 1
#define _FSEEK_OPTIMIZATION 1
#define _FVWRITE_IN_STREAMIO 1
#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1
#define _HAVE_INITFINI_ARRAY 1
#define _HAVE_LONG_DOUBLE 1
#define _LDBL_EQ_DBL 1
#define _MB_CAPABLE 1
#define _MB_LEN_MAX 8
#define _REENT_CHECK_VERIFY 1
#define _RETARGETABLE_LOCKING 1
#define _UNBUF_STREAM_OPT 1
#define _WANT_IO_C99_FORMATS 1
#define _WANT_IO_LONG_LONG 1
#define _WANT_REGISTER_FINI 1
#define _WANT_USE_GDTOA 1
#define _WIDE_ORIENT 1
#define __SYS_CONFIG_H__ 
#define __IEEE_LITTLE_ENDIAN 
#define __DOUBLE_TYPE double
#define __FLOAT_TYPE float
#define __OBSOLETE_MATH_DEFAULT 1
#define __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT
#define _SYS_FEATURES_H 
#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))
#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
#undef _DEFAULT_SOURCE
#define _DEFAULT_SOURCE 1
#undef _POSIX_SOURCE
#define _POSIX_SOURCE 1
#undef _POSIX_C_SOURCE
#define _POSIX_C_SOURCE 202405L
#undef _ATFILE_SOURCE
#define _ATFILE_SOURCE 1
#define __ATFILE_VISIBLE 1
#define __BSD_VISIBLE 1
#define __GNU_VISIBLE 0
#define __ISO_C_VISIBLE 2011
#define __LARGEFILE_VISIBLE 0
#define __MISC_VISIBLE 1
#define __POSIX_VISIBLE 202405
#define __SVID_VISIBLE 1
#define __XSI_VISIBLE 0
#define __SSP_FORTIFY_LEVEL 0
#define _POINTER_INT long
#undef __RAND_MAX
#define __RAND_MAX 0x7fffffff
#define __EXPORT 
#define __IMPORT 
#define _READ_WRITE_RETURN_TYPE int
#define _READ_WRITE_BUFSIZE_TYPE int
#define _USE_GDTOA 
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 
#define _LONG_DOUBLE long double
#define _ATTRIBUTE(attrs) __attribute__ (attrs)
#define _ELIDABLE_INLINE static __inline__
#define _NOINLINE __attribute__ ((__noinline__))
#define _NOINLINE_STATIC _NOINLINE static
#define _SYS_CDEFS_H_ 
#define _MACHINE__DEFAULT_TYPES_H 
#define __EXP(x) __ ##x ##__
#define __have_longlong64 1
#define __have_long32 1
typedef signed char __int8_t;
typedef unsigned char __uint8_t;
#define ___int8_t_defined 1
typedef short int __int16_t;
typedef short unsigned int __uint16_t;
#define ___int16_t_defined 1
typedef long int __int32_t;
typedef long unsigned int __uint32_t;
#define ___int32_t_defined 1
typedef long long int __int64_t;
typedef long long unsigned int __uint64_t;
#define ___int64_t_defined 1
typedef signed char __int_least8_t;
typedef unsigned char __uint_least8_t;
#define ___int_least8_t_defined 1
typedef short int __int_least16_t;
typedef short unsigned int __uint_least16_t;
#define ___int_least16_t_defined 1
typedef long int __int_least32_t;
typedef long unsigned int __uint_least32_t;
#define ___int_least32_t_defined 1
typedef long long int __int_least64_t;
typedef long long unsigned int __uint_least64_t;
#define ___int_least64_t_defined 1
typedef long long int __intmax_t;
typedef long long unsigned int __uintmax_t;
typedef int __intptr_t;
typedef unsigned int __uintptr_t;
#undef __EXP
#define _STDDEF_H 
#define _STDDEF_H_ 
#define _ANSI_STDDEF_H 
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 
#define _PTRDIFF_T_DECLARED 
#define __DEFINED_ptrdiff_t 
typedef int ptrdiff_t;
#undef __need_ptrdiff_t
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define __DEFINED_size_t 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 
#define __size_t 
typedef unsigned int size_t;
#undef __need_size_t
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
#define __DEFINED_wchar_t 
#undef _BSD_WCHAR_T_
typedef unsigned int wchar_t;
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _GCC_MAX_ALIGN_T 
typedef struct {
  long long __max_align_ll __attribute__((__aligned__(__alignof__(long long))));
  long double __max_align_ld __attribute__((__aligned__(__alignof__(long double))));
} max_align_t;
#define __PMT(args) args
#define __DOTS , ...
#define __THROW 
#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname
#define __ptr_t void *
#define __long_double_t long double
#define __attribute_malloc__ 
#define __attribute_pure__ 
#define __attribute_format_strfmon__(a,b) 
#define __flexarr [0]
#define __bounded 
#define __unbounded 
#define __ptrvalue 
#define __BEGIN_DECLS 
#define __END_DECLS 
#define __GNUCLIKE_ASM 3
#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS 
#define __GNUCLIKE___TYPEOF 1
#define __GNUCLIKE___SECTION 1
#define __GNUCLIKE_CTOR_SECTION_HANDLING 1
#define __GNUCLIKE_BUILTIN_CONSTANT_P 1
#define __GNUCLIKE_BUILTIN_VARARGS 1
#define __GNUCLIKE_BUILTIN_STDARG 1
#define __GNUCLIKE_BUILTIN_VAALIST 1
#define __GNUC_VA_LIST_COMPATIBILITY 1
#define __compiler_membar() __asm __volatile(" " : : : "memory")
#define __GNUCLIKE_BUILTIN_NEXT_ARG 1
#define __GNUCLIKE_MATH_BUILTIN_RELOPS 
#define __GNUCLIKE_BUILTIN_MEMCPY 1
#define __CC_SUPPORTS_INLINE 1
#define __CC_SUPPORTS___INLINE 1
#define __CC_SUPPORTS___INLINE__ 1
#define __CC_SUPPORTS___FUNC__ 1
#define __CC_SUPPORTS_WARNING 1
#define __CC_SUPPORTS_VARADIC_XXX 1
#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1
#define __P(protos) protos
#define __CONCAT1(x,y) x ## y
#define __CONCAT(x,y) __CONCAT1(x,y)
#define __STRING(x) #x
#define __XSTRING(x) __STRING(x)
#define __const const
#define __signed signed
#define __volatile volatile
#define __weak_symbol __attribute__((__weak__))
#define __dead2 __attribute__((__noreturn__))
#define __pure2 __attribute__((__const__))
#define __unused __attribute__((__unused__))
#define __used __attribute__((__used__))
#define __packed __attribute__((__packed__))
#define __aligned(x) __attribute__((__aligned__(x)))
#define __section(x) __attribute__((__section__(x)))
#define __alloc_size(x) __attribute__((__alloc_size__(x)))
#define __alloc_size2(n,x) __attribute__((__alloc_size__(n, x)))
#define __alloc_align(x) __attribute__((__alloc_align__(x)))
#define __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no)
#define __min_size(x) static (x)
#define __malloc_like __attribute__((__malloc__))
#define __pure __attribute__((__pure__))
#define __always_inline __inline__ __attribute__((__always_inline__))
#define __noinline __attribute__ ((__noinline__))
#define __nonnull(x) __attribute__((__nonnull__ x))
#define __nonnull_all __attribute__((__nonnull__))
#define __fastcall __attribute__((__fastcall__))
#define __result_use_check __attribute__((__warn_unused_result__))
#define __returns_twice __attribute__((__returns_twice__))
#define __unreachable() __builtin_unreachable()
#define __restrict restrict
#define __restrict_arr restrict
#define __predict_true(exp) __builtin_expect((exp), 1)
#define __predict_false(exp) __builtin_expect((exp), 0)
#define __null_sentinel __attribute__((__sentinel__))
#define __exported __attribute__((__visibility__("default")))
#define __hidden __attribute__((__visibility__("hidden")))
#define __offsetof(type,field) offsetof(type, field)
#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))
#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))
#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))
#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))
#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))
#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))
#define __printf0like(fmtarg,firstvararg) 
#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))
#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)
#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")
#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)
#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)
#define __FBSDID(s) struct __hack
#define __RCSID(s) struct __hack
#define __RCSID_SOURCE(s) struct __hack
#define __SCCSID(s) struct __hack
#define __COPYRIGHT(s) struct __hack
#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))
#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))
#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))
#define _Nonnull 
#define _Nullable 
#define _Null_unspecified 
#define __NULLABILITY_PRAGMA_PUSH 
#define __NULLABILITY_PRAGMA_POP 
#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx) 
#define __datatype_type_tag(kind,type) 
#define __lock_annotate(x) 
#define __lockable __lock_annotate(lockable)
#define __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))
#define __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__))
#define __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))
#define __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__))
#define __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__))
#define __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))
#define __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__))
#define __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))
#define __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__))
#define __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__))
#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)
#define __nosanitizeaddress 
#define __nosanitizememory 
#define __nosanitizethread 
#define __guarded_by(x) __lock_annotate(guarded_by(x))
#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))
#define __builtin_is_aligned(x,align) (((__uintptr_t)x & ((align) - 1)) == 0)
#define __builtin_align_up(x,align) ((__typeof__(x))(((__uintptr_t)(x)+((align)-1))&(~((align)-1))))
#define __builtin_align_down(x,align) ((__typeof__(x))((x)&(~((align)-1))))
#define __align_up(x,y) __builtin_align_up(x, y)
#define __align_down(x,y) __builtin_align_down(x, y)
#define __is_aligned(x,y) __builtin_is_aligned(x, y)
#define _SYS__TIMEVAL_H_ 
#define _SYS__TYPES_H 
#define __need_size_t 
#define __need_wint_t 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#define _WINT_T 
typedef unsigned int wint_t;
#undef __need_wint_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _MACHINE__TYPES_H 
typedef long __blkcnt_t;
typedef long __blksize_t;
typedef __uint64_t __fsblkcnt_t;
typedef __uint32_t __fsfilcnt_t;
typedef long _off_t;
typedef int __pid_t;
typedef short __dev_t;
typedef unsigned short __uid_t;
typedef unsigned short __gid_t;
typedef __uint32_t __id_t;
typedef unsigned short __ino_t;
typedef __uint32_t __mode_t;
__extension__ typedef long long _off64_t;
typedef _off_t __off_t;
typedef _off64_t __loff_t;
typedef long __key_t;
typedef long _fpos_t;
#undef __size_t
typedef unsigned int __size_t;
#define unsigned signed
typedef signed int _ssize_t;
#undef unsigned
typedef _ssize_t __ssize_t;
typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;
typedef void *_iconv_t;
#define _CLOCK_T_ unsigned long
typedef unsigned long __clock_t;
#define _TIME_T_ __int_least64_t
typedef __int_least64_t __time_t;
#define _CLOCKID_T_ unsigned long
typedef unsigned long __clockid_t;
typedef long __daddr_t;
#define _TIMER_T_ unsigned long
typedef unsigned long __timer_t;
typedef __uint8_t __sa_family_t;
typedef __uint32_t __socklen_t;
typedef int __nl_item;
typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;
typedef __builtin_va_list __va_list;
typedef __suseconds_t suseconds_t;
#define _SUSECONDS_T_DECLARED 
typedef __int_least64_t time_t;
#define __time_t_defined 
#define _TIME_T_DECLARED 
#define _TIMEVAL_DEFINED 
struct timeval {
 time_t tv_sec;
 suseconds_t tv_usec;
};
typedef __uint8_t u_int8_t;
typedef __uint16_t u_int16_t;
typedef __uint32_t u_int32_t;
typedef __uint64_t u_int64_t;
typedef __intptr_t register_t;
#define __BIT_TYPES_DEFINED__ 1
#define _SYS_TYPES_H 
#define _SYS__STDINT_H 
typedef __int8_t int8_t ;
#define _INT8_T_DECLARED 
typedef __uint8_t uint8_t ;
#define _UINT8_T_DECLARED 
#define __int8_t_defined 1
typedef __int16_t int16_t ;
#define _INT16_T_DECLARED 
typedef __uint16_t uint16_t ;
#define _UINT16_T_DECLARED 
#define __int16_t_defined 1
typedef __int32_t int32_t ;
#define _INT32_T_DECLARED 
typedef __uint32_t uint32_t ;
#define _UINT32_T_DECLARED 
#define __int32_t_defined 1
typedef __int64_t int64_t ;
#define _INT64_T_DECLARED 
typedef __uint64_t uint64_t ;
#define _UINT64_T_DECLARED 
#define __int64_t_defined 1
typedef __intmax_t intmax_t;
#define _INTMAX_T_DECLARED 
typedef __uintmax_t uintmax_t;
#define _UINTMAX_T_DECLARED 
typedef __intptr_t intptr_t;
#define _INTPTR_T_DECLARED 
typedef __uintptr_t uintptr_t;
#define _UINTPTR_T_DECLARED 
#define __MACHINE_ENDIAN_H__ 
#define _LITTLE_ENDIAN 1234
#define _BIG_ENDIAN 4321
#define _PDP_ENDIAN 3412
#define _BYTE_ORDER _LITTLE_ENDIAN
#define _QUAD_HIGHWORD 1
#define _QUAD_LOWWORD 0
#define LITTLE_ENDIAN _LITTLE_ENDIAN
#define BIG_ENDIAN _BIG_ENDIAN
#define PDP_ENDIAN _PDP_ENDIAN
#define BYTE_ORDER _BYTE_ORDER
#define __bswap16(_x) __builtin_bswap16(_x)
#define __bswap32(_x) __builtin_bswap32(_x)
#define __bswap64(_x) __builtin_bswap64(_x)
#define __htonl(_x) __bswap32(_x)
#define __htons(_x) __bswap16(_x)
#define __ntohl(_x) __bswap32(_x)
#define __ntohs(_x) __bswap16(_x)
#define _SYS_SELECT_H 
#define _SYS__SIGSET_H_ 
typedef unsigned long __sigset_t;
#define _SYS_TIMESPEC_H_ 
#define _SYS__TIMESPEC_H_ 
struct timespec {
 time_t tv_sec;
 long tv_nsec;
};
#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)
#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)
struct itimerspec {
 struct timespec it_interval;
 struct timespec it_value;
};
#define _SIGSET_T_DECLARED 
typedef __sigset_t sigset_t;
#define _SYS_TYPES_FD_SET 
#define FD_SETSIZE 64
typedef unsigned long __fd_mask;
typedef __fd_mask fd_mask;
#define _NFDBITS ((int)sizeof(__fd_mask) * 8)
#define NFDBITS _NFDBITS
#define _howmany(x,y) (((x) + ((y) - 1)) / (y))
typedef struct fd_set {
 __fd_mask __fds_bits[(((64) + ((((int)sizeof(__fd_mask) * 8)) - 1)) / (((int)sizeof(__fd_mask) * 8)))];
} fd_set;
#define fds_bits __fds_bits
#define __fdset_mask(n) ((__fd_mask)1 << ((n) % _NFDBITS))
#define FD_CLR(n,p) ((p)->__fds_bits[(n)/_NFDBITS] &= ~__fdset_mask(n))
#define FD_COPY(f,t) (void)(*(t) = *(f))
#define FD_ISSET(n,p) (((p)->__fds_bits[(n)/_NFDBITS] & __fdset_mask(n)) != 0)
#define FD_SET(n,p) ((p)->__fds_bits[(n)/_NFDBITS] |= __fdset_mask(n))
#define FD_ZERO(p) do { fd_set *_p; __size_t _n; _p = (p); _n = _howmany(FD_SETSIZE, _NFDBITS); while (_n > 0) _p->__fds_bits[--_n] = 0; } while (0)

int select (int __n, fd_set *__readfds, fd_set *__writefds, fd_set *__exceptfds, struct timeval *__timeout);
int pselect (int __n, fd_set *__readfds, fd_set *__writefds, fd_set *__exceptfds, const struct timespec *__timeout, const sigset_t *__set);

#define physadr physadr_t
#define quad quad_t
typedef __uint32_t in_addr_t;
#define _IN_ADDR_T_DECLARED 
typedef __uint16_t in_port_t;
#define _IN_PORT_T_DECLARED 
typedef __uintptr_t u_register_t;
typedef unsigned char u_char;
#define __u_char_defined 
typedef unsigned short u_short;
#define __u_short_defined 
typedef unsigned int u_int;
#define __u_int_defined 
typedef unsigned long u_long;
#define __u_long_defined 
#define _BSDTYPES_DEFINED 
typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;
typedef __blkcnt_t blkcnt_t;
#define _BLKCNT_T_DECLARED 
typedef __blksize_t blksize_t;
#define _BLKSIZE_T_DECLARED 
typedef unsigned long clock_t;
#define __clock_t_defined 
#define _CLOCK_T_DECLARED 
typedef __daddr_t daddr_t;
typedef char * caddr_t;
#define __caddr_t_defined 
typedef __fsblkcnt_t fsblkcnt_t;
typedef __fsfilcnt_t fsfilcnt_t;
#define _FSBLKCNT_T_DECLARED 
typedef __id_t id_t;
#define _ID_T_DECLARED 
typedef __ino_t ino_t;
#define _INO_T_DECLARED 
typedef __off_t off_t;
#define _OFF_T_DECLARED 
typedef __dev_t dev_t;
#define _DEV_T_DECLARED 
typedef __uid_t uid_t;
#define _UID_T_DECLARED 
typedef __gid_t gid_t;
#define _GID_T_DECLARED 
typedef __pid_t pid_t;
#define _PID_T_DECLARED 
typedef __key_t key_t;
#define _KEY_T_DECLARED 
typedef _ssize_t ssize_t;
#define _SSIZE_T_DECLARED 
typedef __mode_t mode_t;
#define _MODE_T_DECLARED 
typedef __nlink_t nlink_t;
#define _NLINK_T_DECLARED 
typedef __clockid_t clockid_t;
#define __clockid_t_defined 
#define _CLOCKID_T_DECLARED 
typedef __timer_t timer_t;
#define __timer_t_defined 
#define _TIMER_T_DECLARED 
typedef __useconds_t useconds_t;
#define _USECONDS_T_DECLARED 
typedef __int64_t sbintime_t;
#define _SYS__PTHREADTYPES_H_ 
#define _SYS_SCHED_H_ 
#define SCHED_OTHER 0
#define SCHED_FIFO 1
#define SCHED_RR 2
struct sched_param {
  int sched_priority;
};
typedef __uint32_t pthread_t;
#define PTHREAD_SCOPE_PROCESS 0
#define PTHREAD_SCOPE_SYSTEM 1
#define PTHREAD_INHERIT_SCHED 1
#define PTHREAD_EXPLICIT_SCHED 2
#define PTHREAD_CREATE_DETACHED 0
#define PTHREAD_CREATE_JOINABLE 1
typedef struct {
  int is_initialized;
  void *stackaddr;
  int stacksize;
  int contentionscope;
  int inheritsched;
  int schedpolicy;
  struct sched_param schedparam;
  int detachstate;
} pthread_attr_t;
typedef __uint32_t pthread_mutex_t;
typedef struct {
  int is_initialized;
  int recursive;
} pthread_mutexattr_t;
#define _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF)
typedef __uint32_t pthread_cond_t;
#define _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF)
typedef struct {
  int is_initialized;
  clock_t clock;
} pthread_condattr_t;
typedef __uint32_t pthread_key_t;
typedef struct {
  int is_initialized;
  int init_executed;
} pthread_once_t;
#define _PTHREAD_ONCE_INIT { 1, 0 }
#undef __need_inttypes
struct timezone {
 int tz_minuteswest;
 int tz_dsttime;
};
#define DST_NONE 0
#define DST_USA 1
#define DST_AUST 2
#define DST_WET 3
#define DST_MET 4
#define DST_EET 5
#define DST_CAN 6
struct bintime {
 time_t sec;
 uint64_t frac;
};
static __inline void
bintime_addx(struct bintime *_bt, uint64_t _x)
{
 uint64_t _u;
 _u = _bt->frac;
 _bt->frac += _x;
 if (_u > _bt->frac)
  _bt->sec++;
}
static __inline void
bintime_add(struct bintime *_bt, const struct bintime *_bt2)
{
 uint64_t _u;
 _u = _bt->frac;
 _bt->frac += _bt2->frac;
 if (_u > _bt->frac)
  _bt->sec++;
 _bt->sec += _bt2->sec;
}
static __inline void
bintime_sub(struct bintime *_bt, const struct bintime *_bt2)
{
 uint64_t _u;
 _u = _bt->frac;
 _bt->frac -= _bt2->frac;
 if (_u < _bt->frac)
  _bt->sec--;
 _bt->sec -= _bt2->sec;
}
static __inline void
bintime_mul(struct bintime *_bt, u_int _x)
{
 uint64_t _p1, _p2;
 _p1 = (_bt->frac & 0xffffffffull) * _x;
 _p2 = (_bt->frac >> 32) * _x + (_p1 >> 32);
 _bt->sec *= _x;
 _bt->sec += (_p2 >> 32);
 _bt->frac = (_p2 << 32) | (_p1 & 0xffffffffull);
}
static __inline void
bintime_shift(struct bintime *_bt, int _exp)
{
 if (_exp > 0) {
  _bt->sec <<= _exp;
  _bt->sec |= _bt->frac >> (64 - _exp);
  _bt->frac <<= _exp;
 } else if (_exp < 0) {
  _bt->frac >>= -_exp;
  _bt->frac |= (uint64_t)_bt->sec << (64 + _exp);
  _bt->sec >>= -_exp;
 }
}
#define bintime_clear(a) ((a)->sec = (a)->frac = 0)
#define bintime_isset(a) ((a)->sec || (a)->frac)
#define bintime_cmp(a,b,cmp) (((a)->sec == (b)->sec) ? ((a)->frac cmp (b)->frac) : ((a)->sec cmp (b)->sec))
#define SBT_1S ((sbintime_t)1 << 32)
#define SBT_1M (SBT_1S * 60)
#define SBT_1MS (SBT_1S / 1000)
#define SBT_1US (SBT_1S / 1000000)
#define SBT_1NS (SBT_1S / 1000000000)
#define SBT_MAX 0x7fffffffffffffffLL
static __inline int
sbintime_getsec(sbintime_t _sbt)
{
 return (_sbt >> 32);
}
static __inline sbintime_t
bttosbt(const struct bintime _bt)
{
 return (((sbintime_t)_bt.sec << 32) + (_bt.frac >> 32));
}
static __inline struct bintime
sbttobt(sbintime_t _sbt)
{
 struct bintime _bt;
 _bt.sec = _sbt >> 32;
 _bt.frac = _sbt << 32;
 return (_bt);
}
static __inline int64_t
sbttons(sbintime_t _sbt)
{
 uint64_t ns;
 ns = _sbt;
 if (ns >= ((sbintime_t)1 << 32))
  ns = (ns >> 32) * 1000000000;
 else
  ns = 0;
 return (ns + (1000000000 * (_sbt & 0xffffffffu) >> 32));
}
static __inline sbintime_t
nstosbt(int64_t _ns)
{
 sbintime_t sb = 0;
 if (_ns >= ((sbintime_t)1 << 32)) {
  sb = (_ns / 1000000000) * ((sbintime_t)1 << 32);
  _ns = _ns % 1000000000;
 }
 sb += ((_ns * 9223372037ull) + 0x7fffffff) >> 31;
 return (sb);
}
static __inline int64_t
sbttous(sbintime_t _sbt)
{
 return ((1000000 * _sbt) >> 32);
}
static __inline sbintime_t
ustosbt(int64_t _us)
{
 sbintime_t sb = 0;
 if (_us >= ((sbintime_t)1 << 32)) {
  sb = (_us / 1000000) * ((sbintime_t)1 << 32);
  _us = _us % 1000000;
 }
 sb += ((_us * 9223372036855ull) + 0x7fffffff) >> 31;
 return (sb);
}
static __inline int64_t
sbttoms(sbintime_t _sbt)
{
 return ((1000 * _sbt) >> 32);
}
static __inline sbintime_t
mstosbt(int64_t _ms)
{
 sbintime_t sb = 0;
 if (_ms >= ((sbintime_t)1 << 32)) {
  sb = (_ms / 1000) * ((sbintime_t)1 << 32);
  _ms = _ms % 1000;
 }
 sb += ((_ms * 9223372036854776ull) + 0x7fffffff) >> 31;
 return (sb);
}
static __inline void
bintime2timespec(const struct bintime *_bt, struct timespec *_ts)
{
 _ts->tv_sec = _bt->sec;
 _ts->tv_nsec = ((uint64_t)1000000000 *
     (uint32_t)(_bt->frac >> 32)) >> 32;
}
static __inline void
timespec2bintime(const struct timespec *_ts, struct bintime *_bt)
{
 _bt->sec = _ts->tv_sec;
 _bt->frac = _ts->tv_nsec * (uint64_t)18446744073LL;
}
static __inline void
bintime2timeval(const struct bintime *_bt, struct timeval *_tv)
{
 _tv->tv_sec = _bt->sec;
 _tv->tv_usec = ((uint64_t)1000000 * (uint32_t)(_bt->frac >> 32)) >> 32;
}
static __inline void
timeval2bintime(const struct timeval *_tv, struct bintime *_bt)
{
 _bt->sec = _tv->tv_sec;
 _bt->frac = _tv->tv_usec * (uint64_t)18446744073709LL;
}
static __inline struct timespec
sbttots(sbintime_t _sbt)
{
 struct timespec _ts;
 _ts.tv_sec = _sbt >> 32;
 _ts.tv_nsec = sbttons((uint32_t)_sbt);
 return (_ts);
}
static __inline sbintime_t
tstosbt(struct timespec _ts)
{
 return (((sbintime_t)_ts.tv_sec << 32) + nstosbt(_ts.tv_nsec));
}
static __inline struct timeval
sbttotv(sbintime_t _sbt)
{
 struct timeval _tv;
 _tv.tv_sec = _sbt >> 32;
 _tv.tv_usec = sbttous((uint32_t)_sbt);
 return (_tv);
}
static __inline sbintime_t
tvtosbt(struct timeval _tv)
{
 return (((sbintime_t)_tv.tv_sec << 32) + ustosbt(_tv.tv_usec));
}
#define timespecclear(tvp) ((tvp)->tv_sec = (tvp)->tv_nsec = 0)
#define timespecisset(tvp) ((tvp)->tv_sec || (tvp)->tv_nsec)
#define timespeccmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_nsec cmp (uvp)->tv_nsec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))
#define timespecadd(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec + (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec + (usp)->tv_nsec; if ((vsp)->tv_nsec >= 1000000000L) { (vsp)->tv_sec++; (vsp)->tv_nsec -= 1000000000L; } } while (0)
#define timespecsub(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec - (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec - (usp)->tv_nsec; if ((vsp)->tv_nsec < 0) { (vsp)->tv_sec--; (vsp)->tv_nsec += 1000000000L; } } while (0)
#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)
#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)
#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))
#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)
#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)
#define ITIMER_REAL 0
#define ITIMER_VIRTUAL 1
#define ITIMER_PROF 2
struct itimerval {
 struct timeval it_interval;
 struct timeval it_value;
};
#define _TIME_H_ 
#define _SYS_REENT_H_ 
#define _NULL 0
#define __Long long
typedef unsigned long __ULong;
#define __SYS_LOCK_H__ 
struct __lock;
typedef struct __lock * _LOCK_T;
#define _LOCK_RECURSIVE_T _LOCK_T
#define __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock
#define __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock)
extern void __retarget_lock_init(_LOCK_T *lock);
#define __lock_init(lock) __retarget_lock_init(&lock)
extern void __retarget_lock_init_recursive(_LOCK_T *lock);
#define __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock)
extern void __retarget_lock_close(_LOCK_T lock);
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
#define __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock)
extern int __retarget_lock_try_acquire(_LOCK_T lock);
#define __lock_try_acquire(lock) __retarget_lock_try_acquire(lock)
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
#define __lock_release_recursive(lock) __retarget_lock_release_recursive(lock)
typedef _LOCK_T _flock_t;
struct _reent;
struct __locale_t;
struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};
struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};
#define _ATEXIT_SIZE 32
struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];
 __ULong _fntypes;
 __ULong _is_cxa;
};
struct _atexit {
 struct _atexit *_next;
 int _ind;
 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
#define _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}}
struct __sbuf {
 unsigned char *_base;
 int _size;
};
#define _REENT_SMALL_CHECK_INIT(ptr) 
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;
  void * _cookie;
  int (*_read) (struct _reent *, void *,
        char *, int);
  int (*_write) (struct _reent *, void *,
         const char *,
         int);
  _fpos_t (*_seek) (struct _reent *, void *, _fpos_t, int);
  int (*_close) (struct _reent *, void *);
  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;
  unsigned char _ubuf[3];
  unsigned char _nbuf[1];
  struct __sbuf _lb;
  int _blksize;
  _off_t _offset;
  struct _reent *_data;
  _flock_t _lock;
  _mbstate_t _mbstate;
  int _flags2;
};
typedef struct __sFILE __FILE;
extern __FILE __sf[3];
struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
extern struct _glue __sglue;
#define _RAND48_SEED_0 (0x330e)
#define _RAND48_SEED_1 (0xabcd)
#define _RAND48_SEED_2 (0x1234)
#define _RAND48_MULT_0 (0xe66d)
#define _RAND48_MULT_1 (0xdeec)
#define _RAND48_MULT_2 (0x0005)
#define _RAND48_ADD (0x000b)
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;
};
#define _REENT_EMERGENCY_SIZE 25
#define _REENT_ASCTIME_SIZE 26
#define _REENT_SIGNAL_SIZE 24
#define _REENT_INIT_RESERVED_0 
#define _REENT_INIT_RESERVED_1 
#define _REENT_INIT_RESERVED_2 
#define _REENT_INIT_RESERVED_6_7 
#define _REENT_INIT_RESERVED_8 
struct _reent
{
  int _errno;
  __FILE *_stdin, *_stdout, *_stderr;
  int _inc;
  char _emergency[25];
  struct __locale_t *_locale;
  void (*__cleanup) (struct _reent *);
  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;
  int _cvtlen;
  char *_cvtbuf;
  union
    {
      struct
        {
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
   char _getlocalename_l_buf[32 ];
        } _reent;
    } _new;
  void (**_sig_func)(int);
};
#define _REENT_INIT(var) { 0, &__sf[0], &__sf[1], &__sf[2], 0, "", _REENT_INIT_RESERVED_1 _NULL, _REENT_INIT_RESERVED_0 _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { _REENT_INIT_RESERVED_2 _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_RESERVED_6_7 _NULL }
#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = &__sf[0]; (var)->_stdout = &__sf[1]; (var)->_stderr = &__sf[2]; (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; }
#define _REENT_CHECK_RAND48(ptr) 
#define _REENT_CHECK_MP(ptr) 
#define _REENT_CHECK_TM(ptr) 
#define _REENT_CHECK_ASCTIME_BUF(ptr) 
#define _REENT_CHECK_EMERGENCY(ptr) 
#define _REENT_CHECK_MISC(ptr) 
#define _REENT_CHECK_SIGNAL_BUF(ptr) 
#define _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam)
#define _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next)
#define _REENT_RAND48_SEED(ptr) ((ptr)->_new._reent._r48._seed)
#define _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult)
#define _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add)
#define _REENT_MP_RESULT(ptr) ((ptr)->_result)
#define _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k)
#define _REENT_MP_P5S(ptr) ((ptr)->_p5s)
#define _REENT_MP_FREELIST(ptr) ((ptr)->_freelist)
#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf)
#define _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf)
#define _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last)
#define _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state)
#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_new._reent._mbtowc_state)
#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state)
#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_new._reent._mbrlen_state)
#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state)
#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state)
#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state)
#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state)
#define _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf)
#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf)
#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err))
#define _REENT_GETLOCALENAME_L_BUF(ptr) ((ptr)->_new._reent._getlocalename_l_buf)
#define _REENT_CLEANUP(_ptr) ((_ptr)->__cleanup)
#define _REENT_CVTBUF(_ptr) ((_ptr)->_cvtbuf)
#define _REENT_CVTLEN(_ptr) ((_ptr)->_cvtlen)
#define _REENT_EMERGENCY(_ptr) ((_ptr)->_emergency)
#define _REENT_ERRNO(_ptr) ((_ptr)->_errno)
#define _REENT_INC(_ptr) ((_ptr)->_inc)
#define _REENT_LOCALE(_ptr) ((_ptr)->_locale)
#define _REENT_SIG_FUNC(_ptr) ((_ptr)->_sig_func)
#define _REENT_STDIN(_ptr) ((_ptr)->_stdin)
#define _REENT_STDOUT(_ptr) ((_ptr)->_stdout)
#define _REENT_STDERR(_ptr) ((_ptr)->_stderr)
#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }
#define __ATTRIBUTE_IMPURE_PTR__ 
extern struct _reent *_impure_ptr ;
#define __ATTRIBUTE_IMPURE_DATA__ 
extern struct _reent _impure_data ;
#define _REENT _impure_ptr
#define _REENT_IS_NULL(_ptr) ((_ptr) == NULL)
#define _GLOBAL_REENT (&_impure_data)
#define _Kmax (sizeof (size_t) << 3)
extern struct _atexit *__atexit;
extern struct _atexit __atexit0;
extern void (*__stdio_exit_handler) (void);
void _reclaim_reent (struct _reent *);
extern int _fwalk_sglue (struct _reent *, int (*)(struct _reent *, __FILE *),
    struct _glue *);
#define __need_size_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _MACHTIME_H_ 
#define _CLOCKS_PER_SEC_ 100
#define CLOCKS_PER_SEC _CLOCKS_PER_SEC_
#define CLK_TCK CLOCKS_PER_SEC
#define _SYS__LOCALE_H 
struct __locale_t;
typedef struct __locale_t *locale_t;

struct tm
{
  int tm_sec;
  int tm_min;
  int tm_hour;
  int tm_mday;
  int tm_mon;
  int tm_year;
  int tm_wday;
  int tm_yday;
  int tm_isdst;
};
clock_t clock (void);
double difftime (time_t _time2, time_t _time1);
time_t mktime (struct tm *_timeptr);
time_t time (time_t *_timer);
char *asctime (const struct tm *_tblock);
char *ctime (const time_t *_time);
struct tm *gmtime (const time_t *_timer);
struct tm *localtime (const time_t *_timer);
size_t strftime (char *restrict _s,
        size_t _maxsize, const char *restrict _fmt,
        const struct tm *restrict _t);
extern size_t strftime_l (char *restrict _s, size_t _maxsize,
     const char *restrict _fmt,
     const struct tm *restrict _t, locale_t _l);
char *asctime_r (const struct tm *restrict,
     char *restrict);
char *ctime_r (const time_t *, char *);
struct tm *gmtime_r (const time_t *restrict,
     struct tm *restrict);
struct tm *localtime_r (const time_t *restrict,
     struct tm *restrict);

void tzset (void);
void _tzset_r (struct _reent *);
extern long _timezone;
extern int _daylight;
extern char *_tzname[2];
#define tzname _tzname
#define CLOCK_ENABLED 1
#define CLOCK_DISABLED 0
#define CLOCK_ALLOWED 1
#define CLOCK_DISALLOWED 0
#define TIMER_ABSTIME 4
#define CLOCK_REALTIME (1)

int utimes (const char *, const struct timeval [2]);
int adjtime (const struct timeval *, struct timeval *);
int futimes (int, const struct timeval [2]);
int lutimes (const char *, const struct timeval [2]);
int settimeofday (const struct timeval *, const struct timezone *);
int getitimer (int __which, struct itimerval *__value);
int setitimer (int __which, const struct itimerval *restrict __value,
     struct itimerval *restrict __ovalue);
int gettimeofday (struct timeval *restrict __p,
     void *restrict __tz);

#define PICO_LWIP_CUSTOM_LOCK_TCPIP_CORE 1
typedef int sys_prot_t;
#define PACK_STRUCT_BEGIN 
#define PACK_STRUCT_STRUCT __attribute__ ((__packed__))
#define PACK_STRUCT_END 
#define PACK_STRUCT_FIELD(x) x
#define _PICO_H 
#define __PICO_STRING(x) #x
#define __PICO_XSTRING(x) __PICO_STRING(x)
#define __PICO_CONCAT1(x,y) x ## y
#define _PICO_TYPES_H 
#define _PICO_ASSERT_H 
#define _STDBOOL_H 
#define bool _Bool
#define true 1
#define false 0
#define __bool_true_false_are_defined 1
#undef assert
#define assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))
#define __ASSERT_FUNC __func__
void __assert (const char *, int, const char *)
     __attribute__ ((__noreturn__));
void __assert_func (const char *, int, const char *, const char *)
     __attribute__ ((__noreturn__));
#define static_assert _Static_assert
#define PARAM_ASSERTIONS_ENABLE_ALL 0
#define PARAM_ASSERTIONS_DISABLE_ALL 0
#define PARAM_ASSERTIONS_ENABLED(x) ((PARAM_ASSERTIONS_ENABLED_ ## x || PARAM_ASSERTIONS_ENABLE_ALL) && !PARAM_ASSERTIONS_DISABLE_ALL)
#define invalid_params_if(x,test) ({if (PARAM_ASSERTIONS_ENABLED(x)) assert(!(test));})
#define valid_params_if(x,test) ({if (PARAM_ASSERTIONS_ENABLED(x)) assert(test);})
#define hard_assert_if(x,test) ({if (PARAM_ASSERTIONS_ENABLED(x)) hard_assert(!(test));})
#define invalid_params_if_and_return(x,test,rc) ({ if (test) return rc; })
#define hard_assert assert
#define _STDINT_H 
#define _SYS__INTSUP_H 
#define __STDINT_EXP(x) __ ##x ##__
       
       
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef __int20
#undef __int20__
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define __int20 +2
#define __int20__ +2
#define int +2
#define long +4
#define _INTPTR_EQ_INT 
#define _INT32_EQ_LONG 
#define __INT8 "hh"
#define __INT16 "h"
#define __INT32 "l"
#define __INT64 "ll"
#define __FAST8 
#define __FAST16 
#define __FAST32 
#define __FAST64 "ll"
#define __LEAST8 "hh"
#define __LEAST16 "h"
#define __LEAST32 "l"
#define __LEAST64 "ll"
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
#undef __int20
       
#undef __int20__
       
       
typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1
typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1
typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1
typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1
  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)
#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)
#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)
#define UINTMAX_MAX (__UINTMAX_MAX__)
#define SIZE_MAX (__SIZE_MAX__)
#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))
#define PTRDIFF_MAX (__PTRDIFF_MAX__)
#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)
#define WCHAR_MIN (__WCHAR_MIN__)
#define WCHAR_MAX (__WCHAR_MAX__)
#define WINT_MAX (__WINT_MAX__)
#define WINT_MIN (__WINT_MIN__)
#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
#define _GCC_WRAP_STDINT_H 
typedef unsigned int uint;
#define PICO_OPAQUE_ABSOLUTE_TIME_T 0
typedef uint64_t absolute_time_t;
static inline uint64_t to_us_since_boot(absolute_time_t t) {
    return t;
}
static inline void update_us_since_boot(absolute_time_t *t, uint64_t us_since_boot) {
    *t = us_since_boot;
}
static inline absolute_time_t from_us_since_boot(uint64_t us_since_boot) {
    absolute_time_t t;
    update_us_since_boot(&t, us_since_boot);
    return t;
}
#define ABSOLUTE_TIME_INITIALIZED_VAR(name,value) name = {value}
#define PICO_INCLUDE_RTC_DATETIME PICO_RP2040
#define bool_to_bit(x) ((uint)!!(x))
#define _PICO_VERSION_H 
#define PICO_SDK_VERSION_MAJOR 2
#define PICO_SDK_VERSION_MINOR 2
#define PICO_SDK_VERSION_REVISION 0
#define PICO_SDK_VERSION_STRING "2.2.0"
#define pico_board_cmake_set(x,y) 
#define pico_board_cmake_set_default(x,y) 
#define _PICO_CONFIG_H 
#define _BOARDS_PICO2_W_H 


#define RASPBERRYPI_PICO2_W 
#define PICO_RP2350A 1
#define PICO_DEFAULT_UART 0
#define PICO_DEFAULT_UART_TX_PIN 0
#define PICO_DEFAULT_UART_RX_PIN 1
#define PICO_DEFAULT_I2C 0
#define PICO_DEFAULT_I2C_SDA_PIN 4
#define PICO_DEFAULT_I2C_SCL_PIN 5
#define PICO_DEFAULT_SPI 0
#define PICO_DEFAULT_SPI_SCK_PIN 18
#define PICO_DEFAULT_SPI_TX_PIN 19
#define PICO_DEFAULT_SPI_RX_PIN 16
#define PICO_DEFAULT_SPI_CSN_PIN 17
#define PICO_BOOT_STAGE2_CHOOSE_W25Q080 1
#define PICO_FLASH_SPI_CLKDIV 2

#define PICO_FLASH_SIZE_BYTES (4 * 1024 * 1024)
#define CYW43_WL_GPIO_COUNT 3
#define CYW43_WL_GPIO_LED_PIN 0
#define CYW43_WL_GPIO_SMPS_PIN 1
#define CYW43_WL_GPIO_VBUS_PIN 2
#define CYW43_USES_VSYS_PIN 1
#define PICO_VSYS_PIN 29

#define PICO_RP2350_A2_SUPPORTED 1
#define CYW43_PIN_WL_DYNAMIC 0
#define CYW43_DEFAULT_PIN_WL_REG_ON 23u
#define CYW43_DEFAULT_PIN_WL_DATA_OUT 24u
#define CYW43_DEFAULT_PIN_WL_DATA_IN 24u
#define CYW43_DEFAULT_PIN_WL_HOST_WAKE 24u
#define CYW43_DEFAULT_PIN_WL_CLOCK 29u
#define CYW43_DEFAULT_PIN_WL_CS 25u
#define _CMSIS_RENAME_EXCEPTIONS_H 
#define _PICO_PLATFORM_H 
#define _PICO_PLATFORM_COMPILER_H 
#define _HARDWARE_PLATFORM_DEFS_H 
#define _u(x) x ## u
#define NUM_CORES _u(2)
#define NUM_DMA_CHANNELS _u(16)
#define NUM_DMA_TIMERS _u(4)
#define NUM_DMA_MPU_REGIONS _u(8)
#define NUM_DMA_IRQS _u(4)
#define NUM_IRQS _u(52)
#define NUM_USER_IRQS _u(6)
#define NUM_PIOS _u(3)
#define NUM_PIO_STATE_MACHINES _u(4)
#define NUM_PIO_IRQS _u(2)
#define NUM_PWM_SLICES _u(12)
#define NUM_PWM_IRQS _u(2)
#define NUM_SPIN_LOCKS _u(32)
#define NUM_UARTS _u(2)
#define NUM_I2CS _u(2)
#define NUM_SPIS _u(2)
#define NUM_GENERIC_TIMERS _u(2)
#define NUM_ALARMS _u(4)
#define NUM_ADC_CHANNELS _u(5)
#define ADC_BASE_PIN _u(26)
#define NUM_RESETS _u(28)
#define NUM_DOORBELLS _u(8)
#define NUM_BANK0_GPIOS _u(30)
#define NUM_QSPI_GPIOS _u(6)
#define NUM_OTP_PAGES _u(64)
#define NUM_OTP_PAGE_ROWS _u(64)
#define NUM_OTP_ROWS (NUM_OTP_PAGES * NUM_OTP_PAGE_ROWS)
#define PIO_INSTRUCTION_COUNT _u(32)
#define NUM_MPU_REGIONS _u(8)
#define NUM_SAU_REGIONS _u(8)
#define NUM_BOOT_LOCKS _u(8)
#define BOOTRAM_SIZE _u(0x400)
#define USBCTRL_DPRAM_SIZE _u(4096)
#define HAS_GPIO_COPROCESSOR 1
#define HAS_DOUBLE_COPROCESSOR 1
#define HAS_REDUNDANCY_COPROCESSOR 1
#define HAS_POWMAN_TIMER 1
#define HAS_RP2350_TRNG 1
#define HAS_HSTX 1
#define HAS_PADS_BANK0_ISOLATION 1
#define __RISCV_PMP_CHECKED 1
#define FPGA_CLK_SYS_HZ (48 * MHZ)
#define FPGA_CLK_REF_HZ (12 * MHZ)
#define XOSC_HZ _u(12000000)
#define PICO_USE_FASTEST_SUPPORTED_CLOCK 0
#define SYS_CLK_HZ _u(150000000)
#define USB_CLK_HZ _u(48000000)
#define XOSC_KHZ (XOSC_HZ / 1000)
#define XOSC_MHZ (XOSC_KHZ / 1000)
#define SYS_CLK_KHZ (SYS_CLK_HZ / 1000)
#define SYS_CLK_MHZ (SYS_CLK_KHZ / 1000)
#define USB_CLK_KHZ (USB_CLK_HZ / 1000)
#define USB_CLK_MHZ (USB_CLK_KHZ / 1000)
#define ACCESSCTRL_PASSWORD_BITS _u(0xacce0000)
#define POWMAN_PASSWORD_BITS _u(0x5afe0000)
#define VTABLE_FIRST_IRQ 16
#define FIRST_USER_IRQ (NUM_IRQS - NUM_USER_IRQS)
#define REG_FIELD_WIDTH(f) (f ## _MSB + 1 - f ## _LSB)
#define PICO_C_COMPILER_IS_GNU 1
#define __weak __attribute__((weak))
#define GCC_Like_Pragma _Pragma
#define Clang_Pragma(x) 
#define GCC_Pragma _Pragma
#define __isr 
#define __packed_aligned __packed __aligned(4)
#define __force_inline __always_inline
#define count_of(a) (sizeof(a)/sizeof((a)[0]))
#define MAX(a,b) ((a)>(b)?(a):(b))
#define MIN(a,b) ((b)>(a)?(a):(b))
#define pico_default_asm(...) __asm (".syntax unified\n" __VA_ARGS__)
#define pico_default_asm_volatile(...) __asm volatile (".syntax unified\n" __VA_ARGS__)
#define pico_default_asm_goto(...) __asm goto (".syntax unified\n" __VA_ARGS__)
#define pico_default_asm_volatile_goto(...) __asm volatile goto (".syntax unified\n" __VA_ARGS__)
__inline__ __attribute__((__always_inline__)) static void __compiler_memory_barrier(void) {
    __asm volatile (".syntax unified\n" "" : : : "memory");
}
#define __check_type_compatible(type_a,type_b) static_assert(__builtin_types_compatible_p(type_a, type_b), __STRING(type_a) " is not compatible with " __STRING(type_b));
#define WRAPPER_FUNC(x) __wrap_ ## x
#define REAL_FUNC(x) __real_ ## x
#define _PICO_PLATFORM_SECTION_MACROS_H 
#define __after_data(group) __attribute__((section(".after_data." group)))
#define __not_in_flash(group) __attribute__((section(".time_critical." group)))
#define __scratch_x(group) __attribute__((section(".scratch_x." group)))
#define __scratch_y(group) __attribute__((section(".scratch_y." group)))
#define __uninitialized_ram(group) __attribute__((section(".uninitialized_data." #group))) group
#define __in_flash(group) __attribute__((section(".flashdata." group)))
#define __not_in_flash_func(func_name) __not_in_flash(__STRING(func_name)) func_name
#define __time_critical_func(func_name) __not_in_flash_func(func_name)
#define __no_inline_not_in_flash_func(func_name) __noinline __not_in_flash_func(func_name)
#define _PICO_PLATFORM_PANIC_H 
void __attribute__((noreturn)) panic_unsupported(void);
void __attribute__((noreturn)) panic(const char *fmt, ...);
#define panic_compact(...) panic("")
#define _PICO_PLATFORM_COMMON_H 
#define PICO_MINIMAL_STORED_VECTOR_TABLE 0
#define PICO_NUM_VTABLE_IRQS NUM_IRQS
#define PICO_NO_FPGA_CHECK 1
#define PICO_NO_SIM_CHECK 1
static inline _Bool running_on_fpga(void) {return 0;}
static inline _Bool running_in_sim(void) {return 0;}
static __inline__ __attribute__((__always_inline__)) void tight_loop_contents(void) {}
#define host_safe_hw_ptr(x) ((uintptr_t)(x))
#define native_safe_hw_ptr(x) host_safe_hw_ptr(x)
#define _ADDRESSMAP_H 
#define REG_ALIAS_RW_BITS (_u(0x0) << _u(12))
#define REG_ALIAS_XOR_BITS (_u(0x1) << _u(12))
#define REG_ALIAS_SET_BITS (_u(0x2) << _u(12))
#define REG_ALIAS_CLR_BITS (_u(0x3) << _u(12))
#define ROM_BASE _u(0x00000000)
#define XIP_BASE _u(0x10000000)
#define XIP_SRAM_BASE _u(0x13ffc000)
#define XIP_END _u(0x14000000)
#define XIP_NOCACHE_NOALLOC_BASE _u(0x14000000)
#define XIP_SRAM_END _u(0x14000000)
#define XIP_NOCACHE_NOALLOC_END _u(0x18000000)
#define XIP_MAINTENANCE_BASE _u(0x18000000)
#define XIP_NOCACHE_NOALLOC_NOTRANSLATE_BASE _u(0x1c000000)
#define SRAM0_BASE _u(0x20000000)
#define XIP_NOCACHE_NOALLOC_NOTRANSLATE_END _u(0x20000000)
#define SRAM_BASE _u(0x20000000)
#define SRAM_STRIPED_BASE _u(0x20000000)
#define SRAM4_BASE _u(0x20040000)
#define SRAM8_BASE _u(0x20080000)
#define SRAM_STRIPED_END _u(0x20080000)
#define SRAM_SCRATCH_X_BASE _u(0x20080000)
#define SRAM9_BASE _u(0x20081000)
#define SRAM_SCRATCH_Y_BASE _u(0x20081000)
#define SRAM_END _u(0x20082000)
#define SYSINFO_BASE _u(0x40000000)
#define SYSCFG_BASE _u(0x40008000)
#define CLOCKS_BASE _u(0x40010000)
#define PSM_BASE _u(0x40018000)
#define RESETS_BASE _u(0x40020000)
#define IO_BANK0_BASE _u(0x40028000)
#define IO_QSPI_BASE _u(0x40030000)
#define PADS_BANK0_BASE _u(0x40038000)
#define PADS_QSPI_BASE _u(0x40040000)
#define XOSC_BASE _u(0x40048000)
#define PLL_SYS_BASE _u(0x40050000)
#define PLL_USB_BASE _u(0x40058000)
#define ACCESSCTRL_BASE _u(0x40060000)
#define BUSCTRL_BASE _u(0x40068000)
#define UART0_BASE _u(0x40070000)
#define UART1_BASE _u(0x40078000)
#define SPI0_BASE _u(0x40080000)
#define SPI1_BASE _u(0x40088000)
#define I2C0_BASE _u(0x40090000)
#define I2C1_BASE _u(0x40098000)
#define ADC_BASE _u(0x400a0000)
#define PWM_BASE _u(0x400a8000)
#define TIMER0_BASE _u(0x400b0000)
#define TIMER1_BASE _u(0x400b8000)
#define HSTX_CTRL_BASE _u(0x400c0000)
#define XIP_CTRL_BASE _u(0x400c8000)
#define XIP_QMI_BASE _u(0x400d0000)
#define WATCHDOG_BASE _u(0x400d8000)
#define BOOTRAM_BASE _u(0x400e0000)
#define BOOTRAM_END _u(0x400e0400)
#define ROSC_BASE _u(0x400e8000)
#define TRNG_BASE _u(0x400f0000)
#define SHA256_BASE _u(0x400f8000)
#define POWMAN_BASE _u(0x40100000)
#define TICKS_BASE _u(0x40108000)
#define OTP_BASE _u(0x40120000)
#define OTP_DATA_BASE _u(0x40130000)
#define OTP_DATA_RAW_BASE _u(0x40134000)
#define OTP_DATA_GUARDED_BASE _u(0x40138000)
#define OTP_DATA_RAW_GUARDED_BASE _u(0x4013c000)
#define CORESIGHT_PERIPH_BASE _u(0x40140000)
#define CORESIGHT_ROMTABLE_BASE _u(0x40140000)
#define CORESIGHT_AHB_AP_CORE0_BASE _u(0x40142000)
#define CORESIGHT_AHB_AP_CORE1_BASE _u(0x40144000)
#define CORESIGHT_TIMESTAMP_GEN_BASE _u(0x40146000)
#define CORESIGHT_ATB_FUNNEL_BASE _u(0x40147000)
#define CORESIGHT_TPIU_BASE _u(0x40148000)
#define CORESIGHT_CTI_BASE _u(0x40149000)
#define CORESIGHT_APB_AP_RISCV_BASE _u(0x4014a000)
#define DFT_BASE _u(0x40150000)
#define GLITCH_DETECTOR_BASE _u(0x40158000)
#define TBMAN_BASE _u(0x40160000)
#define DMA_BASE _u(0x50000000)
#define USBCTRL_BASE _u(0x50100000)
#define USBCTRL_DPRAM_BASE _u(0x50100000)
#define USBCTRL_REGS_BASE _u(0x50110000)
#define PIO0_BASE _u(0x50200000)
#define PIO1_BASE _u(0x50300000)
#define PIO2_BASE _u(0x50400000)
#define XIP_AUX_BASE _u(0x50500000)
#define HSTX_FIFO_BASE _u(0x50600000)
#define CORESIGHT_TRACE_BASE _u(0x50700000)
#define SIO_BASE _u(0xd0000000)
#define SIO_NONSEC_BASE _u(0xd0020000)
#define PPB_BASE _u(0xe0000000)
#define PPB_NONSEC_BASE _u(0xe0020000)
#define EPPB_BASE _u(0xe0080000)
#define _HARDWARE_REGS_SIO_H 
#define SIO_CPUID_OFFSET _u(0x00000000)
#define SIO_CPUID_BITS _u(0xffffffff)
#define SIO_CPUID_RESET "-"
#define SIO_CPUID_MSB _u(31)
#define SIO_CPUID_LSB _u(0)
#define SIO_CPUID_ACCESS "RO"
#define SIO_GPIO_IN_OFFSET _u(0x00000004)
#define SIO_GPIO_IN_BITS _u(0xffffffff)
#define SIO_GPIO_IN_RESET _u(0x00000000)
#define SIO_GPIO_IN_MSB _u(31)
#define SIO_GPIO_IN_LSB _u(0)
#define SIO_GPIO_IN_ACCESS "RO"
#define SIO_GPIO_HI_IN_OFFSET _u(0x00000008)
#define SIO_GPIO_HI_IN_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_IN_RESET _u(0x00000000)
#define SIO_GPIO_HI_IN_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_IN_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_IN_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_IN_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_IN_QSPI_SD_ACCESS "RO"
#define SIO_GPIO_HI_IN_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_IN_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_IN_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_IN_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_IN_QSPI_CSN_ACCESS "RO"
#define SIO_GPIO_HI_IN_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_IN_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_IN_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_IN_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_IN_QSPI_SCK_ACCESS "RO"
#define SIO_GPIO_HI_IN_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_IN_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_IN_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_IN_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_IN_USB_DM_ACCESS "RO"
#define SIO_GPIO_HI_IN_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_IN_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_IN_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_IN_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_IN_USB_DP_ACCESS "RO"
#define SIO_GPIO_HI_IN_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_IN_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_IN_GPIO_MSB _u(15)
#define SIO_GPIO_HI_IN_GPIO_LSB _u(0)
#define SIO_GPIO_HI_IN_GPIO_ACCESS "RO"
#define SIO_GPIO_OUT_OFFSET _u(0x00000010)
#define SIO_GPIO_OUT_BITS _u(0xffffffff)
#define SIO_GPIO_OUT_RESET _u(0x00000000)
#define SIO_GPIO_OUT_MSB _u(31)
#define SIO_GPIO_OUT_LSB _u(0)
#define SIO_GPIO_OUT_ACCESS "RW"
#define SIO_GPIO_HI_OUT_OFFSET _u(0x00000014)
#define SIO_GPIO_HI_OUT_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OUT_RESET _u(0x00000000)
#define SIO_GPIO_HI_OUT_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OUT_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OUT_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OUT_QSPI_SD_ACCESS "RW"
#define SIO_GPIO_HI_OUT_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OUT_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OUT_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OUT_QSPI_CSN_ACCESS "RW"
#define SIO_GPIO_HI_OUT_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OUT_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OUT_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OUT_QSPI_SCK_ACCESS "RW"
#define SIO_GPIO_HI_OUT_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OUT_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OUT_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OUT_USB_DM_ACCESS "RW"
#define SIO_GPIO_HI_OUT_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OUT_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OUT_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OUT_USB_DP_ACCESS "RW"
#define SIO_GPIO_HI_OUT_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OUT_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OUT_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OUT_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OUT_GPIO_ACCESS "RW"
#define SIO_GPIO_OUT_SET_OFFSET _u(0x00000018)
#define SIO_GPIO_OUT_SET_BITS _u(0xffffffff)
#define SIO_GPIO_OUT_SET_RESET _u(0x00000000)
#define SIO_GPIO_OUT_SET_MSB _u(31)
#define SIO_GPIO_OUT_SET_LSB _u(0)
#define SIO_GPIO_OUT_SET_ACCESS "WO"
#define SIO_GPIO_HI_OUT_SET_OFFSET _u(0x0000001c)
#define SIO_GPIO_HI_OUT_SET_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OUT_SET_RESET _u(0x00000000)
#define SIO_GPIO_HI_OUT_SET_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_SET_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OUT_SET_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OUT_SET_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OUT_SET_QSPI_SD_ACCESS "WO"
#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_ACCESS "WO"
#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_ACCESS "WO"
#define SIO_GPIO_HI_OUT_SET_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_SET_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OUT_SET_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OUT_SET_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OUT_SET_USB_DM_ACCESS "WO"
#define SIO_GPIO_HI_OUT_SET_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_SET_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OUT_SET_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OUT_SET_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OUT_SET_USB_DP_ACCESS "WO"
#define SIO_GPIO_HI_OUT_SET_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OUT_SET_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OUT_SET_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OUT_SET_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OUT_SET_GPIO_ACCESS "WO"
#define SIO_GPIO_OUT_CLR_OFFSET _u(0x00000020)
#define SIO_GPIO_OUT_CLR_BITS _u(0xffffffff)
#define SIO_GPIO_OUT_CLR_RESET _u(0x00000000)
#define SIO_GPIO_OUT_CLR_MSB _u(31)
#define SIO_GPIO_OUT_CLR_LSB _u(0)
#define SIO_GPIO_OUT_CLR_ACCESS "WO"
#define SIO_GPIO_HI_OUT_CLR_OFFSET _u(0x00000024)
#define SIO_GPIO_HI_OUT_CLR_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OUT_CLR_RESET _u(0x00000000)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_ACCESS "WO"
#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_ACCESS "WO"
#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_ACCESS "WO"
#define SIO_GPIO_HI_OUT_CLR_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_CLR_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OUT_CLR_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OUT_CLR_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OUT_CLR_USB_DM_ACCESS "WO"
#define SIO_GPIO_HI_OUT_CLR_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_CLR_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OUT_CLR_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OUT_CLR_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OUT_CLR_USB_DP_ACCESS "WO"
#define SIO_GPIO_HI_OUT_CLR_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OUT_CLR_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OUT_CLR_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OUT_CLR_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OUT_CLR_GPIO_ACCESS "WO"
#define SIO_GPIO_OUT_XOR_OFFSET _u(0x00000028)
#define SIO_GPIO_OUT_XOR_BITS _u(0xffffffff)
#define SIO_GPIO_OUT_XOR_RESET _u(0x00000000)
#define SIO_GPIO_OUT_XOR_MSB _u(31)
#define SIO_GPIO_OUT_XOR_LSB _u(0)
#define SIO_GPIO_OUT_XOR_ACCESS "WO"
#define SIO_GPIO_HI_OUT_XOR_OFFSET _u(0x0000002c)
#define SIO_GPIO_HI_OUT_XOR_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OUT_XOR_RESET _u(0x00000000)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_ACCESS "WO"
#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_ACCESS "WO"
#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_ACCESS "WO"
#define SIO_GPIO_HI_OUT_XOR_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_XOR_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OUT_XOR_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OUT_XOR_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OUT_XOR_USB_DM_ACCESS "WO"
#define SIO_GPIO_HI_OUT_XOR_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OUT_XOR_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OUT_XOR_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OUT_XOR_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OUT_XOR_USB_DP_ACCESS "WO"
#define SIO_GPIO_HI_OUT_XOR_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OUT_XOR_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OUT_XOR_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OUT_XOR_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OUT_XOR_GPIO_ACCESS "WO"
#define SIO_GPIO_OE_OFFSET _u(0x00000030)
#define SIO_GPIO_OE_BITS _u(0xffffffff)
#define SIO_GPIO_OE_RESET _u(0x00000000)
#define SIO_GPIO_OE_MSB _u(31)
#define SIO_GPIO_OE_LSB _u(0)
#define SIO_GPIO_OE_ACCESS "RW"
#define SIO_GPIO_HI_OE_OFFSET _u(0x00000034)
#define SIO_GPIO_HI_OE_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OE_RESET _u(0x00000000)
#define SIO_GPIO_HI_OE_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OE_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OE_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OE_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OE_QSPI_SD_ACCESS "RW"
#define SIO_GPIO_HI_OE_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OE_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OE_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OE_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OE_QSPI_CSN_ACCESS "RW"
#define SIO_GPIO_HI_OE_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OE_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OE_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OE_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OE_QSPI_SCK_ACCESS "RW"
#define SIO_GPIO_HI_OE_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OE_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OE_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OE_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OE_USB_DM_ACCESS "RW"
#define SIO_GPIO_HI_OE_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OE_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OE_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OE_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OE_USB_DP_ACCESS "RW"
#define SIO_GPIO_HI_OE_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OE_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OE_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OE_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OE_GPIO_ACCESS "RW"
#define SIO_GPIO_OE_SET_OFFSET _u(0x00000038)
#define SIO_GPIO_OE_SET_BITS _u(0xffffffff)
#define SIO_GPIO_OE_SET_RESET _u(0x00000000)
#define SIO_GPIO_OE_SET_MSB _u(31)
#define SIO_GPIO_OE_SET_LSB _u(0)
#define SIO_GPIO_OE_SET_ACCESS "WO"
#define SIO_GPIO_HI_OE_SET_OFFSET _u(0x0000003c)
#define SIO_GPIO_HI_OE_SET_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OE_SET_RESET _u(0x00000000)
#define SIO_GPIO_HI_OE_SET_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OE_SET_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OE_SET_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OE_SET_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OE_SET_QSPI_SD_ACCESS "WO"
#define SIO_GPIO_HI_OE_SET_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OE_SET_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OE_SET_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OE_SET_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OE_SET_QSPI_CSN_ACCESS "WO"
#define SIO_GPIO_HI_OE_SET_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OE_SET_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OE_SET_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OE_SET_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OE_SET_QSPI_SCK_ACCESS "WO"
#define SIO_GPIO_HI_OE_SET_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OE_SET_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OE_SET_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OE_SET_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OE_SET_USB_DM_ACCESS "WO"
#define SIO_GPIO_HI_OE_SET_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OE_SET_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OE_SET_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OE_SET_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OE_SET_USB_DP_ACCESS "WO"
#define SIO_GPIO_HI_OE_SET_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OE_SET_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OE_SET_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OE_SET_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OE_SET_GPIO_ACCESS "WO"
#define SIO_GPIO_OE_CLR_OFFSET _u(0x00000040)
#define SIO_GPIO_OE_CLR_BITS _u(0xffffffff)
#define SIO_GPIO_OE_CLR_RESET _u(0x00000000)
#define SIO_GPIO_OE_CLR_MSB _u(31)
#define SIO_GPIO_OE_CLR_LSB _u(0)
#define SIO_GPIO_OE_CLR_ACCESS "WO"
#define SIO_GPIO_HI_OE_CLR_OFFSET _u(0x00000044)
#define SIO_GPIO_HI_OE_CLR_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OE_CLR_RESET _u(0x00000000)
#define SIO_GPIO_HI_OE_CLR_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OE_CLR_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OE_CLR_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OE_CLR_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OE_CLR_QSPI_SD_ACCESS "WO"
#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_ACCESS "WO"
#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_ACCESS "WO"
#define SIO_GPIO_HI_OE_CLR_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OE_CLR_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OE_CLR_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OE_CLR_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OE_CLR_USB_DM_ACCESS "WO"
#define SIO_GPIO_HI_OE_CLR_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OE_CLR_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OE_CLR_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OE_CLR_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OE_CLR_USB_DP_ACCESS "WO"
#define SIO_GPIO_HI_OE_CLR_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OE_CLR_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OE_CLR_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OE_CLR_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OE_CLR_GPIO_ACCESS "WO"
#define SIO_GPIO_OE_XOR_OFFSET _u(0x00000048)
#define SIO_GPIO_OE_XOR_BITS _u(0xffffffff)
#define SIO_GPIO_OE_XOR_RESET _u(0x00000000)
#define SIO_GPIO_OE_XOR_MSB _u(31)
#define SIO_GPIO_OE_XOR_LSB _u(0)
#define SIO_GPIO_OE_XOR_ACCESS "WO"
#define SIO_GPIO_HI_OE_XOR_OFFSET _u(0x0000004c)
#define SIO_GPIO_HI_OE_XOR_BITS _u(0xff00ffff)
#define SIO_GPIO_HI_OE_XOR_RESET _u(0x00000000)
#define SIO_GPIO_HI_OE_XOR_QSPI_SD_RESET _u(0x0)
#define SIO_GPIO_HI_OE_XOR_QSPI_SD_BITS _u(0xf0000000)
#define SIO_GPIO_HI_OE_XOR_QSPI_SD_MSB _u(31)
#define SIO_GPIO_HI_OE_XOR_QSPI_SD_LSB _u(28)
#define SIO_GPIO_HI_OE_XOR_QSPI_SD_ACCESS "WO"
#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_RESET _u(0x0)
#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_BITS _u(0x08000000)
#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_MSB _u(27)
#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_LSB _u(27)
#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_ACCESS "WO"
#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_RESET _u(0x0)
#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_BITS _u(0x04000000)
#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_MSB _u(26)
#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_LSB _u(26)
#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_ACCESS "WO"
#define SIO_GPIO_HI_OE_XOR_USB_DM_RESET _u(0x0)
#define SIO_GPIO_HI_OE_XOR_USB_DM_BITS _u(0x02000000)
#define SIO_GPIO_HI_OE_XOR_USB_DM_MSB _u(25)
#define SIO_GPIO_HI_OE_XOR_USB_DM_LSB _u(25)
#define SIO_GPIO_HI_OE_XOR_USB_DM_ACCESS "WO"
#define SIO_GPIO_HI_OE_XOR_USB_DP_RESET _u(0x0)
#define SIO_GPIO_HI_OE_XOR_USB_DP_BITS _u(0x01000000)
#define SIO_GPIO_HI_OE_XOR_USB_DP_MSB _u(24)
#define SIO_GPIO_HI_OE_XOR_USB_DP_LSB _u(24)
#define SIO_GPIO_HI_OE_XOR_USB_DP_ACCESS "WO"
#define SIO_GPIO_HI_OE_XOR_GPIO_RESET _u(0x0000)
#define SIO_GPIO_HI_OE_XOR_GPIO_BITS _u(0x0000ffff)
#define SIO_GPIO_HI_OE_XOR_GPIO_MSB _u(15)
#define SIO_GPIO_HI_OE_XOR_GPIO_LSB _u(0)
#define SIO_GPIO_HI_OE_XOR_GPIO_ACCESS "WO"
#define SIO_FIFO_ST_OFFSET _u(0x00000050)
#define SIO_FIFO_ST_BITS _u(0x0000000f)
#define SIO_FIFO_ST_RESET _u(0x00000002)
#define SIO_FIFO_ST_ROE_RESET _u(0x0)
#define SIO_FIFO_ST_ROE_BITS _u(0x00000008)
#define SIO_FIFO_ST_ROE_MSB _u(3)
#define SIO_FIFO_ST_ROE_LSB _u(3)
#define SIO_FIFO_ST_ROE_ACCESS "WC"
#define SIO_FIFO_ST_WOF_RESET _u(0x0)
#define SIO_FIFO_ST_WOF_BITS _u(0x00000004)
#define SIO_FIFO_ST_WOF_MSB _u(2)
#define SIO_FIFO_ST_WOF_LSB _u(2)
#define SIO_FIFO_ST_WOF_ACCESS "WC"
#define SIO_FIFO_ST_RDY_RESET _u(0x1)
#define SIO_FIFO_ST_RDY_BITS _u(0x00000002)
#define SIO_FIFO_ST_RDY_MSB _u(1)
#define SIO_FIFO_ST_RDY_LSB _u(1)
#define SIO_FIFO_ST_RDY_ACCESS "RO"
#define SIO_FIFO_ST_VLD_RESET _u(0x0)
#define SIO_FIFO_ST_VLD_BITS _u(0x00000001)
#define SIO_FIFO_ST_VLD_MSB _u(0)
#define SIO_FIFO_ST_VLD_LSB _u(0)
#define SIO_FIFO_ST_VLD_ACCESS "RO"
#define SIO_FIFO_WR_OFFSET _u(0x00000054)
#define SIO_FIFO_WR_BITS _u(0xffffffff)
#define SIO_FIFO_WR_RESET _u(0x00000000)
#define SIO_FIFO_WR_MSB _u(31)
#define SIO_FIFO_WR_LSB _u(0)
#define SIO_FIFO_WR_ACCESS "WF"
#define SIO_FIFO_RD_OFFSET _u(0x00000058)
#define SIO_FIFO_RD_BITS _u(0xffffffff)
#define SIO_FIFO_RD_RESET "-"
#define SIO_FIFO_RD_MSB _u(31)
#define SIO_FIFO_RD_LSB _u(0)
#define SIO_FIFO_RD_ACCESS "RF"
#define SIO_SPINLOCK_ST_OFFSET _u(0x0000005c)
#define SIO_SPINLOCK_ST_BITS _u(0xffffffff)
#define SIO_SPINLOCK_ST_RESET _u(0x00000000)
#define SIO_SPINLOCK_ST_MSB _u(31)
#define SIO_SPINLOCK_ST_LSB _u(0)
#define SIO_SPINLOCK_ST_ACCESS "RO"
#define SIO_INTERP0_ACCUM0_OFFSET _u(0x00000080)
#define SIO_INTERP0_ACCUM0_BITS _u(0xffffffff)
#define SIO_INTERP0_ACCUM0_RESET _u(0x00000000)
#define SIO_INTERP0_ACCUM0_MSB _u(31)
#define SIO_INTERP0_ACCUM0_LSB _u(0)
#define SIO_INTERP0_ACCUM0_ACCESS "RW"
#define SIO_INTERP0_ACCUM1_OFFSET _u(0x00000084)
#define SIO_INTERP0_ACCUM1_BITS _u(0xffffffff)
#define SIO_INTERP0_ACCUM1_RESET _u(0x00000000)
#define SIO_INTERP0_ACCUM1_MSB _u(31)
#define SIO_INTERP0_ACCUM1_LSB _u(0)
#define SIO_INTERP0_ACCUM1_ACCESS "RW"
#define SIO_INTERP0_BASE0_OFFSET _u(0x00000088)
#define SIO_INTERP0_BASE0_BITS _u(0xffffffff)
#define SIO_INTERP0_BASE0_RESET _u(0x00000000)
#define SIO_INTERP0_BASE0_MSB _u(31)
#define SIO_INTERP0_BASE0_LSB _u(0)
#define SIO_INTERP0_BASE0_ACCESS "RW"
#define SIO_INTERP0_BASE1_OFFSET _u(0x0000008c)
#define SIO_INTERP0_BASE1_BITS _u(0xffffffff)
#define SIO_INTERP0_BASE1_RESET _u(0x00000000)
#define SIO_INTERP0_BASE1_MSB _u(31)
#define SIO_INTERP0_BASE1_LSB _u(0)
#define SIO_INTERP0_BASE1_ACCESS "RW"
#define SIO_INTERP0_BASE2_OFFSET _u(0x00000090)
#define SIO_INTERP0_BASE2_BITS _u(0xffffffff)
#define SIO_INTERP0_BASE2_RESET _u(0x00000000)
#define SIO_INTERP0_BASE2_MSB _u(31)
#define SIO_INTERP0_BASE2_LSB _u(0)
#define SIO_INTERP0_BASE2_ACCESS "RW"
#define SIO_INTERP0_POP_LANE0_OFFSET _u(0x00000094)
#define SIO_INTERP0_POP_LANE0_BITS _u(0xffffffff)
#define SIO_INTERP0_POP_LANE0_RESET _u(0x00000000)
#define SIO_INTERP0_POP_LANE0_MSB _u(31)
#define SIO_INTERP0_POP_LANE0_LSB _u(0)
#define SIO_INTERP0_POP_LANE0_ACCESS "RO"
#define SIO_INTERP0_POP_LANE1_OFFSET _u(0x00000098)
#define SIO_INTERP0_POP_LANE1_BITS _u(0xffffffff)
#define SIO_INTERP0_POP_LANE1_RESET _u(0x00000000)
#define SIO_INTERP0_POP_LANE1_MSB _u(31)
#define SIO_INTERP0_POP_LANE1_LSB _u(0)
#define SIO_INTERP0_POP_LANE1_ACCESS "RO"
#define SIO_INTERP0_POP_FULL_OFFSET _u(0x0000009c)
#define SIO_INTERP0_POP_FULL_BITS _u(0xffffffff)
#define SIO_INTERP0_POP_FULL_RESET _u(0x00000000)
#define SIO_INTERP0_POP_FULL_MSB _u(31)
#define SIO_INTERP0_POP_FULL_LSB _u(0)
#define SIO_INTERP0_POP_FULL_ACCESS "RO"
#define SIO_INTERP0_PEEK_LANE0_OFFSET _u(0x000000a0)
#define SIO_INTERP0_PEEK_LANE0_BITS _u(0xffffffff)
#define SIO_INTERP0_PEEK_LANE0_RESET _u(0x00000000)
#define SIO_INTERP0_PEEK_LANE0_MSB _u(31)
#define SIO_INTERP0_PEEK_LANE0_LSB _u(0)
#define SIO_INTERP0_PEEK_LANE0_ACCESS "RO"
#define SIO_INTERP0_PEEK_LANE1_OFFSET _u(0x000000a4)
#define SIO_INTERP0_PEEK_LANE1_BITS _u(0xffffffff)
#define SIO_INTERP0_PEEK_LANE1_RESET _u(0x00000000)
#define SIO_INTERP0_PEEK_LANE1_MSB _u(31)
#define SIO_INTERP0_PEEK_LANE1_LSB _u(0)
#define SIO_INTERP0_PEEK_LANE1_ACCESS "RO"
#define SIO_INTERP0_PEEK_FULL_OFFSET _u(0x000000a8)
#define SIO_INTERP0_PEEK_FULL_BITS _u(0xffffffff)
#define SIO_INTERP0_PEEK_FULL_RESET _u(0x00000000)
#define SIO_INTERP0_PEEK_FULL_MSB _u(31)
#define SIO_INTERP0_PEEK_FULL_LSB _u(0)
#define SIO_INTERP0_PEEK_FULL_ACCESS "RO"
#define SIO_INTERP0_CTRL_LANE0_OFFSET _u(0x000000ac)
#define SIO_INTERP0_CTRL_LANE0_BITS _u(0x03bfffff)
#define SIO_INTERP0_CTRL_LANE0_RESET _u(0x00000000)
#define SIO_INTERP0_CTRL_LANE0_OVERF_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_OVERF_BITS _u(0x02000000)
#define SIO_INTERP0_CTRL_LANE0_OVERF_MSB _u(25)
#define SIO_INTERP0_CTRL_LANE0_OVERF_LSB _u(25)
#define SIO_INTERP0_CTRL_LANE0_OVERF_ACCESS "RO"
#define SIO_INTERP0_CTRL_LANE0_OVERF1_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_OVERF1_BITS _u(0x01000000)
#define SIO_INTERP0_CTRL_LANE0_OVERF1_MSB _u(24)
#define SIO_INTERP0_CTRL_LANE0_OVERF1_LSB _u(24)
#define SIO_INTERP0_CTRL_LANE0_OVERF1_ACCESS "RO"
#define SIO_INTERP0_CTRL_LANE0_OVERF0_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_OVERF0_BITS _u(0x00800000)
#define SIO_INTERP0_CTRL_LANE0_OVERF0_MSB _u(23)
#define SIO_INTERP0_CTRL_LANE0_OVERF0_LSB _u(23)
#define SIO_INTERP0_CTRL_LANE0_OVERF0_ACCESS "RO"
#define SIO_INTERP0_CTRL_LANE0_BLEND_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_BLEND_BITS _u(0x00200000)
#define SIO_INTERP0_CTRL_LANE0_BLEND_MSB _u(21)
#define SIO_INTERP0_CTRL_LANE0_BLEND_LSB _u(21)
#define SIO_INTERP0_CTRL_LANE0_BLEND_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_BITS _u(0x00180000)
#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_MSB _u(20)
#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_LSB _u(19)
#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_BITS _u(0x00040000)
#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_MSB _u(18)
#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_LSB _u(18)
#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_BITS _u(0x00020000)
#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_MSB _u(17)
#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_LSB _u(17)
#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_BITS _u(0x00010000)
#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_MSB _u(16)
#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_LSB _u(16)
#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_SIGNED_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE0_SIGNED_BITS _u(0x00008000)
#define SIO_INTERP0_CTRL_LANE0_SIGNED_MSB _u(15)
#define SIO_INTERP0_CTRL_LANE0_SIGNED_LSB _u(15)
#define SIO_INTERP0_CTRL_LANE0_SIGNED_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_RESET _u(0x00)
#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_BITS _u(0x00007c00)
#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_MSB _u(14)
#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_LSB _u(10)
#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_RESET _u(0x00)
#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_BITS _u(0x000003e0)
#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_MSB _u(9)
#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_LSB _u(5)
#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE0_SHIFT_RESET _u(0x00)
#define SIO_INTERP0_CTRL_LANE0_SHIFT_BITS _u(0x0000001f)
#define SIO_INTERP0_CTRL_LANE0_SHIFT_MSB _u(4)
#define SIO_INTERP0_CTRL_LANE0_SHIFT_LSB _u(0)
#define SIO_INTERP0_CTRL_LANE0_SHIFT_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_OFFSET _u(0x000000b0)
#define SIO_INTERP0_CTRL_LANE1_BITS _u(0x001fffff)
#define SIO_INTERP0_CTRL_LANE1_RESET _u(0x00000000)
#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_BITS _u(0x00180000)
#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_MSB _u(20)
#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_LSB _u(19)
#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_BITS _u(0x00040000)
#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_MSB _u(18)
#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_LSB _u(18)
#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_BITS _u(0x00020000)
#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_MSB _u(17)
#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_LSB _u(17)
#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_BITS _u(0x00010000)
#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_MSB _u(16)
#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_LSB _u(16)
#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_SIGNED_RESET _u(0x0)
#define SIO_INTERP0_CTRL_LANE1_SIGNED_BITS _u(0x00008000)
#define SIO_INTERP0_CTRL_LANE1_SIGNED_MSB _u(15)
#define SIO_INTERP0_CTRL_LANE1_SIGNED_LSB _u(15)
#define SIO_INTERP0_CTRL_LANE1_SIGNED_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_RESET _u(0x00)
#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_BITS _u(0x00007c00)
#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_MSB _u(14)
#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_LSB _u(10)
#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_RESET _u(0x00)
#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_BITS _u(0x000003e0)
#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_MSB _u(9)
#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_LSB _u(5)
#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_ACCESS "RW"
#define SIO_INTERP0_CTRL_LANE1_SHIFT_RESET _u(0x00)
#define SIO_INTERP0_CTRL_LANE1_SHIFT_BITS _u(0x0000001f)
#define SIO_INTERP0_CTRL_LANE1_SHIFT_MSB _u(4)
#define SIO_INTERP0_CTRL_LANE1_SHIFT_LSB _u(0)
#define SIO_INTERP0_CTRL_LANE1_SHIFT_ACCESS "RW"
#define SIO_INTERP0_ACCUM0_ADD_OFFSET _u(0x000000b4)
#define SIO_INTERP0_ACCUM0_ADD_BITS _u(0x00ffffff)
#define SIO_INTERP0_ACCUM0_ADD_RESET _u(0x00000000)
#define SIO_INTERP0_ACCUM0_ADD_MSB _u(23)
#define SIO_INTERP0_ACCUM0_ADD_LSB _u(0)
#define SIO_INTERP0_ACCUM0_ADD_ACCESS "RW"
#define SIO_INTERP0_ACCUM1_ADD_OFFSET _u(0x000000b8)
#define SIO_INTERP0_ACCUM1_ADD_BITS _u(0x00ffffff)
#define SIO_INTERP0_ACCUM1_ADD_RESET _u(0x00000000)
#define SIO_INTERP0_ACCUM1_ADD_MSB _u(23)
#define SIO_INTERP0_ACCUM1_ADD_LSB _u(0)
#define SIO_INTERP0_ACCUM1_ADD_ACCESS "RW"
#define SIO_INTERP0_BASE_1AND0_OFFSET _u(0x000000bc)
#define SIO_INTERP0_BASE_1AND0_BITS _u(0xffffffff)
#define SIO_INTERP0_BASE_1AND0_RESET _u(0x00000000)
#define SIO_INTERP0_BASE_1AND0_MSB _u(31)
#define SIO_INTERP0_BASE_1AND0_LSB _u(0)
#define SIO_INTERP0_BASE_1AND0_ACCESS "WO"
#define SIO_INTERP1_ACCUM0_OFFSET _u(0x000000c0)
#define SIO_INTERP1_ACCUM0_BITS _u(0xffffffff)
#define SIO_INTERP1_ACCUM0_RESET _u(0x00000000)
#define SIO_INTERP1_ACCUM0_MSB _u(31)
#define SIO_INTERP1_ACCUM0_LSB _u(0)
#define SIO_INTERP1_ACCUM0_ACCESS "RW"
#define SIO_INTERP1_ACCUM1_OFFSET _u(0x000000c4)
#define SIO_INTERP1_ACCUM1_BITS _u(0xffffffff)
#define SIO_INTERP1_ACCUM1_RESET _u(0x00000000)
#define SIO_INTERP1_ACCUM1_MSB _u(31)
#define SIO_INTERP1_ACCUM1_LSB _u(0)
#define SIO_INTERP1_ACCUM1_ACCESS "RW"
#define SIO_INTERP1_BASE0_OFFSET _u(0x000000c8)
#define SIO_INTERP1_BASE0_BITS _u(0xffffffff)
#define SIO_INTERP1_BASE0_RESET _u(0x00000000)
#define SIO_INTERP1_BASE0_MSB _u(31)
#define SIO_INTERP1_BASE0_LSB _u(0)
#define SIO_INTERP1_BASE0_ACCESS "RW"
#define SIO_INTERP1_BASE1_OFFSET _u(0x000000cc)
#define SIO_INTERP1_BASE1_BITS _u(0xffffffff)
#define SIO_INTERP1_BASE1_RESET _u(0x00000000)
#define SIO_INTERP1_BASE1_MSB _u(31)
#define SIO_INTERP1_BASE1_LSB _u(0)
#define SIO_INTERP1_BASE1_ACCESS "RW"
#define SIO_INTERP1_BASE2_OFFSET _u(0x000000d0)
#define SIO_INTERP1_BASE2_BITS _u(0xffffffff)
#define SIO_INTERP1_BASE2_RESET _u(0x00000000)
#define SIO_INTERP1_BASE2_MSB _u(31)
#define SIO_INTERP1_BASE2_LSB _u(0)
#define SIO_INTERP1_BASE2_ACCESS "RW"
#define SIO_INTERP1_POP_LANE0_OFFSET _u(0x000000d4)
#define SIO_INTERP1_POP_LANE0_BITS _u(0xffffffff)
#define SIO_INTERP1_POP_LANE0_RESET _u(0x00000000)
#define SIO_INTERP1_POP_LANE0_MSB _u(31)
#define SIO_INTERP1_POP_LANE0_LSB _u(0)
#define SIO_INTERP1_POP_LANE0_ACCESS "RO"
#define SIO_INTERP1_POP_LANE1_OFFSET _u(0x000000d8)
#define SIO_INTERP1_POP_LANE1_BITS _u(0xffffffff)
#define SIO_INTERP1_POP_LANE1_RESET _u(0x00000000)
#define SIO_INTERP1_POP_LANE1_MSB _u(31)
#define SIO_INTERP1_POP_LANE1_LSB _u(0)
#define SIO_INTERP1_POP_LANE1_ACCESS "RO"
#define SIO_INTERP1_POP_FULL_OFFSET _u(0x000000dc)
#define SIO_INTERP1_POP_FULL_BITS _u(0xffffffff)
#define SIO_INTERP1_POP_FULL_RESET _u(0x00000000)
#define SIO_INTERP1_POP_FULL_MSB _u(31)
#define SIO_INTERP1_POP_FULL_LSB _u(0)
#define SIO_INTERP1_POP_FULL_ACCESS "RO"
#define SIO_INTERP1_PEEK_LANE0_OFFSET _u(0x000000e0)
#define SIO_INTERP1_PEEK_LANE0_BITS _u(0xffffffff)
#define SIO_INTERP1_PEEK_LANE0_RESET _u(0x00000000)
#define SIO_INTERP1_PEEK_LANE0_MSB _u(31)
#define SIO_INTERP1_PEEK_LANE0_LSB _u(0)
#define SIO_INTERP1_PEEK_LANE0_ACCESS "RO"
#define SIO_INTERP1_PEEK_LANE1_OFFSET _u(0x000000e4)
#define SIO_INTERP1_PEEK_LANE1_BITS _u(0xffffffff)
#define SIO_INTERP1_PEEK_LANE1_RESET _u(0x00000000)
#define SIO_INTERP1_PEEK_LANE1_MSB _u(31)
#define SIO_INTERP1_PEEK_LANE1_LSB _u(0)
#define SIO_INTERP1_PEEK_LANE1_ACCESS "RO"
#define SIO_INTERP1_PEEK_FULL_OFFSET _u(0x000000e8)
#define SIO_INTERP1_PEEK_FULL_BITS _u(0xffffffff)
#define SIO_INTERP1_PEEK_FULL_RESET _u(0x00000000)
#define SIO_INTERP1_PEEK_FULL_MSB _u(31)
#define SIO_INTERP1_PEEK_FULL_LSB _u(0)
#define SIO_INTERP1_PEEK_FULL_ACCESS "RO"
#define SIO_INTERP1_CTRL_LANE0_OFFSET _u(0x000000ec)
#define SIO_INTERP1_CTRL_LANE0_BITS _u(0x03dfffff)
#define SIO_INTERP1_CTRL_LANE0_RESET _u(0x00000000)
#define SIO_INTERP1_CTRL_LANE0_OVERF_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_OVERF_BITS _u(0x02000000)
#define SIO_INTERP1_CTRL_LANE0_OVERF_MSB _u(25)
#define SIO_INTERP1_CTRL_LANE0_OVERF_LSB _u(25)
#define SIO_INTERP1_CTRL_LANE0_OVERF_ACCESS "RO"
#define SIO_INTERP1_CTRL_LANE0_OVERF1_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_OVERF1_BITS _u(0x01000000)
#define SIO_INTERP1_CTRL_LANE0_OVERF1_MSB _u(24)
#define SIO_INTERP1_CTRL_LANE0_OVERF1_LSB _u(24)
#define SIO_INTERP1_CTRL_LANE0_OVERF1_ACCESS "RO"
#define SIO_INTERP1_CTRL_LANE0_OVERF0_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_OVERF0_BITS _u(0x00800000)
#define SIO_INTERP1_CTRL_LANE0_OVERF0_MSB _u(23)
#define SIO_INTERP1_CTRL_LANE0_OVERF0_LSB _u(23)
#define SIO_INTERP1_CTRL_LANE0_OVERF0_ACCESS "RO"
#define SIO_INTERP1_CTRL_LANE0_CLAMP_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_CLAMP_BITS _u(0x00400000)
#define SIO_INTERP1_CTRL_LANE0_CLAMP_MSB _u(22)
#define SIO_INTERP1_CTRL_LANE0_CLAMP_LSB _u(22)
#define SIO_INTERP1_CTRL_LANE0_CLAMP_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_BITS _u(0x00180000)
#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_MSB _u(20)
#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_LSB _u(19)
#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_BITS _u(0x00040000)
#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_MSB _u(18)
#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_LSB _u(18)
#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_BITS _u(0x00020000)
#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_MSB _u(17)
#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_LSB _u(17)
#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_BITS _u(0x00010000)
#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_MSB _u(16)
#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_LSB _u(16)
#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_SIGNED_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE0_SIGNED_BITS _u(0x00008000)
#define SIO_INTERP1_CTRL_LANE0_SIGNED_MSB _u(15)
#define SIO_INTERP1_CTRL_LANE0_SIGNED_LSB _u(15)
#define SIO_INTERP1_CTRL_LANE0_SIGNED_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_RESET _u(0x00)
#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_BITS _u(0x00007c00)
#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_MSB _u(14)
#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_LSB _u(10)
#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_RESET _u(0x00)
#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_BITS _u(0x000003e0)
#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_MSB _u(9)
#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_LSB _u(5)
#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE0_SHIFT_RESET _u(0x00)
#define SIO_INTERP1_CTRL_LANE0_SHIFT_BITS _u(0x0000001f)
#define SIO_INTERP1_CTRL_LANE0_SHIFT_MSB _u(4)
#define SIO_INTERP1_CTRL_LANE0_SHIFT_LSB _u(0)
#define SIO_INTERP1_CTRL_LANE0_SHIFT_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_OFFSET _u(0x000000f0)
#define SIO_INTERP1_CTRL_LANE1_BITS _u(0x001fffff)
#define SIO_INTERP1_CTRL_LANE1_RESET _u(0x00000000)
#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_BITS _u(0x00180000)
#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_MSB _u(20)
#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_LSB _u(19)
#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_BITS _u(0x00040000)
#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_MSB _u(18)
#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_LSB _u(18)
#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_BITS _u(0x00020000)
#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_MSB _u(17)
#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_LSB _u(17)
#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_BITS _u(0x00010000)
#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_MSB _u(16)
#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_LSB _u(16)
#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_SIGNED_RESET _u(0x0)
#define SIO_INTERP1_CTRL_LANE1_SIGNED_BITS _u(0x00008000)
#define SIO_INTERP1_CTRL_LANE1_SIGNED_MSB _u(15)
#define SIO_INTERP1_CTRL_LANE1_SIGNED_LSB _u(15)
#define SIO_INTERP1_CTRL_LANE1_SIGNED_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_RESET _u(0x00)
#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_BITS _u(0x00007c00)
#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_MSB _u(14)
#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_LSB _u(10)
#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_RESET _u(0x00)
#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_BITS _u(0x000003e0)
#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_MSB _u(9)
#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_LSB _u(5)
#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_ACCESS "RW"
#define SIO_INTERP1_CTRL_LANE1_SHIFT_RESET _u(0x00)
#define SIO_INTERP1_CTRL_LANE1_SHIFT_BITS _u(0x0000001f)
#define SIO_INTERP1_CTRL_LANE1_SHIFT_MSB _u(4)
#define SIO_INTERP1_CTRL_LANE1_SHIFT_LSB _u(0)
#define SIO_INTERP1_CTRL_LANE1_SHIFT_ACCESS "RW"
#define SIO_INTERP1_ACCUM0_ADD_OFFSET _u(0x000000f4)
#define SIO_INTERP1_ACCUM0_ADD_BITS _u(0x00ffffff)
#define SIO_INTERP1_ACCUM0_ADD_RESET _u(0x00000000)
#define SIO_INTERP1_ACCUM0_ADD_MSB _u(23)
#define SIO_INTERP1_ACCUM0_ADD_LSB _u(0)
#define SIO_INTERP1_ACCUM0_ADD_ACCESS "RW"
#define SIO_INTERP1_ACCUM1_ADD_OFFSET _u(0x000000f8)
#define SIO_INTERP1_ACCUM1_ADD_BITS _u(0x00ffffff)
#define SIO_INTERP1_ACCUM1_ADD_RESET _u(0x00000000)
#define SIO_INTERP1_ACCUM1_ADD_MSB _u(23)
#define SIO_INTERP1_ACCUM1_ADD_LSB _u(0)
#define SIO_INTERP1_ACCUM1_ADD_ACCESS "RW"
#define SIO_INTERP1_BASE_1AND0_OFFSET _u(0x000000fc)
#define SIO_INTERP1_BASE_1AND0_BITS _u(0xffffffff)
#define SIO_INTERP1_BASE_1AND0_RESET _u(0x00000000)
#define SIO_INTERP1_BASE_1AND0_MSB _u(31)
#define SIO_INTERP1_BASE_1AND0_LSB _u(0)
#define SIO_INTERP1_BASE_1AND0_ACCESS "WO"
#define SIO_SPINLOCK0_OFFSET _u(0x00000100)
#define SIO_SPINLOCK0_BITS _u(0xffffffff)
#define SIO_SPINLOCK0_RESET _u(0x00000000)
#define SIO_SPINLOCK0_MSB _u(31)
#define SIO_SPINLOCK0_LSB _u(0)
#define SIO_SPINLOCK0_ACCESS "RW"
#define SIO_SPINLOCK1_OFFSET _u(0x00000104)
#define SIO_SPINLOCK1_BITS _u(0xffffffff)
#define SIO_SPINLOCK1_RESET _u(0x00000000)
#define SIO_SPINLOCK1_MSB _u(31)
#define SIO_SPINLOCK1_LSB _u(0)
#define SIO_SPINLOCK1_ACCESS "RW"
#define SIO_SPINLOCK2_OFFSET _u(0x00000108)
#define SIO_SPINLOCK2_BITS _u(0xffffffff)
#define SIO_SPINLOCK2_RESET _u(0x00000000)
#define SIO_SPINLOCK2_MSB _u(31)
#define SIO_SPINLOCK2_LSB _u(0)
#define SIO_SPINLOCK2_ACCESS "RW"
#define SIO_SPINLOCK3_OFFSET _u(0x0000010c)
#define SIO_SPINLOCK3_BITS _u(0xffffffff)
#define SIO_SPINLOCK3_RESET _u(0x00000000)
#define SIO_SPINLOCK3_MSB _u(31)
#define SIO_SPINLOCK3_LSB _u(0)
#define SIO_SPINLOCK3_ACCESS "RW"
#define SIO_SPINLOCK4_OFFSET _u(0x00000110)
#define SIO_SPINLOCK4_BITS _u(0xffffffff)
#define SIO_SPINLOCK4_RESET _u(0x00000000)
#define SIO_SPINLOCK4_MSB _u(31)
#define SIO_SPINLOCK4_LSB _u(0)
#define SIO_SPINLOCK4_ACCESS "RW"
#define SIO_SPINLOCK5_OFFSET _u(0x00000114)
#define SIO_SPINLOCK5_BITS _u(0xffffffff)
#define SIO_SPINLOCK5_RESET _u(0x00000000)
#define SIO_SPINLOCK5_MSB _u(31)
#define SIO_SPINLOCK5_LSB _u(0)
#define SIO_SPINLOCK5_ACCESS "RW"
#define SIO_SPINLOCK6_OFFSET _u(0x00000118)
#define SIO_SPINLOCK6_BITS _u(0xffffffff)
#define SIO_SPINLOCK6_RESET _u(0x00000000)
#define SIO_SPINLOCK6_MSB _u(31)
#define SIO_SPINLOCK6_LSB _u(0)
#define SIO_SPINLOCK6_ACCESS "RW"
#define SIO_SPINLOCK7_OFFSET _u(0x0000011c)
#define SIO_SPINLOCK7_BITS _u(0xffffffff)
#define SIO_SPINLOCK7_RESET _u(0x00000000)
#define SIO_SPINLOCK7_MSB _u(31)
#define SIO_SPINLOCK7_LSB _u(0)
#define SIO_SPINLOCK7_ACCESS "RW"
#define SIO_SPINLOCK8_OFFSET _u(0x00000120)
#define SIO_SPINLOCK8_BITS _u(0xffffffff)
#define SIO_SPINLOCK8_RESET _u(0x00000000)
#define SIO_SPINLOCK8_MSB _u(31)
#define SIO_SPINLOCK8_LSB _u(0)
#define SIO_SPINLOCK8_ACCESS "RW"
#define SIO_SPINLOCK9_OFFSET _u(0x00000124)
#define SIO_SPINLOCK9_BITS _u(0xffffffff)
#define SIO_SPINLOCK9_RESET _u(0x00000000)
#define SIO_SPINLOCK9_MSB _u(31)
#define SIO_SPINLOCK9_LSB _u(0)
#define SIO_SPINLOCK9_ACCESS "RW"
#define SIO_SPINLOCK10_OFFSET _u(0x00000128)
#define SIO_SPINLOCK10_BITS _u(0xffffffff)
#define SIO_SPINLOCK10_RESET _u(0x00000000)
#define SIO_SPINLOCK10_MSB _u(31)
#define SIO_SPINLOCK10_LSB _u(0)
#define SIO_SPINLOCK10_ACCESS "RW"
#define SIO_SPINLOCK11_OFFSET _u(0x0000012c)
#define SIO_SPINLOCK11_BITS _u(0xffffffff)
#define SIO_SPINLOCK11_RESET _u(0x00000000)
#define SIO_SPINLOCK11_MSB _u(31)
#define SIO_SPINLOCK11_LSB _u(0)
#define SIO_SPINLOCK11_ACCESS "RW"
#define SIO_SPINLOCK12_OFFSET _u(0x00000130)
#define SIO_SPINLOCK12_BITS _u(0xffffffff)
#define SIO_SPINLOCK12_RESET _u(0x00000000)
#define SIO_SPINLOCK12_MSB _u(31)
#define SIO_SPINLOCK12_LSB _u(0)
#define SIO_SPINLOCK12_ACCESS "RW"
#define SIO_SPINLOCK13_OFFSET _u(0x00000134)
#define SIO_SPINLOCK13_BITS _u(0xffffffff)
#define SIO_SPINLOCK13_RESET _u(0x00000000)
#define SIO_SPINLOCK13_MSB _u(31)
#define SIO_SPINLOCK13_LSB _u(0)
#define SIO_SPINLOCK13_ACCESS "RW"
#define SIO_SPINLOCK14_OFFSET _u(0x00000138)
#define SIO_SPINLOCK14_BITS _u(0xffffffff)
#define SIO_SPINLOCK14_RESET _u(0x00000000)
#define SIO_SPINLOCK14_MSB _u(31)
#define SIO_SPINLOCK14_LSB _u(0)
#define SIO_SPINLOCK14_ACCESS "RW"
#define SIO_SPINLOCK15_OFFSET _u(0x0000013c)
#define SIO_SPINLOCK15_BITS _u(0xffffffff)
#define SIO_SPINLOCK15_RESET _u(0x00000000)
#define SIO_SPINLOCK15_MSB _u(31)
#define SIO_SPINLOCK15_LSB _u(0)
#define SIO_SPINLOCK15_ACCESS "RW"
#define SIO_SPINLOCK16_OFFSET _u(0x00000140)
#define SIO_SPINLOCK16_BITS _u(0xffffffff)
#define SIO_SPINLOCK16_RESET _u(0x00000000)
#define SIO_SPINLOCK16_MSB _u(31)
#define SIO_SPINLOCK16_LSB _u(0)
#define SIO_SPINLOCK16_ACCESS "RW"
#define SIO_SPINLOCK17_OFFSET _u(0x00000144)
#define SIO_SPINLOCK17_BITS _u(0xffffffff)
#define SIO_SPINLOCK17_RESET _u(0x00000000)
#define SIO_SPINLOCK17_MSB _u(31)
#define SIO_SPINLOCK17_LSB _u(0)
#define SIO_SPINLOCK17_ACCESS "RW"
#define SIO_SPINLOCK18_OFFSET _u(0x00000148)
#define SIO_SPINLOCK18_BITS _u(0xffffffff)
#define SIO_SPINLOCK18_RESET _u(0x00000000)
#define SIO_SPINLOCK18_MSB _u(31)
#define SIO_SPINLOCK18_LSB _u(0)
#define SIO_SPINLOCK18_ACCESS "RW"
#define SIO_SPINLOCK19_OFFSET _u(0x0000014c)
#define SIO_SPINLOCK19_BITS _u(0xffffffff)
#define SIO_SPINLOCK19_RESET _u(0x00000000)
#define SIO_SPINLOCK19_MSB _u(31)
#define SIO_SPINLOCK19_LSB _u(0)
#define SIO_SPINLOCK19_ACCESS "RW"
#define SIO_SPINLOCK20_OFFSET _u(0x00000150)
#define SIO_SPINLOCK20_BITS _u(0xffffffff)
#define SIO_SPINLOCK20_RESET _u(0x00000000)
#define SIO_SPINLOCK20_MSB _u(31)
#define SIO_SPINLOCK20_LSB _u(0)
#define SIO_SPINLOCK20_ACCESS "RW"
#define SIO_SPINLOCK21_OFFSET _u(0x00000154)
#define SIO_SPINLOCK21_BITS _u(0xffffffff)
#define SIO_SPINLOCK21_RESET _u(0x00000000)
#define SIO_SPINLOCK21_MSB _u(31)
#define SIO_SPINLOCK21_LSB _u(0)
#define SIO_SPINLOCK21_ACCESS "RW"
#define SIO_SPINLOCK22_OFFSET _u(0x00000158)
#define SIO_SPINLOCK22_BITS _u(0xffffffff)
#define SIO_SPINLOCK22_RESET _u(0x00000000)
#define SIO_SPINLOCK22_MSB _u(31)
#define SIO_SPINLOCK22_LSB _u(0)
#define SIO_SPINLOCK22_ACCESS "RW"
#define SIO_SPINLOCK23_OFFSET _u(0x0000015c)
#define SIO_SPINLOCK23_BITS _u(0xffffffff)
#define SIO_SPINLOCK23_RESET _u(0x00000000)
#define SIO_SPINLOCK23_MSB _u(31)
#define SIO_SPINLOCK23_LSB _u(0)
#define SIO_SPINLOCK23_ACCESS "RW"
#define SIO_SPINLOCK24_OFFSET _u(0x00000160)
#define SIO_SPINLOCK24_BITS _u(0xffffffff)
#define SIO_SPINLOCK24_RESET _u(0x00000000)
#define SIO_SPINLOCK24_MSB _u(31)
#define SIO_SPINLOCK24_LSB _u(0)
#define SIO_SPINLOCK24_ACCESS "RW"
#define SIO_SPINLOCK25_OFFSET _u(0x00000164)
#define SIO_SPINLOCK25_BITS _u(0xffffffff)
#define SIO_SPINLOCK25_RESET _u(0x00000000)
#define SIO_SPINLOCK25_MSB _u(31)
#define SIO_SPINLOCK25_LSB _u(0)
#define SIO_SPINLOCK25_ACCESS "RW"
#define SIO_SPINLOCK26_OFFSET _u(0x00000168)
#define SIO_SPINLOCK26_BITS _u(0xffffffff)
#define SIO_SPINLOCK26_RESET _u(0x00000000)
#define SIO_SPINLOCK26_MSB _u(31)
#define SIO_SPINLOCK26_LSB _u(0)
#define SIO_SPINLOCK26_ACCESS "RW"
#define SIO_SPINLOCK27_OFFSET _u(0x0000016c)
#define SIO_SPINLOCK27_BITS _u(0xffffffff)
#define SIO_SPINLOCK27_RESET _u(0x00000000)
#define SIO_SPINLOCK27_MSB _u(31)
#define SIO_SPINLOCK27_LSB _u(0)
#define SIO_SPINLOCK27_ACCESS "RW"
#define SIO_SPINLOCK28_OFFSET _u(0x00000170)
#define SIO_SPINLOCK28_BITS _u(0xffffffff)
#define SIO_SPINLOCK28_RESET _u(0x00000000)
#define SIO_SPINLOCK28_MSB _u(31)
#define SIO_SPINLOCK28_LSB _u(0)
#define SIO_SPINLOCK28_ACCESS "RW"
#define SIO_SPINLOCK29_OFFSET _u(0x00000174)
#define SIO_SPINLOCK29_BITS _u(0xffffffff)
#define SIO_SPINLOCK29_RESET _u(0x00000000)
#define SIO_SPINLOCK29_MSB _u(31)
#define SIO_SPINLOCK29_LSB _u(0)
#define SIO_SPINLOCK29_ACCESS "RW"
#define SIO_SPINLOCK30_OFFSET _u(0x00000178)
#define SIO_SPINLOCK30_BITS _u(0xffffffff)
#define SIO_SPINLOCK30_RESET _u(0x00000000)
#define SIO_SPINLOCK30_MSB _u(31)
#define SIO_SPINLOCK30_LSB _u(0)
#define SIO_SPINLOCK30_ACCESS "RW"
#define SIO_SPINLOCK31_OFFSET _u(0x0000017c)
#define SIO_SPINLOCK31_BITS _u(0xffffffff)
#define SIO_SPINLOCK31_RESET _u(0x00000000)
#define SIO_SPINLOCK31_MSB _u(31)
#define SIO_SPINLOCK31_LSB _u(0)
#define SIO_SPINLOCK31_ACCESS "RW"
#define SIO_DOORBELL_OUT_SET_OFFSET _u(0x00000180)
#define SIO_DOORBELL_OUT_SET_BITS _u(0x000000ff)
#define SIO_DOORBELL_OUT_SET_RESET _u(0x00000000)
#define SIO_DOORBELL_OUT_SET_MSB _u(7)
#define SIO_DOORBELL_OUT_SET_LSB _u(0)
#define SIO_DOORBELL_OUT_SET_ACCESS "RW"
#define SIO_DOORBELL_OUT_CLR_OFFSET _u(0x00000184)
#define SIO_DOORBELL_OUT_CLR_BITS _u(0x000000ff)
#define SIO_DOORBELL_OUT_CLR_RESET _u(0x00000000)
#define SIO_DOORBELL_OUT_CLR_MSB _u(7)
#define SIO_DOORBELL_OUT_CLR_LSB _u(0)
#define SIO_DOORBELL_OUT_CLR_ACCESS "WC"
#define SIO_DOORBELL_IN_SET_OFFSET _u(0x00000188)
#define SIO_DOORBELL_IN_SET_BITS _u(0x000000ff)
#define SIO_DOORBELL_IN_SET_RESET _u(0x00000000)
#define SIO_DOORBELL_IN_SET_MSB _u(7)
#define SIO_DOORBELL_IN_SET_LSB _u(0)
#define SIO_DOORBELL_IN_SET_ACCESS "RW"
#define SIO_DOORBELL_IN_CLR_OFFSET _u(0x0000018c)
#define SIO_DOORBELL_IN_CLR_BITS _u(0x000000ff)
#define SIO_DOORBELL_IN_CLR_RESET _u(0x00000000)
#define SIO_DOORBELL_IN_CLR_MSB _u(7)
#define SIO_DOORBELL_IN_CLR_LSB _u(0)
#define SIO_DOORBELL_IN_CLR_ACCESS "WC"
#define SIO_PERI_NONSEC_OFFSET _u(0x00000190)
#define SIO_PERI_NONSEC_BITS _u(0x00000023)
#define SIO_PERI_NONSEC_RESET _u(0x00000000)
#define SIO_PERI_NONSEC_TMDS_RESET _u(0x0)
#define SIO_PERI_NONSEC_TMDS_BITS _u(0x00000020)
#define SIO_PERI_NONSEC_TMDS_MSB _u(5)
#define SIO_PERI_NONSEC_TMDS_LSB _u(5)
#define SIO_PERI_NONSEC_TMDS_ACCESS "RW"
#define SIO_PERI_NONSEC_INTERP1_RESET _u(0x0)
#define SIO_PERI_NONSEC_INTERP1_BITS _u(0x00000002)
#define SIO_PERI_NONSEC_INTERP1_MSB _u(1)
#define SIO_PERI_NONSEC_INTERP1_LSB _u(1)
#define SIO_PERI_NONSEC_INTERP1_ACCESS "RW"
#define SIO_PERI_NONSEC_INTERP0_RESET _u(0x0)
#define SIO_PERI_NONSEC_INTERP0_BITS _u(0x00000001)
#define SIO_PERI_NONSEC_INTERP0_MSB _u(0)
#define SIO_PERI_NONSEC_INTERP0_LSB _u(0)
#define SIO_PERI_NONSEC_INTERP0_ACCESS "RW"
#define SIO_RISCV_SOFTIRQ_OFFSET _u(0x000001a0)
#define SIO_RISCV_SOFTIRQ_BITS _u(0x00000303)
#define SIO_RISCV_SOFTIRQ_RESET _u(0x00000000)
#define SIO_RISCV_SOFTIRQ_CORE1_CLR_RESET _u(0x0)
#define SIO_RISCV_SOFTIRQ_CORE1_CLR_BITS _u(0x00000200)
#define SIO_RISCV_SOFTIRQ_CORE1_CLR_MSB _u(9)
#define SIO_RISCV_SOFTIRQ_CORE1_CLR_LSB _u(9)
#define SIO_RISCV_SOFTIRQ_CORE1_CLR_ACCESS "RW"
#define SIO_RISCV_SOFTIRQ_CORE0_CLR_RESET _u(0x0)
#define SIO_RISCV_SOFTIRQ_CORE0_CLR_BITS _u(0x00000100)
#define SIO_RISCV_SOFTIRQ_CORE0_CLR_MSB _u(8)
#define SIO_RISCV_SOFTIRQ_CORE0_CLR_LSB _u(8)
#define SIO_RISCV_SOFTIRQ_CORE0_CLR_ACCESS "RW"
#define SIO_RISCV_SOFTIRQ_CORE1_SET_RESET _u(0x0)
#define SIO_RISCV_SOFTIRQ_CORE1_SET_BITS _u(0x00000002)
#define SIO_RISCV_SOFTIRQ_CORE1_SET_MSB _u(1)
#define SIO_RISCV_SOFTIRQ_CORE1_SET_LSB _u(1)
#define SIO_RISCV_SOFTIRQ_CORE1_SET_ACCESS "RW"
#define SIO_RISCV_SOFTIRQ_CORE0_SET_RESET _u(0x0)
#define SIO_RISCV_SOFTIRQ_CORE0_SET_BITS _u(0x00000001)
#define SIO_RISCV_SOFTIRQ_CORE0_SET_MSB _u(0)
#define SIO_RISCV_SOFTIRQ_CORE0_SET_LSB _u(0)
#define SIO_RISCV_SOFTIRQ_CORE0_SET_ACCESS "RW"
#define SIO_MTIME_CTRL_OFFSET _u(0x000001a4)
#define SIO_MTIME_CTRL_BITS _u(0x0000000f)
#define SIO_MTIME_CTRL_RESET _u(0x0000000d)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_RESET _u(0x1)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_BITS _u(0x00000008)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_MSB _u(3)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_LSB _u(3)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_ACCESS "RW"
#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_RESET _u(0x1)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_BITS _u(0x00000004)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_MSB _u(2)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_LSB _u(2)
#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_ACCESS "RW"
#define SIO_MTIME_CTRL_FULLSPEED_RESET _u(0x0)
#define SIO_MTIME_CTRL_FULLSPEED_BITS _u(0x00000002)
#define SIO_MTIME_CTRL_FULLSPEED_MSB _u(1)
#define SIO_MTIME_CTRL_FULLSPEED_LSB _u(1)
#define SIO_MTIME_CTRL_FULLSPEED_ACCESS "RW"
#define SIO_MTIME_CTRL_EN_RESET _u(0x1)
#define SIO_MTIME_CTRL_EN_BITS _u(0x00000001)
#define SIO_MTIME_CTRL_EN_MSB _u(0)
#define SIO_MTIME_CTRL_EN_LSB _u(0)
#define SIO_MTIME_CTRL_EN_ACCESS "RW"
#define SIO_MTIME_OFFSET _u(0x000001b0)
#define SIO_MTIME_BITS _u(0xffffffff)
#define SIO_MTIME_RESET _u(0x00000000)
#define SIO_MTIME_MSB _u(31)
#define SIO_MTIME_LSB _u(0)
#define SIO_MTIME_ACCESS "RW"
#define SIO_MTIMEH_OFFSET _u(0x000001b4)
#define SIO_MTIMEH_BITS _u(0xffffffff)
#define SIO_MTIMEH_RESET _u(0x00000000)
#define SIO_MTIMEH_MSB _u(31)
#define SIO_MTIMEH_LSB _u(0)
#define SIO_MTIMEH_ACCESS "RW"
#define SIO_MTIMECMP_OFFSET _u(0x000001b8)
#define SIO_MTIMECMP_BITS _u(0xffffffff)
#define SIO_MTIMECMP_RESET _u(0xffffffff)
#define SIO_MTIMECMP_MSB _u(31)
#define SIO_MTIMECMP_LSB _u(0)
#define SIO_MTIMECMP_ACCESS "RW"
#define SIO_MTIMECMPH_OFFSET _u(0x000001bc)
#define SIO_MTIMECMPH_BITS _u(0xffffffff)
#define SIO_MTIMECMPH_RESET _u(0xffffffff)
#define SIO_MTIMECMPH_MSB _u(31)
#define SIO_MTIMECMPH_LSB _u(0)
#define SIO_MTIMECMPH_ACCESS "RW"
#define SIO_TMDS_CTRL_OFFSET _u(0x000001c0)
#define SIO_TMDS_CTRL_BITS _u(0x1f9fffff)
#define SIO_TMDS_CTRL_RESET _u(0x00000000)
#define SIO_TMDS_CTRL_CLEAR_BALANCE_RESET _u(0x0)
#define SIO_TMDS_CTRL_CLEAR_BALANCE_BITS _u(0x10000000)
#define SIO_TMDS_CTRL_CLEAR_BALANCE_MSB _u(28)
#define SIO_TMDS_CTRL_CLEAR_BALANCE_LSB _u(28)
#define SIO_TMDS_CTRL_CLEAR_BALANCE_ACCESS "SC"
#define SIO_TMDS_CTRL_PIX2_NOSHIFT_RESET _u(0x0)
#define SIO_TMDS_CTRL_PIX2_NOSHIFT_BITS _u(0x08000000)
#define SIO_TMDS_CTRL_PIX2_NOSHIFT_MSB _u(27)
#define SIO_TMDS_CTRL_PIX2_NOSHIFT_LSB _u(27)
#define SIO_TMDS_CTRL_PIX2_NOSHIFT_ACCESS "RW"
#define SIO_TMDS_CTRL_PIX_SHIFT_RESET _u(0x0)
#define SIO_TMDS_CTRL_PIX_SHIFT_BITS _u(0x07000000)
#define SIO_TMDS_CTRL_PIX_SHIFT_MSB _u(26)
#define SIO_TMDS_CTRL_PIX_SHIFT_LSB _u(24)
#define SIO_TMDS_CTRL_PIX_SHIFT_ACCESS "RW"
#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_0 _u(0x0)
#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_1 _u(0x1)
#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_2 _u(0x2)
#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_4 _u(0x3)
#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_8 _u(0x4)
#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_16 _u(0x5)
#define SIO_TMDS_CTRL_INTERLEAVE_RESET _u(0x0)
#define SIO_TMDS_CTRL_INTERLEAVE_BITS _u(0x00800000)
#define SIO_TMDS_CTRL_INTERLEAVE_MSB _u(23)
#define SIO_TMDS_CTRL_INTERLEAVE_LSB _u(23)
#define SIO_TMDS_CTRL_INTERLEAVE_ACCESS "RW"
#define SIO_TMDS_CTRL_L2_NBITS_RESET _u(0x0)
#define SIO_TMDS_CTRL_L2_NBITS_BITS _u(0x001c0000)
#define SIO_TMDS_CTRL_L2_NBITS_MSB _u(20)
#define SIO_TMDS_CTRL_L2_NBITS_LSB _u(18)
#define SIO_TMDS_CTRL_L2_NBITS_ACCESS "RW"
#define SIO_TMDS_CTRL_L1_NBITS_RESET _u(0x0)
#define SIO_TMDS_CTRL_L1_NBITS_BITS _u(0x00038000)
#define SIO_TMDS_CTRL_L1_NBITS_MSB _u(17)
#define SIO_TMDS_CTRL_L1_NBITS_LSB _u(15)
#define SIO_TMDS_CTRL_L1_NBITS_ACCESS "RW"
#define SIO_TMDS_CTRL_L0_NBITS_RESET _u(0x0)
#define SIO_TMDS_CTRL_L0_NBITS_BITS _u(0x00007000)
#define SIO_TMDS_CTRL_L0_NBITS_MSB _u(14)
#define SIO_TMDS_CTRL_L0_NBITS_LSB _u(12)
#define SIO_TMDS_CTRL_L0_NBITS_ACCESS "RW"
#define SIO_TMDS_CTRL_L2_ROT_RESET _u(0x0)
#define SIO_TMDS_CTRL_L2_ROT_BITS _u(0x00000f00)
#define SIO_TMDS_CTRL_L2_ROT_MSB _u(11)
#define SIO_TMDS_CTRL_L2_ROT_LSB _u(8)
#define SIO_TMDS_CTRL_L2_ROT_ACCESS "RW"
#define SIO_TMDS_CTRL_L1_ROT_RESET _u(0x0)
#define SIO_TMDS_CTRL_L1_ROT_BITS _u(0x000000f0)
#define SIO_TMDS_CTRL_L1_ROT_MSB _u(7)
#define SIO_TMDS_CTRL_L1_ROT_LSB _u(4)
#define SIO_TMDS_CTRL_L1_ROT_ACCESS "RW"
#define SIO_TMDS_CTRL_L0_ROT_RESET _u(0x0)
#define SIO_TMDS_CTRL_L0_ROT_BITS _u(0x0000000f)
#define SIO_TMDS_CTRL_L0_ROT_MSB _u(3)
#define SIO_TMDS_CTRL_L0_ROT_LSB _u(0)
#define SIO_TMDS_CTRL_L0_ROT_ACCESS "RW"
#define SIO_TMDS_WDATA_OFFSET _u(0x000001c4)
#define SIO_TMDS_WDATA_BITS _u(0xffffffff)
#define SIO_TMDS_WDATA_RESET _u(0x00000000)
#define SIO_TMDS_WDATA_MSB _u(31)
#define SIO_TMDS_WDATA_LSB _u(0)
#define SIO_TMDS_WDATA_ACCESS "WO"
#define SIO_TMDS_PEEK_SINGLE_OFFSET _u(0x000001c8)
#define SIO_TMDS_PEEK_SINGLE_BITS _u(0xffffffff)
#define SIO_TMDS_PEEK_SINGLE_RESET _u(0x00000000)
#define SIO_TMDS_PEEK_SINGLE_MSB _u(31)
#define SIO_TMDS_PEEK_SINGLE_LSB _u(0)
#define SIO_TMDS_PEEK_SINGLE_ACCESS "RF"
#define SIO_TMDS_POP_SINGLE_OFFSET _u(0x000001cc)
#define SIO_TMDS_POP_SINGLE_BITS _u(0xffffffff)
#define SIO_TMDS_POP_SINGLE_RESET _u(0x00000000)
#define SIO_TMDS_POP_SINGLE_MSB _u(31)
#define SIO_TMDS_POP_SINGLE_LSB _u(0)
#define SIO_TMDS_POP_SINGLE_ACCESS "RF"
#define SIO_TMDS_PEEK_DOUBLE_L0_OFFSET _u(0x000001d0)
#define SIO_TMDS_PEEK_DOUBLE_L0_BITS _u(0xffffffff)
#define SIO_TMDS_PEEK_DOUBLE_L0_RESET _u(0x00000000)
#define SIO_TMDS_PEEK_DOUBLE_L0_MSB _u(31)
#define SIO_TMDS_PEEK_DOUBLE_L0_LSB _u(0)
#define SIO_TMDS_PEEK_DOUBLE_L0_ACCESS "RF"
#define SIO_TMDS_POP_DOUBLE_L0_OFFSET _u(0x000001d4)
#define SIO_TMDS_POP_DOUBLE_L0_BITS _u(0xffffffff)
#define SIO_TMDS_POP_DOUBLE_L0_RESET _u(0x00000000)
#define SIO_TMDS_POP_DOUBLE_L0_MSB _u(31)
#define SIO_TMDS_POP_DOUBLE_L0_LSB _u(0)
#define SIO_TMDS_POP_DOUBLE_L0_ACCESS "RF"
#define SIO_TMDS_PEEK_DOUBLE_L1_OFFSET _u(0x000001d8)
#define SIO_TMDS_PEEK_DOUBLE_L1_BITS _u(0xffffffff)
#define SIO_TMDS_PEEK_DOUBLE_L1_RESET _u(0x00000000)
#define SIO_TMDS_PEEK_DOUBLE_L1_MSB _u(31)
#define SIO_TMDS_PEEK_DOUBLE_L1_LSB _u(0)
#define SIO_TMDS_PEEK_DOUBLE_L1_ACCESS "RF"
#define SIO_TMDS_POP_DOUBLE_L1_OFFSET _u(0x000001dc)
#define SIO_TMDS_POP_DOUBLE_L1_BITS _u(0xffffffff)
#define SIO_TMDS_POP_DOUBLE_L1_RESET _u(0x00000000)
#define SIO_TMDS_POP_DOUBLE_L1_MSB _u(31)
#define SIO_TMDS_POP_DOUBLE_L1_LSB _u(0)
#define SIO_TMDS_POP_DOUBLE_L1_ACCESS "RF"
#define SIO_TMDS_PEEK_DOUBLE_L2_OFFSET _u(0x000001e0)
#define SIO_TMDS_PEEK_DOUBLE_L2_BITS _u(0xffffffff)
#define SIO_TMDS_PEEK_DOUBLE_L2_RESET _u(0x00000000)
#define SIO_TMDS_PEEK_DOUBLE_L2_MSB _u(31)
#define SIO_TMDS_PEEK_DOUBLE_L2_LSB _u(0)
#define SIO_TMDS_PEEK_DOUBLE_L2_ACCESS "RF"
#define SIO_TMDS_POP_DOUBLE_L2_OFFSET _u(0x000001e4)
#define SIO_TMDS_POP_DOUBLE_L2_BITS _u(0xffffffff)
#define SIO_TMDS_POP_DOUBLE_L2_RESET _u(0x00000000)
#define SIO_TMDS_POP_DOUBLE_L2_MSB _u(31)
#define SIO_TMDS_POP_DOUBLE_L2_LSB _u(0)
#define SIO_TMDS_POP_DOUBLE_L2_ACCESS "RF"
#define PICO_STACK_SIZE _u(0x800)
#define PICO_HEAP_SIZE _u(0x800)
#define PICO_NO_RAM_VECTOR_TABLE 0
#define PICO_USE_STACK_GUARDS 0
#define PICO_CLKDIV_ROUND_NEAREST 1
static inline void busy_wait_at_least_cycles(uint32_t minimum_cycles) {
    __asm volatile (".syntax unified\n" "1: subs %0, #3\n" "bcs 1b\n" : "+r" (minimum_cycles) : : "cc", "memory");
}
static __inline__ __attribute__((__always_inline__)) void __breakpoint(void) {
    __asm volatile (".syntax unified\n" "bkpt #0" : : : "memory");
}
__inline__ __attribute__((__always_inline__)) static uint get_core_num(void) {
    return (*(uint32_t *) (0xd0000000u + 0x00000000u));
}
static __inline__ __attribute__((__always_inline__)) uint __get_current_exception(void) {
    uint exception;
    __asm volatile (".syntax unified\n" "mrs %0, ipsr\n" "uxtb %0, %0\n" : "=l" (exception));
    return exception;
}
__inline__ __attribute__((__always_inline__)) static _Bool pico_processor_state_is_nonsecure(void) {
    uint32_t tt;
    __asm volatile (".syntax unified\n" "movs %0, #0\n" "tt %0, %0\n" : "=r" (tt) : : "cc");
    return !(tt & (1u << 22));
}
uint8_t rp2350_chip_version(void);
static inline uint8_t rp2040_chip_version(void) {
    return 2;
}
static inline uint8_t rp2040_rom_version(void) {
    
#pragma GCC diagnostic push
    
#pragma GCC diagnostic ignored "-Warray-bounds"
    return *(uint8_t*)0x13;
    
#pragma GCC diagnostic pop
}
__inline__ __attribute__((__always_inline__)) static int32_t __mul_instruction(int32_t a, int32_t b) {
    __asm (".syntax unified\n" "muls %0, %1" : "+l" (a) : "l" (b) : "cc");
    return a;
}
#define __fast_mul(a,b) __builtin_choose_expr(__builtin_constant_p(b) && !__builtin_constant_p(a), (__builtin_popcount(b) >= 2 ? __mul_instruction(a,b) : (a)*(b)), (a)*(b))
#define _PICO_ERROR_H 
enum pico_error_codes {
    PICO_OK = 0,
    PICO_ERROR_NONE = 0,
    PICO_ERROR_GENERIC = -1,
    PICO_ERROR_TIMEOUT = -2,
    PICO_ERROR_NO_DATA = -3,
    PICO_ERROR_NOT_PERMITTED = -4,
    PICO_ERROR_INVALID_ARG = -5,
    PICO_ERROR_IO = -6,
    PICO_ERROR_BADAUTH = -7,
    PICO_ERROR_CONNECT_FAILED = -8,
    PICO_ERROR_INSUFFICIENT_RESOURCES = -9,
    PICO_ERROR_INVALID_ADDRESS = -10,
    PICO_ERROR_BAD_ALIGNMENT = -11,
    PICO_ERROR_INVALID_STATE = -12,
    PICO_ERROR_BUFFER_TOO_SMALL = -13,
    PICO_ERROR_PRECONDITION_NOT_MET = -14,
    PICO_ERROR_MODIFIED_DATA = -15,
    PICO_ERROR_INVALID_DATA = -16,
    PICO_ERROR_NOT_FOUND = -17,
    PICO_ERROR_UNSUPPORTED_MODIFICATION = -18,
    PICO_ERROR_LOCK_REQUIRED = -19,
    PICO_ERROR_VERSION_MISMATCH = -20,
    PICO_ERROR_RESOURCE_IN_USE = -21
};
#define LWIP_PLATFORM_ASSERT(x) panic(x)
#define _PICO_RAND_H 
#define PICO_RAND_ENTROPY_SRC_TRNG 1
#define PICO_RAND_ENTROPY_SRC_TIME 1
#define PICO_RAND_SEED_ENTROPY_SRC_ROSC PICO_RAND_ENTROPY_SRC_ROSC
#define PICO_RAND_SEED_ENTROPY_SRC_TRNG PICO_RAND_ENTROPY_SRC_TRNG
#define PICO_RAND_SEED_ENTROPY_SRC_TIME PICO_RAND_ENTROPY_SRC_TIME
#define PICO_RAND_SEED_ENTROPY_SRC_BUS_PERF_COUNTER PICO_RAND_ENTROPY_SRC_BUS_PERF_COUNTER
#define PICO_RAND_SEED_ENTROPY_SRC_BOOT_RANDOM 1
#define PICO_RAND_SEED_ENTROPY_SRC_BOARD_ID (!PICO_RAND_SEED_ENTROPY_SRC_BOOT_RANDOM)
#define PICO_RAND_ROSC_BIT_SAMPLE_COUNT 1
#define PICO_RAND_MIN_ROSC_BIT_SAMPLE_TIME_US 10u
#define PICO_RAND_BUS_PERF_COUNTER_EVENT arbiter_sram5_perf_event_access
#define PICO_RAND_RAM_HASH_END SRAM_END
#define PICO_RAND_RAM_HASH_START (PICO_RAND_RAM_HASH_END - 1024u)
typedef struct rng_128 {
    uint64_t r[2];
} rng_128_t;
void get_rand_128(rng_128_t *rand128);
uint64_t get_rand_64(void);
uint32_t get_rand_32(void);
#define LWIP_RAND() get_rand_32()
#define LWIP_PLATFORM_DIAG(x) do {printf x;} while(0)
#define _STDIO_H_ 
#define _FSTDIO 
#define __need_size_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define __need___va_list 
#undef __need___va_list
#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;
typedef __gnuc_va_list va_list;
#define _VA_LIST_DEFINED 

typedef __FILE FILE;
#define __FILE_defined 
typedef _fpos_t fpos_t;
#define _NEWLIB_STDIO_H 
#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))
#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))
#define __SLBF 0x0001
#define __SNBF 0x0002
#define __SRD 0x0004
#define __SWR 0x0008
#define __SRW 0x0010
#define __SEOF 0x0020
#define __SERR 0x0040
#define __SMBF 0x0080
#define __SAPP 0x0100
#define __SSTR 0x0200
#define __SOPT 0x0400
#define __SNPT 0x0800
#define __SOFF 0x1000
#define __SORD 0x2000
#define __SL64 0x8000
#define __SNLK 0x0001
#define __SWID 0x2000
#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2
#define EOF (-1)
#define BUFSIZ 1024
#define FOPEN_MAX 20
#define FILENAME_MAX 1024
#define L_tmpnam FILENAME_MAX
#define P_tmpdir "/tmp"
#define SEEK_SET 0
#define SEEK_CUR 1
#define SEEK_END 2
#define TMP_MAX 26
#define stdin _REENT_STDIN(_REENT)
#define stdout _REENT_STDOUT(_REENT)
#define stderr _REENT_STDERR(_REENT)
#define _stdin_r(x) _REENT_STDIN(x)
#define _stdout_r(x) _REENT_STDOUT(x)
#define _stderr_r(x) _REENT_STDERR(x)
#define __VALIST __gnuc_va_list
char * ctermid (char *);
FILE * tmpfile (void);
char * tmpnam (char *);
char * tempnam (const char *, const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));
int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fscanf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int printf (const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int scanf (const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int sscanf (const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void *restrict , size_t _size, size_t _n, FILE *);
int fgetpos (FILE *restrict, fpos_t *restrict);
int fseek (FILE *, long, int);
int fsetpos (FILE *, const fpos_t *);
long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);
FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int remove (const char *);
int rename (const char *, const char *);
int fseeko (FILE *, off_t, int);
off_t ftello (FILE *);
int snprintf (char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int asiprintf (char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
char * asniprintf (char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int diprintf (int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fiprintf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fiscanf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int iprintf (const char *, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int iscanf (const char *, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int siprintf (char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int siscanf (const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int sniprintf (char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vasiprintf (char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vdiprintf (int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiprintf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiscanf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int viprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int viscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsiprintf (char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vsiscanf (const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vsniprintf (char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
FILE * fdopen (int, const char *);
int fileno (FILE *);
int pclose (FILE *);
FILE * popen (const char *, const char *);
void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);
int getw (FILE *);
int putw (int, FILE *);
int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
int dprintf (int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
FILE * fmemopen (void *restrict, size_t, const char *restrict);
FILE * open_memstream (char **, size_t *);
int vdprintf (int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int renameat (int, const char *, int, const char *);
int _asiprintf_r (struct _reent *, char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _diprintf_r (struct _reent *, int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _dprintf_r (struct _reent *, int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);
int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);
int _fiprintf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fiscanf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _iscanf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *,
      const char *_old, const char *_new);
int _scanf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int _siprintf_r (struct _reent *, char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _siscanf_r (struct _reent *, const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);
void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void *restrict , size_t _size, size_t _n, FILE *);
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
FILE *funopen (const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
FILE *_funopen_r (struct _reent *, const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
#define fropen(__cookie,__fn) funopen(__cookie, __fn, NULL, NULL, NULL)
#define fwopen(__cookie,__fn) funopen(__cookie, NULL, __fn, NULL, NULL)
#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))
#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)
static __inline__ int __sputc_r(struct _reent *_ptr, int _c, FILE *_p) {
 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf_r(_ptr, _c, _p));
}
#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))
#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))
#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))
#define __sfileno(p) ((p)->_file)
#define feof(p) __sfeof(p)
#define ferror(p) __sferror(p)
#define clearerr(p) __sclearerr(p)
#define feof_unlocked(p) __sfeof(p)
#define ferror_unlocked(p) __sferror(p)
#define clearerr_unlocked(p) __sclearerr(p)
static __inline int
_getchar_unlocked(void)
{
 struct _reent *_ptr;
 _ptr = _impure_ptr;
 return ((--(((_ptr)->_stdin))->_r < 0 ? __srget_r(_ptr, ((_ptr)->_stdin)) : (int)(*(((_ptr)->_stdin))->_p++)));
}
static __inline int
_putchar_unlocked(int _c)
{
 struct _reent *_ptr;
 _ptr = _impure_ptr;
 return (__sputc_r(_ptr, _c, ((_ptr)->_stdout)));
}
#define getchar_unlocked() _getchar_unlocked()
#define putchar_unlocked(_c) _putchar_unlocked(_c)
#define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))
#define L_ctermid 16

#define _STDLIB_H_ 
#define __need_size_t 
#define __need_wchar_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _MACHSTDLIB_H_ 
#define _NEWLIB_ALLOCA_H 
#undef alloca
#define alloca(size) __builtin_alloca(size)

typedef struct
{
  int quot;
  int rem;
} div_t;
typedef struct
{
  long quot;
  long rem;
} ldiv_t;
typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;
#define __compar_fn_t_defined 
typedef int (*__compar_fn_t) (const void *, const void *);
#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0
#define RAND_MAX __RAND_MAX
int __locale_mb_cur_max (void);
#define MB_CUR_MAX __locale_mb_cur_max()
void abort (void) __attribute__ ((__noreturn__));
int abs (int);
__uint32_t arc4random (void);
__uint32_t arc4random_uniform (__uint32_t);
void arc4random_buf (void *, size_t);
int atexit (void (*__func)(void));
double atof (const char *__nptr);
float atoff (const char *__nptr);
int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void *__key,
         const void *__base,
         size_t __nmemb,
         size_t __size,
         __compar_fn_t _compar);
void *calloc(size_t, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__))
      __attribute__((__alloc_size__(1, 2))) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);
char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);
extern char *suboptarg;
int getsubopt (char **, char * const *, char **);
long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void *malloc(size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(1))) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);
char * mkdtemp (char *);
int mkstemp (char *);
int mkstemps (char *, int);
char * mktemp (char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);
char * _mktemp_r (struct _reent *, char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
void qsort (void *__base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void *realloc(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2))) ;
void *reallocarray(void *, size_t, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2, 3)));
void *reallocf(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2)));
char * realpath (const char *restrict path, char *restrict resolved_path);
int rpmatch (const char *response);
void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);
float strtof (const char *restrict __n, char **restrict __end_PTR);
#define strtodf strtof
long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
int system (const char *__string);
long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);
int on_exit (void (*__func)(int, void *),void *__arg);
void _Exit (int __status) __attribute__ ((__noreturn__));
int putenv (char *__string);
int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);
int setenv (const char *__string, const char *__value, int __overwrite);
int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);
char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);
char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);
int rand_r (unsigned *__seed);
double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);
char * initstate (unsigned, char *, size_t);
long random (void);
char * setstate (char *);
void srandom (unsigned);
long long atoll (const char *__nptr);
long long _atoll_r (struct _reent *, const char *__nptr);
long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);
long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);
void cfree (void *);
int unsetenv (const char *__string);
int _unsetenv_r (struct _reent *, const char *__string);
int posix_memalign (void **, size_t, size_t) __attribute__((__nonnull__ (1)))
     __attribute__((__warn_unused_result__));
char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);
void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);
int _system_r (struct _reent *, const char *);
void __eprintf (const char *, const char *, unsigned int, const char *);
void qsort_r (void *__base, size_t __nmemb, size_t __size, void *__thunk, int (*_compar)(void *, const void *, const void *))
             __asm__ ("" "__bsd_qsort_r");
extern long double _strtold_r (struct _reent *, const char *restrict, char **restrict);
extern long double strtold (const char *restrict, char **restrict);
void * aligned_alloc(size_t, size_t) __attribute__((__malloc__)) __attribute__((__alloc_align__(1)))
     __attribute__((__alloc_size__(2))) __attribute__((__warn_unused_result__));
int at_quick_exit(void (*)(void));
_Noreturn void
 quick_exit(int);

#define LWIP_NO_STDDEF_H 0
#define LWIP_NO_STDINT_H 0
#define LWIP_HAVE_INT64 1
typedef uint8_t u8_t;
typedef int8_t s8_t;
typedef uint16_t u16_t;
typedef int16_t s16_t;
typedef uint32_t u32_t;
typedef int32_t s32_t;
typedef uint64_t u64_t;
typedef int64_t s64_t;
typedef uintptr_t mem_ptr_t;
#define LWIP_NO_INTTYPES_H 0
#define _INTTYPES_H 
#define __need_wchar_t 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define __STRINGIFY(a) #a
#define __PRI8(x) __INT8 __STRINGIFY(x)
#define __PRI8LEAST(x) __LEAST8 __STRINGIFY(x)
#define __PRI8FAST(x) __FAST8 __STRINGIFY(x)
#define __SCN8(x) __INT8 __STRINGIFY(x)
#define __SCN8LEAST(x) __LEAST8 __STRINGIFY(x)
#define __SCN8FAST(x) __FAST8 __STRINGIFY(x)
#define PRId8 __PRI8(d)
#define PRIi8 __PRI8(i)
#define PRIo8 __PRI8(o)
#define PRIu8 __PRI8(u)
#define PRIx8 __PRI8(x)
#define PRIX8 __PRI8(X)
#define SCNd8 __SCN8(d)
#define SCNi8 __SCN8(i)
#define SCNo8 __SCN8(o)
#define SCNu8 __SCN8(u)
#define SCNx8 __SCN8(x)
#define PRIdLEAST8 __PRI8LEAST(d)
#define PRIiLEAST8 __PRI8LEAST(i)
#define PRIoLEAST8 __PRI8LEAST(o)
#define PRIuLEAST8 __PRI8LEAST(u)
#define PRIxLEAST8 __PRI8LEAST(x)
#define PRIXLEAST8 __PRI8LEAST(X)
#define SCNdLEAST8 __SCN8LEAST(d)
#define SCNiLEAST8 __SCN8LEAST(i)
#define SCNoLEAST8 __SCN8LEAST(o)
#define SCNuLEAST8 __SCN8LEAST(u)
#define SCNxLEAST8 __SCN8LEAST(x)
#define PRIdFAST8 __PRI8FAST(d)
#define PRIiFAST8 __PRI8FAST(i)
#define PRIoFAST8 __PRI8FAST(o)
#define PRIuFAST8 __PRI8FAST(u)
#define PRIxFAST8 __PRI8FAST(x)
#define PRIXFAST8 __PRI8FAST(X)
#define SCNdFAST8 __SCN8FAST(d)
#define SCNiFAST8 __SCN8FAST(i)
#define SCNoFAST8 __SCN8FAST(o)
#define SCNuFAST8 __SCN8FAST(u)
#define SCNxFAST8 __SCN8FAST(x)
#define __PRI16(x) __INT16 __STRINGIFY(x)
#define __PRI16LEAST(x) __LEAST16 __STRINGIFY(x)
#define __PRI16FAST(x) __FAST16 __STRINGIFY(x)
#define __SCN16(x) __INT16 __STRINGIFY(x)
#define __SCN16LEAST(x) __LEAST16 __STRINGIFY(x)
#define __SCN16FAST(x) __FAST16 __STRINGIFY(x)
#define PRId16 __PRI16(d)
#define PRIi16 __PRI16(i)
#define PRIo16 __PRI16(o)
#define PRIu16 __PRI16(u)
#define PRIx16 __PRI16(x)
#define PRIX16 __PRI16(X)
#define SCNd16 __SCN16(d)
#define SCNi16 __SCN16(i)
#define SCNo16 __SCN16(o)
#define SCNu16 __SCN16(u)
#define SCNx16 __SCN16(x)
#define PRIdLEAST16 __PRI16LEAST(d)
#define PRIiLEAST16 __PRI16LEAST(i)
#define PRIoLEAST16 __PRI16LEAST(o)
#define PRIuLEAST16 __PRI16LEAST(u)
#define PRIxLEAST16 __PRI16LEAST(x)
#define PRIXLEAST16 __PRI16LEAST(X)
#define SCNdLEAST16 __SCN16LEAST(d)
#define SCNiLEAST16 __SCN16LEAST(i)
#define SCNoLEAST16 __SCN16LEAST(o)
#define SCNuLEAST16 __SCN16LEAST(u)
#define SCNxLEAST16 __SCN16LEAST(x)
#define PRIdFAST16 __PRI16FAST(d)
#define PRIiFAST16 __PRI16FAST(i)
#define PRIoFAST16 __PRI16FAST(o)
#define PRIuFAST16 __PRI16FAST(u)
#define PRIxFAST16 __PRI16FAST(x)
#define PRIXFAST16 __PRI16FAST(X)
#define SCNdFAST16 __SCN16FAST(d)
#define SCNiFAST16 __SCN16FAST(i)
#define SCNoFAST16 __SCN16FAST(o)
#define SCNuFAST16 __SCN16FAST(u)
#define SCNxFAST16 __SCN16FAST(x)
#define __PRI32(x) __INT32 __STRINGIFY(x)
#define __SCN32(x) __INT32 __STRINGIFY(x)
#define __PRI32LEAST(x) __LEAST32 __STRINGIFY(x)
#define __SCN32LEAST(x) __LEAST32 __STRINGIFY(x)
#define __PRI32FAST(x) __FAST32 __STRINGIFY(x)
#define __SCN32FAST(x) __FAST32 __STRINGIFY(x)
#define PRId32 __PRI32(d)
#define PRIi32 __PRI32(i)
#define PRIo32 __PRI32(o)
#define PRIu32 __PRI32(u)
#define PRIx32 __PRI32(x)
#define PRIX32 __PRI32(X)
#define SCNd32 __SCN32(d)
#define SCNi32 __SCN32(i)
#define SCNo32 __SCN32(o)
#define SCNu32 __SCN32(u)
#define SCNx32 __SCN32(x)
#define PRIdLEAST32 __PRI32LEAST(d)
#define PRIiLEAST32 __PRI32LEAST(i)
#define PRIoLEAST32 __PRI32LEAST(o)
#define PRIuLEAST32 __PRI32LEAST(u)
#define PRIxLEAST32 __PRI32LEAST(x)
#define PRIXLEAST32 __PRI32LEAST(X)
#define SCNdLEAST32 __SCN32LEAST(d)
#define SCNiLEAST32 __SCN32LEAST(i)
#define SCNoLEAST32 __SCN32LEAST(o)
#define SCNuLEAST32 __SCN32LEAST(u)
#define SCNxLEAST32 __SCN32LEAST(x)
#define PRIdFAST32 __PRI32FAST(d)
#define PRIiFAST32 __PRI32FAST(i)
#define PRIoFAST32 __PRI32FAST(o)
#define PRIuFAST32 __PRI32FAST(u)
#define PRIxFAST32 __PRI32FAST(x)
#define PRIXFAST32 __PRI32FAST(X)
#define SCNdFAST32 __SCN32FAST(d)
#define SCNiFAST32 __SCN32FAST(i)
#define SCNoFAST32 __SCN32FAST(o)
#define SCNuFAST32 __SCN32FAST(u)
#define SCNxFAST32 __SCN32FAST(x)
#define __PRI64(x) __INT64 __STRINGIFY(x)
#define __SCN64(x) __INT64 __STRINGIFY(x)
#define __PRI64LEAST(x) __LEAST64 __STRINGIFY(x)
#define __SCN64LEAST(x) __LEAST64 __STRINGIFY(x)
#define __PRI64FAST(x) __FAST64 __STRINGIFY(x)
#define __SCN64FAST(x) __FAST64 __STRINGIFY(x)
#define PRId64 __PRI64(d)
#define PRIi64 __PRI64(i)
#define PRIo64 __PRI64(o)
#define PRIu64 __PRI64(u)
#define PRIx64 __PRI64(x)
#define PRIX64 __PRI64(X)
#define SCNd64 __SCN64(d)
#define SCNi64 __SCN64(i)
#define SCNo64 __SCN64(o)
#define SCNu64 __SCN64(u)
#define SCNx64 __SCN64(x)
#define PRIdLEAST64 __PRI64LEAST(d)
#define PRIiLEAST64 __PRI64LEAST(i)
#define PRIoLEAST64 __PRI64LEAST(o)
#define PRIuLEAST64 __PRI64LEAST(u)
#define PRIxLEAST64 __PRI64LEAST(x)
#define PRIXLEAST64 __PRI64LEAST(X)
#define SCNdLEAST64 __SCN64LEAST(d)
#define SCNiLEAST64 __SCN64LEAST(i)
#define SCNoLEAST64 __SCN64LEAST(o)
#define SCNuLEAST64 __SCN64LEAST(u)
#define SCNxLEAST64 __SCN64LEAST(x)
#define PRIdFAST64 __PRI64FAST(d)
#define PRIiFAST64 __PRI64FAST(i)
#define PRIoFAST64 __PRI64FAST(o)
#define PRIuFAST64 __PRI64FAST(u)
#define PRIxFAST64 __PRI64FAST(x)
#define PRIXFAST64 __PRI64FAST(X)
#define SCNdFAST64 __SCN64FAST(d)
#define SCNiFAST64 __SCN64FAST(i)
#define SCNoFAST64 __SCN64FAST(o)
#define SCNuFAST64 __SCN64FAST(u)
#define SCNxFAST64 __SCN64FAST(x)
#define __PRIMAX(x) __STRINGIFY(ll ##x)
#define __SCNMAX(x) __STRINGIFY(ll ##x)
#define PRIdMAX __PRIMAX(d)
#define PRIiMAX __PRIMAX(i)
#define PRIoMAX __PRIMAX(o)
#define PRIuMAX __PRIMAX(u)
#define PRIxMAX __PRIMAX(x)
#define PRIXMAX __PRIMAX(X)
#define SCNdMAX __SCNMAX(d)
#define SCNiMAX __SCNMAX(i)
#define SCNoMAX __SCNMAX(o)
#define SCNuMAX __SCNMAX(u)
#define SCNxMAX __SCNMAX(x)
#define __PRIPTR(x) __STRINGIFY(x)
#define __SCNPTR(x) __STRINGIFY(x)
#define PRIdPTR __PRIPTR(d)
#define PRIiPTR __PRIPTR(i)
#define PRIoPTR __PRIPTR(o)
#define PRIuPTR __PRIPTR(u)
#define PRIxPTR __PRIPTR(x)
#define PRIXPTR __PRIPTR(X)
#define SCNdPTR __SCNPTR(d)
#define SCNiPTR __SCNPTR(i)
#define SCNoPTR __SCNPTR(o)
#define SCNuPTR __SCNPTR(u)
#define SCNxPTR __SCNPTR(x)
typedef struct {
  intmax_t quot;
  intmax_t rem;
} imaxdiv_t;
struct _reent;
extern intmax_t imaxabs(intmax_t);
extern imaxdiv_t imaxdiv(intmax_t __numer, intmax_t __denomer);
extern intmax_t strtoimax(const char *restrict, char **restrict, int);
extern intmax_t _strtoimax_r(struct _reent *, const char *restrict, char **restrict, int);
extern uintmax_t strtoumax(const char *restrict, char **restrict, int);
extern uintmax_t _strtoumax_r(struct _reent *, const char *restrict, char **restrict, int);
extern intmax_t wcstoimax(const wchar_t *restrict, wchar_t **restrict, int);
extern intmax_t _wcstoimax_r(struct _reent *, const wchar_t *restrict, wchar_t **restrict, int);
extern uintmax_t wcstoumax(const wchar_t *restrict, wchar_t **restrict, int);
extern uintmax_t _wcstoumax_r(struct _reent *, const wchar_t *restrict, wchar_t **restrict, int);
extern intmax_t strtoimax_l(const char *restrict, char **_restrict, int, locale_t);
extern uintmax_t strtoumax_l(const char *restrict, char **_restrict, int, locale_t);
extern intmax_t wcstoimax_l(const wchar_t *restrict, wchar_t **_restrict, int, locale_t);
extern uintmax_t wcstoumax_l(const wchar_t *restrict, wchar_t **_restrict, int, locale_t);
#define X8_F "02" PRIx8
#define U16_F PRIu16
#define S16_F PRId16
#define X16_F PRIx16
#define U32_F PRIu32
#define S32_F PRId32
#define X32_F PRIx32
#define SZT_F PRIuPTR
#define LWIP_NO_LIMITS_H 0
#define _GCC_LIMITS_H_ 
#define _GCC_NEXT_LIMITS_H 
#define _LIBC_LIMITS_H_ 1
#define _SYS_SYSLIMITS_H_ 
#define ARG_MAX 65536
#define CHILD_MAX 40
#define LINK_MAX 32767
#define MAX_CANON 255
#define MAX_INPUT 255
#define NAME_MAX 255
#define NGROUPS_MAX 16
#define OPEN_MAX 64
#define PATH_MAX 1024
#define PIPE_BUF 512
#define IOV_MAX 1024
#define BC_BASE_MAX 99
#define BC_DIM_MAX 2048
#define BC_SCALE_MAX 99
#define BC_STRING_MAX 1000
#define COLL_WEIGHTS_MAX 0
#define EXPR_NEST_MAX 32
#define LINE_MAX 2048
#define RE_DUP_MAX 255
#define MB_LEN_MAX _MB_LEN_MAX
#define NL_ARGMAX 32
#define _POSIX2_RE_DUP_MAX 255
#undef _GCC_NEXT_LIMITS_H
#define _LIMITS_H___ 
#undef CHAR_BIT
#define CHAR_BIT __CHAR_BIT__
#undef SCHAR_MIN
#define SCHAR_MIN (-SCHAR_MAX - 1)
#undef SCHAR_MAX
#define SCHAR_MAX __SCHAR_MAX__
#undef UCHAR_MAX
#define UCHAR_MAX (SCHAR_MAX * 2 + 1)
#undef CHAR_MIN
#define CHAR_MIN 0
#undef CHAR_MAX
#define CHAR_MAX UCHAR_MAX
#undef SHRT_MIN
#define SHRT_MIN (-SHRT_MAX - 1)
#undef SHRT_MAX
#define SHRT_MAX __SHRT_MAX__
#undef USHRT_MAX
#define USHRT_MAX (SHRT_MAX * 2 + 1)
#undef INT_MIN
#define INT_MIN (-INT_MAX - 1)
#undef INT_MAX
#define INT_MAX __INT_MAX__
#undef UINT_MAX
#define UINT_MAX (INT_MAX * 2U + 1U)
#undef LONG_MIN
#define LONG_MIN (-LONG_MAX - 1L)
#undef LONG_MAX
#define LONG_MAX __LONG_MAX__
#undef ULONG_MAX
#define ULONG_MAX (LONG_MAX * 2UL + 1UL)
#undef LLONG_MIN
#define LLONG_MIN (-LLONG_MAX - 1LL)
#undef LLONG_MAX
#define LLONG_MAX __LONG_LONG_MAX__
#undef ULLONG_MAX
#define ULLONG_MAX (LLONG_MAX * 2ULL + 1ULL)
#undef LONG_LONG_MIN
#define LONG_LONG_MIN (-LONG_LONG_MAX - 1LL)
#undef LONG_LONG_MAX
#define LONG_LONG_MAX __LONG_LONG_MAX__
#undef ULONG_LONG_MAX
#define ULONG_LONG_MAX (LONG_LONG_MAX * 2ULL + 1ULL)
typedef int ssize_t;
#define SSIZE_MAX INT_MAX
#define LWIP_UINT32_MAX 0xffffffff
#define LWIP_NO_CTYPE_H 0
#define _CTYPE_H_ 

int isalnum (int __c);
int isalpha (int __c);
int iscntrl (int __c);
int isdigit (int __c);
int isgraph (int __c);
int islower (int __c);
int isprint (int __c);
int ispunct (int __c);
int isspace (int __c);
int isupper (int __c);
int isxdigit (int __c);
int tolower (int __c);
int toupper (int __c);
int isblank (int __c);
int isascii (int __c);
int toascii (int __c);
#define _tolower(__c) ((unsigned char)(__c) - 'A' + 'a')
#define _toupper(__c) ((unsigned char)(__c) - 'a' + 'A')
extern int isalnum_l (int __c, locale_t __l);
extern int isalpha_l (int __c, locale_t __l);
extern int isblank_l (int __c, locale_t __l);
extern int iscntrl_l (int __c, locale_t __l);
extern int isdigit_l (int __c, locale_t __l);
extern int isgraph_l (int __c, locale_t __l);
extern int islower_l (int __c, locale_t __l);
extern int isprint_l (int __c, locale_t __l);
extern int ispunct_l (int __c, locale_t __l);
extern int isspace_l (int __c, locale_t __l);
extern int isupper_l (int __c, locale_t __l);
extern int isxdigit_l(int __c, locale_t __l);
extern int tolower_l (int __c, locale_t __l);
extern int toupper_l (int __c, locale_t __l);
extern int isascii_l (int __c, locale_t __l);
extern int toascii_l (int __c, locale_t __l);
#define _U 01
#define _L 02
#define _N 04
#define _S 010
#define _P 020
#define _C 040
#define _X 0100
#define _B 0200
extern const char _ctype_[];
#define __locale_ctype_ptr() _ctype_
#define __CTYPE_PTR (__locale_ctype_ptr ())
#define __ctype_lookup(__c) ((__CTYPE_PTR+sizeof(""[__c]))[(int)(__c)])
#define isalpha(__c) (__ctype_lookup(__c)&(_U|_L))
#define isupper(__c) ((__ctype_lookup(__c)&(_U|_L))==_U)
#define islower(__c) ((__ctype_lookup(__c)&(_U|_L))==_L)
#define isdigit(__c) (__ctype_lookup(__c)&_N)
#define isxdigit(__c) (__ctype_lookup(__c)&(_X|_N))
#define isspace(__c) (__ctype_lookup(__c)&_S)
#define ispunct(__c) (__ctype_lookup(__c)&_P)
#define isalnum(__c) (__ctype_lookup(__c)&(_U|_L|_N))
#define isprint(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N|_B))
#define isgraph(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N))
#define iscntrl(__c) (__ctype_lookup(__c)&_C)
#define isblank(__c) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup(__x)&_B) || (int) (__x) == '\t';})
static __inline const char *
__locale_ctype_ptr_l(locale_t _l)
{
 (void)_l;
 return _ctype_;
}
#define __ctype_lookup_l(__c,__l) ((__locale_ctype_ptr_l(__l)+sizeof(""[__c]))[(int)(__c)])
#define isalpha_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_U|_L))
#define isupper_l(__c,__l) ((__ctype_lookup_l(__c,__l)&(_U|_L))==_U)
#define islower_l(__c,__l) ((__ctype_lookup_l(__c,__l)&(_U|_L))==_L)
#define isdigit_l(__c,__l) (__ctype_lookup_l(__c,__l)&_N)
#define isxdigit_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_X|_N))
#define isspace_l(__c,__l) (__ctype_lookup_l(__c,__l)&_S)
#define ispunct_l(__c,__l) (__ctype_lookup_l(__c,__l)&_P)
#define isalnum_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_U|_L|_N))
#define isprint_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_P|_U|_L|_N|_B))
#define isgraph_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_P|_U|_L|_N))
#define iscntrl_l(__c,__l) (__ctype_lookup_l(__c,__l)&_C)
#define isblank_l(__c,__l) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup_l(__x,__l)&_B) || (int) (__x) == '\t';})
#define isascii(__c) ((unsigned)(__c)<=0177)
#define toascii(__c) ((__c)&0177)
#define isascii_l(__c,__l) ((__l),(unsigned)(__c)<=0177)
#define toascii_l(__c,__l) ((__l),(__c)&0177)
#define toupper(__c) __extension__ ({ __typeof__ (__c) __x = (__c); islower (__x) ? (int) __x - 'a' + 'A' : (int) __x;})
#define tolower(__c) __extension__ ({ __typeof__ (__c) __x = (__c); isupper (__x) ? (int) __x - 'A' + 'a' : (int) __x;})

#define lwip_isdigit(c) isdigit((unsigned char)(c))
#define lwip_isxdigit(c) isxdigit((unsigned char)(c))
#define lwip_islower(c) islower((unsigned char)(c))
#define lwip_isspace(c) isspace((unsigned char)(c))
#define lwip_isupper(c) isupper((unsigned char)(c))
#define lwip_tolower(c) tolower((unsigned char)(c))
#define lwip_toupper(c) toupper((unsigned char)(c))
#define LWIP_CONST_CAST(target_type,val) ((target_type)((ptrdiff_t)val))
#define LWIP_ALIGNMENT_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_PTR_NUMERIC_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_PACKED_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_DECLARE_MEMORY_ALIGNED(variable_name,size) u8_t variable_name[LWIP_MEM_ALIGN_BUFFER(size)]
#define LWIP_MEM_ALIGN_SIZE(size) (((size) + MEM_ALIGNMENT - 1U) & ~(MEM_ALIGNMENT-1U))
#define LWIP_MEM_ALIGN_BUFFER(size) (((size) + MEM_ALIGNMENT - 1U))
#define LWIP_MEM_ALIGN(addr) ((void *)(((mem_ptr_t)(addr) + MEM_ALIGNMENT - 1) & ~(mem_ptr_t)(MEM_ALIGNMENT-1)))
#define PACK_STRUCT_FLD_8(x) PACK_STRUCT_FIELD(x)
#define PACK_STRUCT_FLD_S(x) PACK_STRUCT_FIELD(x)
#define LWIP_UNUSED_ARG(x) (void)x
#define LWIP_DBG_LEVEL_ALL 0x00
#define LWIP_DBG_LEVEL_WARNING 0x01
#define LWIP_DBG_LEVEL_SERIOUS 0x02
#define LWIP_DBG_LEVEL_SEVERE 0x03
#define LWIP_DBG_MASK_LEVEL 0x03
#define LWIP_DBG_LEVEL_OFF LWIP_DBG_LEVEL_ALL
#define LWIP_DBG_ON 0x80U
#define LWIP_DBG_OFF 0x00U
#define LWIP_DBG_TRACE 0x40U
#define LWIP_DBG_STATE 0x20U
#define LWIP_DBG_FRESH 0x10U
#define LWIP_DBG_HALT 0x08U
#define LWIP_ASSERT(message,assertion) do { if (!(assertion)) { LWIP_PLATFORM_ASSERT(message); }} while(0)
#define LWIP_PLATFORM_ERROR(message) 
#define LWIP_ERROR(message,expression,handler) do { if (!(expression)) { LWIP_PLATFORM_ERROR(message); handler;}} while(0)
#define LWIP_DEBUG_ENABLED(debug) 0
#define LWIP_DEBUGF(debug,message) 
#define LWIP_TIMERS 1
#define LWIP_TIMERS_CUSTOM 0
#define MEMCPY(dst,src,len) memcpy(dst,src,len)
#define SMEMCPY(dst,src,len) memcpy(dst,src,len)
#define MEMMOVE(dst,src,len) memmove(dst,src,len)
#define LWIP_MPU_COMPATIBLE 0
#define LWIP_TCPIP_CORE_LOCKING 1
#define LWIP_TCPIP_CORE_LOCKING_INPUT 0
#define SYS_LIGHTWEIGHT_PROT 1
#define LWIP_ASSERT_CORE_LOCKED() 
#define MEM_CUSTOM_ALLOCATOR 0
#define MEMP_MEM_MALLOC 0
#define MEMP_MEM_INIT 0
#define MEMP_OVERFLOW_CHECK 0
#define MEMP_SANITY_CHECK 0
#define MEM_OVERFLOW_CHECK 0
#define MEM_SANITY_CHECK 0
#define MEM_USE_POOLS 0
#define MEM_USE_POOLS_TRY_BIGGER_POOL 0
#define MEMP_USE_CUSTOM_POOLS 0
#define LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT 0
#define MEMP_NUM_PBUF 16
#define MEMP_NUM_RAW_PCB 4
#define MEMP_NUM_UDP_PCB 4
#define MEMP_NUM_TCP_PCB 5
#define MEMP_NUM_TCP_PCB_LISTEN 8
#define MEMP_NUM_ALTCP_PCB MEMP_NUM_TCP_PCB
#define MEMP_NUM_REASSDATA 5
#define MEMP_NUM_FRAG_PBUF 15
#define MEMP_NUM_IGMP_GROUP 8
#define LWIP_NUM_SYS_TIMEOUT_INTERNAL (LWIP_TCP + IP_REASSEMBLY + LWIP_ARP + (2*LWIP_DHCP) + LWIP_ACD + LWIP_IGMP + LWIP_DNS + PPP_NUM_TIMEOUTS + (LWIP_IPV6 * (1 + LWIP_IPV6_REASS + LWIP_IPV6_MLD + LWIP_IPV6_DHCP6)))
#define MEMP_NUM_SYS_TIMEOUT LWIP_NUM_SYS_TIMEOUT_INTERNAL
#define MEMP_NUM_NETBUF 2
#define MEMP_NUM_NETCONN 4
#define MEMP_NUM_SELECT_CB 4
#define MEMP_NUM_TCPIP_MSG_API 8
#define MEMP_NUM_TCPIP_MSG_INPKT 8
#define MEMP_NUM_NETDB 1
#define MEMP_NUM_LOCALHOSTLIST 1
#define MEMP_NUM_API_MSG MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_DNS_API_MSG MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_NETIFAPI_MSG MEMP_NUM_TCPIP_MSG_API
#define ARP_TABLE_SIZE 10
#define ARP_MAXAGE 300
#define ARP_QUEUEING 0
#define ARP_QUEUE_LEN 3
#define ETHARP_SUPPORT_VLAN 0
#define LWIP_VLAN_PCP 0
#define ETH_PAD_SIZE 0
#define ETHARP_SUPPORT_STATIC_ENTRIES 0
#define ETHARP_TABLE_MATCH_NETIF !LWIP_SINGLE_NETIF
#define IP_FORWARD 0
#define IP_REASSEMBLY 1
#define IP_FRAG 1
#define IP_OPTIONS_ALLOWED 1
#define IP_REASS_MAXAGE 15
#define IP_REASS_MAX_PBUFS 10
#define IP_DEFAULT_TTL 255
#define IP_SOF_BROADCAST 0
#define IP_SOF_BROADCAST_RECV 0
#define IP_FORWARD_ALLOW_TX_ON_RX_NETIF 0
#define ICMP_TTL IP_DEFAULT_TTL
#define LWIP_BROADCAST_PING 0
#define LWIP_MULTICAST_PING 0
#define RAW_TTL IP_DEFAULT_TTL
#define LWIP_DHCP_BOOTP_FILE 0
#define LWIP_DHCP_GET_NTP_SRV 0
#define LWIP_DHCP_MAX_NTP_SERVERS 1
#define LWIP_DHCP_MAX_DNS_SERVERS DNS_MAX_SERVERS
#define LWIP_DHCP_DISCOVER_ADD_HOSTNAME 1
#define LWIP_AUTOIP 0
#define LWIP_DHCP_AUTOIP_COOP 0
#define LWIP_DHCP_AUTOIP_COOP_TRIES 9
#define LWIP_ACD (LWIP_AUTOIP || LWIP_DHCP_DOES_ACD_CHECK)
#define LWIP_MIB2_CALLBACKS 0
#define LWIP_MULTICAST_TX_OPTIONS ((LWIP_IGMP || LWIP_IPV6_MLD) && (LWIP_UDP || LWIP_RAW))
#define LWIP_IGMP 0
#define DNS_TABLE_SIZE 4
#define DNS_MAX_NAME_LENGTH 256
#define DNS_MAX_SERVERS 2
#define DNS_MAX_RETRIES 4
#define DNS_DOES_NAME_CHECK 1
#define LWIP_DNS_SECURE (LWIP_DNS_SECURE_RAND_XID | LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING | LWIP_DNS_SECURE_RAND_SRC_PORT)
#define LWIP_DNS_SECURE_RAND_XID 1
#define LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING 2
#define LWIP_DNS_SECURE_RAND_SRC_PORT 4
#define DNS_LOCAL_HOSTLIST 0
#define DNS_LOCAL_HOSTLIST_IS_DYNAMIC 0
#define LWIP_DNS_SUPPORT_MDNS_QUERIES 0
#define LWIP_UDPLITE 0
#define UDP_TTL IP_DEFAULT_TTL
#define LWIP_NETBUF_RECVINFO 0
#define TCP_TTL IP_DEFAULT_TTL
#define TCP_MAXRTX 12
#define TCP_SYNMAXRTX 6
#define TCP_QUEUE_OOSEQ LWIP_TCP
#define LWIP_TCP_SACK_OUT 0
#define LWIP_TCP_MAX_SACK_NUM 4
#define TCP_CALCULATE_EFF_SEND_MSS 1
#define LWIP_TCP_RTO_TIME 3000
#define TCP_SNDLOWAT LWIP_MIN(LWIP_MAX(((TCP_SND_BUF)/2), (2 * TCP_MSS) + 1), (TCP_SND_BUF) - 1)
#define TCP_SNDQUEUELOWAT LWIP_MAX(((TCP_SND_QUEUELEN)/2), 5)
#define TCP_OOSEQ_MAX_BYTES 0
#define TCP_OOSEQ_MAX_PBUFS 0
#define TCP_LISTEN_BACKLOG 0
#define TCP_DEFAULT_LISTEN_BACKLOG 0xff
#define TCP_OVERSIZE TCP_MSS
#define LWIP_TCP_TIMESTAMPS 0
#define TCP_WND_UPDATE_THRESHOLD LWIP_MIN((TCP_WND / 4), (TCP_MSS * 4))
#define LWIP_EVENT_API 0
#define LWIP_CALLBACK_API 1
#define LWIP_WND_SCALE 0
#define TCP_RCV_SCALE 0
#define LWIP_TCP_PCB_NUM_EXT_ARGS 0
#define LWIP_ALTCP 0
#define LWIP_ALTCP_TLS 0
#define PBUF_LINK_HLEN (14 + ETH_PAD_SIZE)
#define PBUF_LINK_ENCAPSULATION_HLEN 0
#define PBUF_POOL_BUFSIZE LWIP_MEM_ALIGN_SIZE(TCP_MSS+PBUF_IP_HLEN+PBUF_TRANSPORT_HLEN+PBUF_LINK_ENCAPSULATION_HLEN+PBUF_LINK_HLEN)
#define LWIP_PBUF_REF_T u8_t
#define LWIP_PBUF_CUSTOM_DATA 
#define LWIP_PBUF_CUSTOM_DATA_INIT(p) 
#define LWIP_SINGLE_NETIF 0
#define LWIP_NETIF_API 0
#define LWIP_NETIF_EXT_STATUS_CALLBACK 0
#define LWIP_NETIF_REMOVE_CALLBACK 0
#define LWIP_NETIF_HWADDRHINT 0
#define LWIP_NUM_NETIF_CLIENT_DATA 0
#define LWIP_HAVE_LOOPIF (LWIP_NETIF_LOOPBACK && !LWIP_SINGLE_NETIF)
#define LWIP_LOOPIF_MULTICAST 0
#define LWIP_NETIF_LOOPBACK 0
#define LWIP_LOOPBACK_MAX_PBUFS 0
#define LWIP_NETIF_LOOPBACK_MULTITHREADING (!NO_SYS)
#define TCPIP_THREAD_NAME "tcpip_thread"
#define TCPIP_THREAD_STACKSIZE 0
#define TCPIP_THREAD_PRIO 1
#define TCPIP_MBOX_SIZE 0
#define LWIP_TCPIP_THREAD_ALIVE() 
#define SLIPIF_THREAD_NAME "slipif_loop"
#define SLIPIF_THREAD_STACKSIZE 0
#define SLIPIF_THREAD_PRIO 1
#define DEFAULT_THREAD_NAME "lwIP"
#define DEFAULT_THREAD_STACKSIZE 0
#define DEFAULT_THREAD_PRIO 1
#define DEFAULT_RAW_RECVMBOX_SIZE 0
#define DEFAULT_UDP_RECVMBOX_SIZE 0
#define DEFAULT_TCP_RECVMBOX_SIZE 0
#define DEFAULT_ACCEPTMBOX_SIZE 0
#define LWIP_TCPIP_TIMEOUT 0
#define LWIP_NETCONN_SEM_PER_THREAD 0
#define LWIP_NETCONN_FULLDUPLEX 0
#define LWIP_COMPAT_SOCKETS 1
#define LWIP_POSIX_SOCKETS_IO_NAMES 1
#define LWIP_SOCKET_OFFSET 0
#define LWIP_SOCKET_EXTERNAL_HEADERS 0
#define LWIP_SO_SNDTIMEO 0
#define LWIP_SO_RCVTIMEO 0
#define LWIP_SO_SNDRCVTIMEO_NONSTANDARD 0
#define LWIP_SO_RCVBUF 0
#define LWIP_SO_LINGER 0
#define RECV_BUFSIZE_DEFAULT INT_MAX
#define LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT 20000
#define SO_REUSE 0
#define SO_REUSE_RXTOALL 0
#define LWIP_FIONREAD_LINUXMODE 0
#define LWIP_SOCKET_SELECT 1
#define LWIP_SOCKET_POLL 1
#define ETHARP_STATS (LWIP_ARP)
#define IP_STATS 1
#define IPFRAG_STATS (IP_REASSEMBLY || IP_FRAG)
#define ICMP_STATS 1
#define IGMP_STATS (LWIP_IGMP)
#define UDP_STATS (LWIP_UDP)
#define TCP_STATS (LWIP_TCP)
#define IP6_STATS (LWIP_IPV6)
#define ICMP6_STATS (LWIP_IPV6 && LWIP_ICMP6)
#define IP6_FRAG_STATS (LWIP_IPV6 && (LWIP_IPV6_FRAG || LWIP_IPV6_REASS))
#define MLD6_STATS (LWIP_IPV6 && LWIP_IPV6_MLD)
#define ND6_STATS (LWIP_IPV6)
#define MIB2_STATS 0
#define LWIP_CHECKSUM_CTRL_PER_NETIF 0
#define CHECKSUM_GEN_IP 1
#define CHECKSUM_GEN_UDP 1
#define CHECKSUM_GEN_TCP 1
#define CHECKSUM_GEN_ICMP 1
#define CHECKSUM_GEN_ICMP6 1
#define CHECKSUM_CHECK_IP 1
#define CHECKSUM_CHECK_UDP 1
#define CHECKSUM_CHECK_TCP 1
#define CHECKSUM_CHECK_ICMP 1
#define CHECKSUM_CHECK_ICMP6 1
#define LWIP_CHECKSUM_ON_COPY 0
#define LWIP_IPV6 0
#define IPV6_REASS_MAXAGE 60
#define LWIP_IPV6_SCOPES (LWIP_IPV6 && !LWIP_SINGLE_NETIF)
#define LWIP_IPV6_SCOPES_DEBUG 0
#define LWIP_IPV6_NUM_ADDRESSES 3
#define LWIP_IPV6_FORWARD 0
#define LWIP_IPV6_FRAG 1
#define LWIP_IPV6_REASS LWIP_IPV6
#define LWIP_IPV6_SEND_ROUTER_SOLICIT LWIP_IPV6
#define LWIP_IPV6_AUTOCONFIG LWIP_IPV6
#define LWIP_IPV6_ADDRESS_LIFETIMES LWIP_IPV6_AUTOCONFIG
#define LWIP_IPV6_DUP_DETECT_ATTEMPTS 1
#define LWIP_ICMP6 LWIP_IPV6
#define LWIP_ICMP6_DATASIZE 0
#define LWIP_ICMP6_HL 255
#define LWIP_IPV6_MLD LWIP_IPV6
#define MEMP_NUM_MLD6_GROUP 4
#define LWIP_ND6_QUEUEING LWIP_IPV6
#define MEMP_NUM_ND6_QUEUE 20
#define LWIP_ND6_NUM_NEIGHBORS 10
#define LWIP_ND6_NUM_DESTINATIONS 10
#define LWIP_ND6_NUM_PREFIXES 5
#define LWIP_ND6_NUM_ROUTERS 3
#define LWIP_ND6_MAX_MULTICAST_SOLICIT 3
#define LWIP_ND6_MAX_UNICAST_SOLICIT 3
#define LWIP_ND6_MAX_ANYCAST_DELAY_TIME 1000
#define LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT 3
#define LWIP_ND6_REACHABLE_TIME 30000
#define LWIP_ND6_RETRANS_TIMER 1000
#define LWIP_ND6_DELAY_FIRST_PROBE_TIME 5000
#define LWIP_ND6_ALLOW_RA_UPDATES 1
#define LWIP_ND6_TCP_REACHABILITY_HINTS 1
#define LWIP_ND6_RDNSS_MAX_DNS_SERVERS 0
#define LWIP_IPV6_DHCP6 0
#define LWIP_IPV6_DHCP6_STATEFUL 0
#define LWIP_IPV6_DHCP6_STATELESS LWIP_IPV6_DHCP6
#define LWIP_DHCP6_GET_NTP_SRV 0
#define LWIP_DHCP6_MAX_NTP_SERVERS 1
#define LWIP_DHCP6_MAX_DNS_SERVERS DNS_MAX_SERVERS
#define LWIP_DBG_MIN_LEVEL LWIP_DBG_LEVEL_ALL
#define LWIP_DBG_TYPES_ON LWIP_DBG_ON
#define IGMP_DEBUG LWIP_DBG_OFF
#define TIMERS_DEBUG LWIP_DBG_OFF
#define AUTOIP_DEBUG LWIP_DBG_OFF
#define ACD_DEBUG LWIP_DBG_OFF
#define DNS_DEBUG LWIP_DBG_OFF
#define IP6_DEBUG LWIP_DBG_OFF
#define DHCP6_DEBUG LWIP_DBG_OFF
#define LWIP_TESTMODE 0
#define LWIP_PERF 0
#define LWIP_HDR_IP_ADDR_H 
#define LWIP_HDR_DEF_H 
#define PERF_START 
#define PERF_STOP(x) 
#define LWIP_MAX(x,y) (((x) > (y)) ? (x) : (y))
#define LWIP_MIN(x,y) (((x) < (y)) ? (x) : (y))
#define LWIP_ARRAYSIZE(x) (sizeof(x)/sizeof((x)[0]))
#define LWIP_MAKEU32(a,b,c,d) (((u32_t)((a) & 0xff) << 24) | ((u32_t)((b) & 0xff) << 16) | ((u32_t)((c) & 0xff) << 8) | (u32_t)((d) & 0xff))
u16_t lwip_htons(u16_t x);
#define lwip_ntohs(x) lwip_htons(x)
u32_t lwip_htonl(u32_t x);
#define lwip_ntohl(x) lwip_htonl(x)
#define PP_HTONS(x) ((u16_t)((((x) & (u16_t)0x00ffU) << 8) | (((x) & (u16_t)0xff00U) >> 8)))
#define PP_NTOHS(x) PP_HTONS(x)
#define PP_HTONL(x) ((((x) & (u32_t)0x000000ffUL) << 24) | (((x) & (u32_t)0x0000ff00UL) << 8) | (((x) & (u32_t)0x00ff0000UL) >> 8) | (((x) & (u32_t)0xff000000UL) >> 24))
#define PP_NTOHL(x) PP_HTONL(x)
#define htons(x) lwip_htons(x)
#define ntohs(x) lwip_ntohs(x)
#define htonl(x) lwip_htonl(x)
#define ntohl(x) lwip_ntohl(x)
void lwip_itoa(char* result, size_t bufsize, int number);
int lwip_strnicmp(const char* str1, const char* str2, size_t len);
int lwip_stricmp(const char* str1, const char* str2);
char* lwip_strnstr(const char* buffer, const char* token, size_t n);
char* lwip_strnistr(const char* buffer, const char* token, size_t n);
int lwip_memcmp_consttime(const void* s1, const void* s2, size_t len);
#define LWIP_HDR_IP4_ADDR_H 
struct ip4_addr {
  u32_t addr;
};
typedef struct ip4_addr ip4_addr_t;
struct netif;
#define IPADDR_NONE ((u32_t)0xffffffffUL)
#define IPADDR_LOOPBACK ((u32_t)0x7f000001UL)
#define IPADDR_ANY ((u32_t)0x00000000UL)
#define IPADDR_BROADCAST ((u32_t)0xffffffffUL)
#define IP_CLASSA(a) ((((u32_t)(a)) & 0x80000000UL) == 0)
#define IP_CLASSA_NET 0xff000000
#define IP_CLASSA_NSHIFT 24
#define IP_CLASSA_HOST (0xffffffff & ~IP_CLASSA_NET)
#define IP_CLASSA_MAX 128
#define IP_CLASSB(a) ((((u32_t)(a)) & 0xc0000000UL) == 0x80000000UL)
#define IP_CLASSB_NET 0xffff0000
#define IP_CLASSB_NSHIFT 16
#define IP_CLASSB_HOST (0xffffffff & ~IP_CLASSB_NET)
#define IP_CLASSB_MAX 65536
#define IP_CLASSC(a) ((((u32_t)(a)) & 0xe0000000UL) == 0xc0000000UL)
#define IP_CLASSC_NET 0xffffff00
#define IP_CLASSC_NSHIFT 8
#define IP_CLASSC_HOST (0xffffffff & ~IP_CLASSC_NET)
#define IP_CLASSD(a) (((u32_t)(a) & 0xf0000000UL) == 0xe0000000UL)
#define IP_CLASSD_NET 0xf0000000
#define IP_CLASSD_NSHIFT 28
#define IP_CLASSD_HOST 0x0fffffff
#define IP_MULTICAST(a) IP_CLASSD(a)
#define IP_EXPERIMENTAL(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)
#define IP_BADCLASS(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)
#define IP_LOOPBACKNET 127
#define IP4_ADDR(ipaddr,a,b,c,d) (ipaddr)->addr = PP_HTONL(LWIP_MAKEU32(a,b,c,d))
#define ip4_addr_copy(dest,src) ((dest).addr = (src).addr)
#define ip4_addr_set(dest,src) ((dest)->addr = ((src) == NULL ? 0 : (src)->addr))
#define ip4_addr_set_zero(ipaddr) ((ipaddr)->addr = 0)
#define ip4_addr_set_any(ipaddr) ((ipaddr)->addr = IPADDR_ANY)
#define ip4_addr_set_loopback(ipaddr) ((ipaddr)->addr = PP_HTONL(IPADDR_LOOPBACK))
#define ip4_addr_isloopback(ipaddr) (((ipaddr)->addr & PP_HTONL(IP_CLASSA_NET)) == PP_HTONL(((u32_t)IP_LOOPBACKNET) << 24))
#define ip4_addr_set_hton(dest,src) ((dest)->addr = ((src) == NULL ? 0: lwip_htonl((src)->addr)))
#define ip4_addr_set_u32(dest_ipaddr,src_u32) ((dest_ipaddr)->addr = (src_u32))
#define ip4_addr_get_u32(src_ipaddr) ((src_ipaddr)->addr)
#define ip4_addr_get_network(target,host,netmask) do { ((target)->addr = ((host)->addr) & ((netmask)->addr)); } while(0)
#define ip4_addr_netcmp(addr1,addr2,mask) ip4_addr_net_eq(addr1, addr2, mask)
#define ip4_addr_net_eq(addr1,addr2,mask) (((addr1)->addr & (mask)->addr) == ((addr2)->addr & (mask)->addr))
#define ip4_addr_cmp(addr1,addr2) ip4_addr_eq(addr1, addr2)
#define ip4_addr_eq(addr1,addr2) ((addr1)->addr == (addr2)->addr)
#define ip4_addr_isany_val(addr1) ((addr1).addr == IPADDR_ANY)
#define ip4_addr_isany(addr1) ((addr1) == NULL || ip4_addr_isany_val(*(addr1)))
#define ip4_addr_isbroadcast(addr1,netif) ip4_addr_isbroadcast_u32((addr1)->addr, netif)
u8_t ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif);
#define ip_addr_netmask_valid(netmask) ip4_addr_netmask_valid((netmask)->addr)
u8_t ip4_addr_netmask_valid(u32_t netmask);
#define ip4_addr_ismulticast(addr1) (((addr1)->addr & PP_HTONL(0xf0000000UL)) == PP_HTONL(0xe0000000UL))
#define ip4_addr_islinklocal(addr1) (((addr1)->addr & PP_HTONL(0xffff0000UL)) == PP_HTONL(0xa9fe0000UL))
#define ip4_addr_debug_print_parts(debug,a,b,c,d) LWIP_DEBUGF(debug, ("%" U16_F ".%" U16_F ".%" U16_F ".%" U16_F, a, b, c, d))
#define ip4_addr_debug_print(debug,ipaddr) ip4_addr_debug_print_parts(debug, (u16_t)((ipaddr) != NULL ? ip4_addr1_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr2_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr3_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr4_16(ipaddr) : 0))
#define ip4_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_parts(debug, ip4_addr1_16_val(ipaddr), ip4_addr2_16_val(ipaddr), ip4_addr3_16_val(ipaddr), ip4_addr4_16_val(ipaddr))
#define ip4_addr_get_byte(ipaddr,idx) (((const u8_t*)(&(ipaddr)->addr))[idx])
#define ip4_addr1(ipaddr) ip4_addr_get_byte(ipaddr, 0)
#define ip4_addr2(ipaddr) ip4_addr_get_byte(ipaddr, 1)
#define ip4_addr3(ipaddr) ip4_addr_get_byte(ipaddr, 2)
#define ip4_addr4(ipaddr) ip4_addr_get_byte(ipaddr, 3)
#define ip4_addr_get_byte_val(ipaddr,idx) ((u8_t)(((ipaddr).addr >> (idx * 8)) & 0xff))
#define ip4_addr1_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 0)
#define ip4_addr2_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 1)
#define ip4_addr3_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 2)
#define ip4_addr4_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 3)
#define ip4_addr1_16(ipaddr) ((u16_t)ip4_addr1(ipaddr))
#define ip4_addr2_16(ipaddr) ((u16_t)ip4_addr2(ipaddr))
#define ip4_addr3_16(ipaddr) ((u16_t)ip4_addr3(ipaddr))
#define ip4_addr4_16(ipaddr) ((u16_t)ip4_addr4(ipaddr))
#define ip4_addr1_16_val(ipaddr) ((u16_t)ip4_addr1_val(ipaddr))
#define ip4_addr2_16_val(ipaddr) ((u16_t)ip4_addr2_val(ipaddr))
#define ip4_addr3_16_val(ipaddr) ((u16_t)ip4_addr3_val(ipaddr))
#define ip4_addr4_16_val(ipaddr) ((u16_t)ip4_addr4_val(ipaddr))
#define IP4ADDR_STRLEN_MAX 16
#define ip_ntoa(ipaddr) ipaddr_ntoa(ipaddr)
u32_t ipaddr_addr(const char *cp);
int ip4addr_aton(const char *cp, ip4_addr_t *addr);
char *ip4addr_ntoa(const ip4_addr_t *addr);
char *ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen);
#define LWIP_HDR_IP6_ADDR_H 
enum lwip_ip_addr_type {
  IPADDR_TYPE_V4 = 0U,
  IPADDR_TYPE_V6 = 6U,
  IPADDR_TYPE_ANY = 46U
};
#define IP_ADDR_PCB_VERSION_MATCH(addr,pcb) 1
#define IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb,ipaddr) 1
#define ip_addr_set_any_val(is_ipv6,ipaddr) ip_addr_set_any(is_ipv6, &(ipaddr))
#define ip_addr_set_loopback_val(is_ipv6,ipaddr) ip_addr_set_loopback(is_ipv6, &(ipaddr))
typedef ip4_addr_t ip_addr_t;
#define IPADDR4_INIT(u32val) { u32val }
#define IPADDR4_INIT_BYTES(a,b,c,d) IPADDR4_INIT(PP_HTONL(LWIP_MAKEU32(a,b,c,d)))
#define IP_IS_V4_VAL(ipaddr) 1
#define IP_IS_V6_VAL(ipaddr) 0
#define IP_IS_V4(ipaddr) 1
#define IP_IS_V6(ipaddr) 0
#define IP_IS_ANY_TYPE_VAL(ipaddr) 0
#define IP_SET_TYPE_VAL(ipaddr,iptype) 
#define IP_SET_TYPE(ipaddr,iptype) 
#define IP_GET_TYPE(ipaddr) IPADDR_TYPE_V4
#define IP_ADDR_RAW_SIZE(ipaddr) sizeof(ip4_addr_t)
#define ip_2_ip4(ipaddr) (ipaddr)
#define IP_ADDR4(ipaddr,a,b,c,d) IP4_ADDR(ipaddr,a,b,c,d)
#define ip_addr_copy(dest,src) ip4_addr_copy(dest, src)
#define ip_addr_copy_from_ip4(dest,src) ip4_addr_copy(dest, src)
#define ip_addr_set_ip4_u32(ipaddr,val) ip4_addr_set_u32(ip_2_ip4(ipaddr), val)
#define ip_addr_set_ip4_u32_val(ipaddr,val) ip_addr_set_ip4_u32(&(ipaddr), val)
#define ip_addr_get_ip4_u32(ipaddr) ip4_addr_get_u32(ip_2_ip4(ipaddr))
#define ip_addr_set(dest,src) ip4_addr_set(dest, src)
#define ip_addr_set_ipaddr(dest,src) ip4_addr_set(dest, src)
#define ip_addr_set_zero(ipaddr) ip4_addr_set_zero(ipaddr)
#define ip_addr_set_zero_ip4(ipaddr) ip4_addr_set_zero(ipaddr)
#define ip_addr_set_any(is_ipv6,ipaddr) ip4_addr_set_any(ipaddr)
#define ip_addr_set_loopback(is_ipv6,ipaddr) ip4_addr_set_loopback(ipaddr)
#define ip_addr_set_hton(dest,src) ip4_addr_set_hton(dest, src)
#define ip_addr_get_network(target,host,mask) ip4_addr_get_network(target, host, mask)
#define ip_addr_netcmp(addr1,addr2,mask) ip4_addr_net_eq(addr1, addr2, mask)
#define ip_addr_net_eq(addr1,addr2,mask) ip4_addr_net_eq(addr1, addr2, mask)
#define ip_addr_cmp(addr1,addr2) ip4_addr_eq(addr1, addr2)
#define ip_addr_eq(addr1,addr2) ip4_addr_eq(addr1, addr2)
#define ip_addr_isany(ipaddr) ip4_addr_isany(ipaddr)
#define ip_addr_isany_val(ipaddr) ip4_addr_isany_val(ipaddr)
#define ip_addr_isloopback(ipaddr) ip4_addr_isloopback(ipaddr)
#define ip_addr_islinklocal(ipaddr) ip4_addr_islinklocal(ipaddr)
#define ip_addr_isbroadcast(addr,netif) ip4_addr_isbroadcast(addr, netif)
#define ip_addr_ismulticast(ipaddr) ip4_addr_ismulticast(ipaddr)
#define ip_addr_debug_print(debug,ipaddr) ip4_addr_debug_print(debug, ipaddr)
#define ip_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_val(debug, ipaddr)
#define ipaddr_ntoa(ipaddr) ip4addr_ntoa(ipaddr)
#define ipaddr_ntoa_r(ipaddr,buf,buflen) ip4addr_ntoa_r(ipaddr, buf, buflen)
#define ipaddr_aton(cp,addr) ip4addr_aton(cp, addr)
#define IPADDR_STRLEN_MAX IP4ADDR_STRLEN_MAX
#define IP46_ADDR_ANY(type) (IP4_ADDR_ANY)
extern const ip_addr_t ip_addr_any;
extern const ip_addr_t ip_addr_broadcast;
#define IP_ADDR_ANY IP4_ADDR_ANY
#define IP4_ADDR_ANY (&ip_addr_any)
#define IP4_ADDR_ANY4 (ip_2_ip4(&ip_addr_any))
#define IP_ADDR_BROADCAST (&ip_addr_broadcast)
#define IP4_ADDR_BROADCAST (ip_2_ip4(&ip_addr_broadcast))
#define IP_ANY_TYPE IP_ADDR_ANY
#define LWIP_HDR_ERR_H 
typedef enum {
  ERR_OK = 0,
  ERR_MEM = -1,
  ERR_BUF = -2,
  ERR_TIMEOUT = -3,
  ERR_RTE = -4,
  ERR_INPROGRESS = -5,
  ERR_VAL = -6,
  ERR_WOULDBLOCK = -7,
  ERR_USE = -8,
  ERR_ALREADY = -9,
  ERR_ISCONN = -10,
  ERR_CONN = -11,
  ERR_IF = -12,
  ERR_ABRT = -13,
  ERR_RST = -14,
  ERR_CLSD = -15,
  ERR_ARG = -16
} err_enum_t;
typedef s8_t err_t;
#define lwip_strerr(x) ""
#define LWIP_HDR_ALTCP_H 
#define LWIP_HDR_TCP_H 
#define LWIP_HDR_TCPBASE_H 
typedef u16_t tcpwnd_size_t;
enum tcp_state {
  CLOSED = 0,
  LISTEN = 1,
  SYN_SENT = 2,
  SYN_RCVD = 3,
  ESTABLISHED = 4,
  FIN_WAIT_1 = 5,
  FIN_WAIT_2 = 6,
  CLOSE_WAIT = 7,
  CLOSING = 8,
  LAST_ACK = 9,
  TIME_WAIT = 10
};
#define TCP_STATE_IS_CLOSING(state) ((state) >= FIN_WAIT_1)
#define TCP_WRITE_FLAG_COPY 0x01
#define TCP_WRITE_FLAG_MORE 0x02
#define TCP_PRIO_MIN 1
#define TCP_PRIO_NORMAL 64
#define TCP_PRIO_MAX 127
const char* tcp_debug_state_str(enum tcp_state s);
#define LWIP_HDR_MEM_H 
typedef u16_t mem_size_t;
#define MEM_SIZE_F U16_F
void mem_init(void);
void *mem_trim(void *mem, mem_size_t size);
void *mem_malloc(mem_size_t size);
void *mem_calloc(mem_size_t count, mem_size_t size);
void mem_free(void *mem);
#define LWIP_HDR_PBUF_H 
#define LWIP_SUPPORT_CUSTOM_PBUF ((IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG))
#define PBUF_NEEDS_COPY(p) ((p)->type_internal & PBUF_TYPE_FLAG_DATA_VOLATILE)
#define PBUF_TRANSPORT_HLEN 20
#define PBUF_IP_HLEN 20
typedef enum {
  PBUF_TRANSPORT = 0 + (14 + 0) + 20 + 20,
  PBUF_IP = 0 + (14 + 0) + 20,
  PBUF_LINK = 0 + (14 + 0),
  PBUF_RAW_TX = 0,
  PBUF_RAW = 0
} pbuf_layer;
#define PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS 0x80
#define PBUF_TYPE_FLAG_DATA_VOLATILE 0x40
#define PBUF_TYPE_ALLOC_SRC_MASK 0x0F
#define PBUF_ALLOC_FLAG_RX 0x0100
#define PBUF_ALLOC_FLAG_DATA_CONTIGUOUS 0x0200
#define PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP 0x00
#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF 0x01
#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL 0x02
#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MIN 0x03
#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MAX PBUF_TYPE_ALLOC_SRC_MASK
typedef enum {
  PBUF_RAM = (0x0200 | 0x80 | 0x00),
  PBUF_ROM = 0x01,
  PBUF_REF = (0x40 | 0x01),
  PBUF_POOL = (0x0100 | 0x80 | 0x02)
} pbuf_type;
#define PBUF_FLAG_PUSH 0x01U
#define PBUF_FLAG_IS_CUSTOM 0x02U
#define PBUF_FLAG_MCASTLOOP 0x04U
#define PBUF_FLAG_LLBCAST 0x08U
#define PBUF_FLAG_LLMCAST 0x10U
#define PBUF_FLAG_TCP_FIN 0x20U
struct pbuf {
  struct pbuf *next;
  void *payload;
  u16_t tot_len;
  u16_t len;
  u8_t type_internal;
  u8_t flags;
  u8_t ref;
  u8_t if_idx;
 
};
struct pbuf_rom {
  struct pbuf *next;
  const void *payload;
};
#define PBUF_POOL_FREE_OOSEQ 1
extern volatile u8_t pbuf_free_ooseq_pending;
void pbuf_free_ooseq(void);
#define PBUF_CHECK_FREE_OOSEQ() do { if(pbuf_free_ooseq_pending) { pbuf_free_ooseq(); }}while(0)
#define pbuf_init() 
struct pbuf *pbuf_alloc(pbuf_layer l, u16_t length, pbuf_type type);
struct pbuf *pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type);
void pbuf_realloc(struct pbuf *p, u16_t size);
#define pbuf_get_allocsrc(p) ((p)->type_internal & PBUF_TYPE_ALLOC_SRC_MASK)
#define pbuf_match_allocsrc(p,type) (pbuf_get_allocsrc(p) == ((type) & PBUF_TYPE_ALLOC_SRC_MASK))
#define pbuf_match_type(p,type) pbuf_match_allocsrc(p, type)
u8_t pbuf_header(struct pbuf *p, s16_t header_size);
u8_t pbuf_header_force(struct pbuf *p, s16_t header_size);
u8_t pbuf_add_header(struct pbuf *p, size_t header_size_increment);
u8_t pbuf_add_header_force(struct pbuf *p, size_t header_size_increment);
u8_t pbuf_remove_header(struct pbuf *p, size_t header_size);
struct pbuf *pbuf_free_header(struct pbuf *q, u16_t size);
void pbuf_ref(struct pbuf *p);
u8_t pbuf_free(struct pbuf *p);
u16_t pbuf_clen(const struct pbuf *p);
void pbuf_cat(struct pbuf *head, struct pbuf *tail);
void pbuf_chain(struct pbuf *head, struct pbuf *tail);
struct pbuf *pbuf_dechain(struct pbuf *p);
err_t pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from);
err_t pbuf_copy_partial_pbuf(struct pbuf *p_to, const struct pbuf *p_from, u16_t copy_len, u16_t offset);
u16_t pbuf_copy_partial(const struct pbuf *p, void *dataptr, u16_t len, u16_t offset);
void *pbuf_get_contiguous(const struct pbuf *p, void *buffer, size_t bufsize, u16_t len, u16_t offset);
err_t pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len);
err_t pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset);
struct pbuf *pbuf_skip(struct pbuf* in, u16_t in_offset, u16_t* out_offset);
struct pbuf *pbuf_coalesce(struct pbuf *p, pbuf_layer layer);
struct pbuf *pbuf_clone(pbuf_layer l, pbuf_type type, struct pbuf *p);
u8_t pbuf_get_at(const struct pbuf* p, u16_t offset);
int pbuf_try_get_at(const struct pbuf* p, u16_t offset);
void pbuf_put_at(struct pbuf* p, u16_t offset, u8_t data);
u16_t pbuf_memcmp(const struct pbuf* p, u16_t offset, const void* s2, u16_t n);
u16_t pbuf_memfind(const struct pbuf* p, const void* mem, u16_t mem_len, u16_t start_offset);
u16_t pbuf_strstr(const struct pbuf* p, const char* substr);
#define LWIP_HDR_IP_H 
#define LWIP_HDR_NETIF_H 
#define ENABLE_LOOPBACK (LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF)
#define LWIP_HDR_STATS_H 
#define LWIP_HDR_MEMP_H 
#define LWIP_MEMPOOL(name,num,size,desc) 
#define LWIP_MALLOC_MEMPOOL(num,size) LWIP_MEMPOOL(POOL_ ##size, num, (size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper))), "MALLOC_"#size)
#define LWIP_MALLOC_MEMPOOL_START 
#define LWIP_MALLOC_MEMPOOL_END 
#define LWIP_PBUF_MEMPOOL(name,num,payload,desc) LWIP_MEMPOOL(name, num, (LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf)) + LWIP_MEM_ALIGN_SIZE(payload)), desc)









#undef LWIP_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL_START
#undef LWIP_MALLOC_MEMPOOL_END
#undef LWIP_PBUF_MEMPOOL
typedef enum {
#define LWIP_MEMPOOL(name,num,size,desc) MEMP_ ##name,
#define LWIP_MALLOC_MEMPOOL(num,size) LWIP_MEMPOOL(POOL_ ##size, num, (size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper))), "MALLOC_"#size)
#define LWIP_MALLOC_MEMPOOL_START 
#define LWIP_MALLOC_MEMPOOL_END 
#define LWIP_PBUF_MEMPOOL(name,num,payload,desc) LWIP_MEMPOOL(name, num, (LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf)) + LWIP_MEM_ALIGN_SIZE(payload)), desc)
MEMP_RAW_PCB,
MEMP_UDP_PCB,
MEMP_TCP_PCB,
MEMP_TCP_PCB_LISTEN,
MEMP_TCP_SEG,
MEMP_REASSDATA,
MEMP_SYS_TIMEOUT,
MEMP_PBUF,
MEMP_PBUF_POOL,
#undef LWIP_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL_START
#undef LWIP_MALLOC_MEMPOOL_END
#undef LWIP_PBUF_MEMPOOL
  MEMP_MAX
} memp_t;
#define LWIP_HDR_MEMP_PRIV_H 
#define LWIP_HDR_MEM_PRIV_H 
#define MEMP_SIZE 0
#define MEMP_ALIGN_SIZE(x) (LWIP_MEM_ALIGN_SIZE(x))
struct memp {
  struct memp *next;
};
struct memp_desc {
  const char *desc;
  struct stats_mem *stats;
  u16_t size;
  u16_t num;
  u8_t *base;
  struct memp **tab;
};
#define DECLARE_LWIP_MEMPOOL_DESC(desc) (desc),
#define LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(name) static struct stats_mem name;
#define LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(name) &name,
void memp_init_pool(const struct memp_desc *desc);
void *memp_malloc_pool(const struct memp_desc *desc);
void memp_free_pool(const struct memp_desc* desc, void *mem);
extern const struct memp_desc* const memp_pools[MEMP_MAX];
#define LWIP_MEMPOOL_PROTOTYPE(name) extern const struct memp_desc memp_ ## name
#define LWIP_MEMPOOL_DECLARE(name,num,size,desc) LWIP_DECLARE_MEMORY_ALIGNED(memp_memory_ ## name ## _base, ((num) * (MEMP_SIZE + MEMP_ALIGN_SIZE(size)))); LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(memp_stats_ ## name) static struct memp *memp_tab_ ## name; const struct memp_desc memp_ ## name = { DECLARE_LWIP_MEMPOOL_DESC(desc) LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(memp_stats_ ## name) LWIP_MEM_ALIGN_SIZE(size), (num), memp_memory_ ## name ## _base, &memp_tab_ ## name };
#define LWIP_MEMPOOL_INIT(name) memp_init_pool(&memp_ ## name)
#define LWIP_MEMPOOL_ALLOC(name) memp_malloc_pool(&memp_ ## name)
#define LWIP_MEMPOOL_FREE(name,x) memp_free_pool(&memp_ ## name, (x))
void memp_init(void);
void *memp_malloc(memp_t type);
void memp_free(memp_t type, void *mem);
#define LWIP_STATS_LARGE 0
#define STAT_COUNTER u16_t
#define STAT_COUNTER_F U16_F
struct stats_proto {
  u16_t xmit;
  u16_t recv;
  u16_t fw;
  u16_t drop;
  u16_t chkerr;
  u16_t lenerr;
  u16_t memerr;
  u16_t rterr;
  u16_t proterr;
  u16_t opterr;
  u16_t err;
  u16_t cachehit;
};
struct stats_igmp {
  u16_t xmit;
  u16_t recv;
  u16_t drop;
  u16_t chkerr;
  u16_t lenerr;
  u16_t memerr;
  u16_t proterr;
  u16_t rx_v1;
  u16_t rx_group;
  u16_t rx_general;
  u16_t rx_report;
  u16_t tx_join;
  u16_t tx_leave;
  u16_t tx_report;
};
struct stats_mem {
  const char *name;
  u16_t err;
  mem_size_t avail;
  mem_size_t used;
  mem_size_t max;
  u16_t illegal;
};
struct stats_syselem {
  u16_t used;
  u16_t max;
  u16_t err;
};
struct stats_sys {
  struct stats_syselem sem;
  struct stats_syselem mutex;
  struct stats_syselem mbox;
};
struct stats_mib2 {
  u32_t ipinhdrerrors;
  u32_t ipinaddrerrors;
  u32_t ipinunknownprotos;
  u32_t ipindiscards;
  u32_t ipindelivers;
  u32_t ipoutrequests;
  u32_t ipoutdiscards;
  u32_t ipoutnoroutes;
  u32_t ipreasmoks;
  u32_t ipreasmfails;
  u32_t ipfragoks;
  u32_t ipfragfails;
  u32_t ipfragcreates;
  u32_t ipreasmreqds;
  u32_t ipforwdatagrams;
  u32_t ipinreceives;
  u32_t ip6reasmoks;
  u32_t tcpactiveopens;
  u32_t tcppassiveopens;
  u32_t tcpattemptfails;
  u32_t tcpestabresets;
  u32_t tcpoutsegs;
  u32_t tcpretranssegs;
  u32_t tcpinsegs;
  u32_t tcpinerrs;
  u32_t tcpoutrsts;
  u32_t udpindatagrams;
  u32_t udpnoports;
  u32_t udpinerrors;
  u32_t udpoutdatagrams;
  u32_t icmpinmsgs;
  u32_t icmpinerrors;
  u32_t icmpindestunreachs;
  u32_t icmpintimeexcds;
  u32_t icmpinparmprobs;
  u32_t icmpinsrcquenchs;
  u32_t icmpinredirects;
  u32_t icmpinechos;
  u32_t icmpinechoreps;
  u32_t icmpintimestamps;
  u32_t icmpintimestampreps;
  u32_t icmpinaddrmasks;
  u32_t icmpinaddrmaskreps;
  u32_t icmpoutmsgs;
  u32_t icmpouterrors;
  u32_t icmpoutdestunreachs;
  u32_t icmpouttimeexcds;
  u32_t icmpoutechos;
  u32_t icmpoutechoreps;
};
struct stats_mib2_netif_ctrs {
  u32_t ifinoctets;
  u32_t ifinucastpkts;
  u32_t ifinnucastpkts;
  u32_t ifindiscards;
  u32_t ifinerrors;
  u32_t ifinunknownprotos;
  u32_t ifoutoctets;
  u32_t ifoutucastpkts;
  u32_t ifoutnucastpkts;
  u32_t ifoutdiscards;
  u32_t ifouterrors;
};
struct stats_ {
  struct stats_proto link;
  struct stats_proto etharp;
  struct stats_proto ip_frag;
  struct stats_proto ip;
  struct stats_proto icmp;
  struct stats_proto udp;
  struct stats_proto tcp;
  struct stats_mem mem;
  struct stats_mem *memp[MEMP_MAX];
  struct stats_sys sys;
};
extern struct stats_ lwip_stats;
void stats_init(void);
#define STATS_INC(x) ++lwip_stats.x
#define STATS_DEC(x) --lwip_stats.x
#define STATS_INC_USED(x,y,type) do { lwip_stats.x.used = (type)(lwip_stats.x.used + y); if (lwip_stats.x.max < lwip_stats.x.used) { lwip_stats.x.max = lwip_stats.x.used; } } while(0)
#define STATS_GET(x) lwip_stats.x
#define TCP_STATS_INC(x) STATS_INC(x)
#define TCP_STATS_DISPLAY() stats_display_proto(&lwip_stats.tcp, "TCP")
#define UDP_STATS_INC(x) STATS_INC(x)
#define UDP_STATS_DISPLAY() stats_display_proto(&lwip_stats.udp, "UDP")
#define ICMP_STATS_INC(x) STATS_INC(x)
#define ICMP_STATS_DISPLAY() stats_display_proto(&lwip_stats.icmp, "ICMP")
#define IGMP_STATS_INC(x) 
#define IGMP_STATS_DISPLAY() 
#define IP_STATS_INC(x) STATS_INC(x)
#define IP_STATS_DISPLAY() stats_display_proto(&lwip_stats.ip, "IP")
#define IPFRAG_STATS_INC(x) STATS_INC(x)
#define IPFRAG_STATS_DISPLAY() stats_display_proto(&lwip_stats.ip_frag, "IP_FRAG")
#define ETHARP_STATS_INC(x) STATS_INC(x)
#define ETHARP_STATS_DISPLAY() stats_display_proto(&lwip_stats.etharp, "ETHARP")
#define LINK_STATS_INC(x) STATS_INC(x)
#define LINK_STATS_DISPLAY() stats_display_proto(&lwip_stats.link, "LINK")
#define MEM_STATS_AVAIL(x,y) lwip_stats.mem.x = y
#define MEM_STATS_INC(x) STATS_INC(mem.x)
#define MEM_STATS_INC_USED(x,y) STATS_INC_USED(mem, y, mem_size_t)
#define MEM_STATS_DEC_USED(x,y) lwip_stats.mem.x = (mem_size_t)((lwip_stats.mem.x) - (y))
#define MEM_STATS_DISPLAY() stats_display_mem(&lwip_stats.mem, "HEAP")
#define MEMP_STATS_DEC(x,i) STATS_DEC(memp[i]->x)
#define MEMP_STATS_DISPLAY(i) stats_display_memp(lwip_stats.memp[i], i)
#define MEMP_STATS_GET(x,i) STATS_GET(memp[i]->x)
#define SYS_STATS_INC(x) STATS_INC(sys.x)
#define SYS_STATS_DEC(x) STATS_DEC(sys.x)
#define SYS_STATS_INC_USED(x) STATS_INC_USED(sys.x, 1, STAT_COUNTER)
#define SYS_STATS_DISPLAY() stats_display_sys(&lwip_stats.sys)
#define IP6_STATS_INC(x) 
#define IP6_STATS_DISPLAY() 
#define ICMP6_STATS_INC(x) 
#define ICMP6_STATS_DISPLAY() 
#define IP6_FRAG_STATS_INC(x) 
#define IP6_FRAG_STATS_DISPLAY() 
#define MLD6_STATS_INC(x) 
#define MLD6_STATS_DISPLAY() 
#define ND6_STATS_INC(x) 
#define ND6_STATS_DISPLAY() 
#define MIB2_STATS_INC(x) 
void stats_display(void);
void stats_display_proto(struct stats_proto *proto, const char *name);
void stats_display_igmp(struct stats_igmp *igmp, const char *name);
void stats_display_mem(struct stats_mem *mem, const char *name);
void stats_display_memp(struct stats_mem *mem, int index);
void stats_display_sys(struct stats_sys *sys);
#define NETIF_MAX_HWADDR_LEN 6U
#define NETIF_NAMESIZE 6
#define NETIF_FLAG_UP 0x01U
#define NETIF_FLAG_BROADCAST 0x02U
#define NETIF_FLAG_LINK_UP 0x04U
#define NETIF_FLAG_ETHARP 0x08U
#define NETIF_FLAG_ETHERNET 0x10U
#define NETIF_FLAG_IGMP 0x20U
#define NETIF_FLAG_MLD6 0x40U
enum lwip_internal_netif_client_data_index
{
   LWIP_NETIF_CLIENT_DATA_INDEX_DHCP,
   LWIP_NETIF_CLIENT_DATA_INDEX_MAX
};
struct netif;
enum netif_mac_filter_action {
  NETIF_DEL_MAC_FILTER = 0,
  NETIF_ADD_MAC_FILTER = 1
};
typedef err_t (*netif_init_fn)(struct netif *netif);
typedef err_t (*netif_input_fn)(struct pbuf *p, struct netif *inp);
typedef err_t (*netif_output_fn)(struct netif *netif, struct pbuf *p,
       const ip4_addr_t *ipaddr);
typedef err_t (*netif_linkoutput_fn)(struct netif *netif, struct pbuf *p);
typedef void (*netif_status_callback_fn)(struct netif *netif);
#define netif_set_client_data(netif,id,data) netif_get_client_data(netif, id) = (data)
#define netif_get_client_data(netif,id) (netif)->client_data[(id)]
typedef u8_t netif_addr_idx_t;
#define NETIF_ADDR_IDX_MAX 0x7F
#define LWIP_NETIF_USE_HINTS 0
struct netif {
  struct netif *next;
  ip_addr_t ip_addr;
  ip_addr_t netmask;
  ip_addr_t gw;
  netif_input_fn input;
  netif_output_fn output;
  netif_linkoutput_fn linkoutput;
  netif_status_callback_fn status_callback;
  netif_status_callback_fn link_callback;
  void *state;
  void* client_data[LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 0];
  const char* hostname;
  u16_t mtu;
  u8_t hwaddr[6U];
  u8_t hwaddr_len;
  u8_t flags;
  char name[2];
  u8_t num;
};
#define NETIF_CHECKSUM_ENABLED(netif,chksumflag) 0
#define NETIF_SET_CHECKSUM_CTRL(netif,chksumflags) 
#define IF__NETIF_CHECKSUM_ENABLED(netif,chksumflag) 
extern struct netif *netif_list;
#define NETIF_FOREACH(netif) for ((netif) = netif_list; (netif) != NULL; (netif) = (netif)->next)
extern struct netif *netif_default;
void netif_init(void);
struct netif *netif_add_noaddr(struct netif *netif, void *state, netif_init_fn init, netif_input_fn input);
struct netif *netif_add(struct netif *netif,
                            const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
                            void *state, netif_init_fn init, netif_input_fn input);
void netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
                    const ip4_addr_t *gw);
void netif_remove(struct netif * netif);
struct netif *netif_find(const char *name);
void netif_set_default(struct netif *netif);
void netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr);
void netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask);
void netif_set_gw(struct netif *netif, const ip4_addr_t *gw);
#define netif_ip4_addr(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->ip_addr)))
#define netif_ip4_netmask(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->netmask)))
#define netif_ip4_gw(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->gw)))
#define netif_ip_addr4(netif) ((const ip_addr_t*)&((netif)->ip_addr))
#define netif_ip_netmask4(netif) ((const ip_addr_t*)&((netif)->netmask))
#define netif_ip_gw4(netif) ((const ip_addr_t*)&((netif)->gw))
#define netif_set_flags(netif,set_flags) do { (netif)->flags = (u8_t)((netif)->flags | (set_flags)); } while(0)
#define netif_clear_flags(netif,clr_flags) do { (netif)->flags = (u8_t)((netif)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)
#define netif_is_flag_set(netif,flag) (((netif)->flags & (flag)) != 0)
void netif_set_up(struct netif *netif);
void netif_set_down(struct netif *netif);
#define netif_is_up(netif) (((netif)->flags & NETIF_FLAG_UP) ? (u8_t)1 : (u8_t)0)
void netif_set_status_callback(struct netif *netif, netif_status_callback_fn status_callback);
void netif_set_link_up(struct netif *netif);
void netif_set_link_down(struct netif *netif);
#define netif_is_link_up(netif) (((netif)->flags & NETIF_FLAG_LINK_UP) ? (u8_t)1 : (u8_t)0)
void netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback);
#define netif_set_hostname(netif,name) do { if((netif) != NULL) { (netif)->hostname = name; }}while(0)
#define netif_get_hostname(netif) (((netif) != NULL) ? ((netif)->hostname) : NULL)
err_t netif_input(struct pbuf *p, struct netif *inp);
#define NETIF_SET_HINTS(netif,netifhint) 
#define NETIF_RESET_HINTS(netif) 
u8_t netif_name_to_index(const char *name);
char * netif_index_to_name(u8_t idx, char *name);
struct netif* netif_get_by_index(u8_t idx);
#define netif_get_index(netif) ((u8_t)((netif)->num + 1))
#define NETIF_NO_INDEX (0)
typedef u16_t netif_nsc_reason_t;
#define LWIP_NSC_NONE 0x0000
#define LWIP_NSC_NETIF_ADDED 0x0001
#define LWIP_NSC_NETIF_REMOVED 0x0002
#define LWIP_NSC_LINK_CHANGED 0x0004
#define LWIP_NSC_STATUS_CHANGED 0x0008
#define LWIP_NSC_IPV4_ADDRESS_CHANGED 0x0010
#define LWIP_NSC_IPV4_GATEWAY_CHANGED 0x0020
#define LWIP_NSC_IPV4_NETMASK_CHANGED 0x0040
#define LWIP_NSC_IPV4_SETTINGS_CHANGED 0x0080
#define LWIP_NSC_IPV6_SET 0x0100
#define LWIP_NSC_IPV6_ADDR_STATE_CHANGED 0x0200
#define LWIP_NSC_IPV4_ADDR_VALID 0x0400
typedef union
{
  struct link_changed_s
  {
    u8_t state;
  } link_changed;
  struct status_changed_s
  {
    u8_t state;
  } status_changed;
  struct ipv4_changed_s
  {
    const ip_addr_t* old_address;
    const ip_addr_t* old_netmask;
    const ip_addr_t* old_gw;
  } ipv4_changed;
  struct ipv6_set_s
  {
    s8_t addr_index;
    const ip_addr_t* old_address;
  } ipv6_set;
  struct ipv6_addr_state_changed_s
  {
    s8_t addr_index;
    u8_t old_state;
    const ip_addr_t* address;
  } ipv6_addr_state_changed;
} netif_ext_callback_args_t;
typedef void (*netif_ext_callback_fn)(struct netif* netif, netif_nsc_reason_t reason, const netif_ext_callback_args_t* args);
#define NETIF_DECLARE_EXT_CALLBACK(name) 
#define netif_add_ext_callback(callback,fn) 
#define netif_remove_ext_callback(callback) 
#define netif_invoke_ext_callback(netif,reason,args) 
#define LWIP_HDR_IP4_H 
#define LWIP_HDR_PROT_IP4_H 

struct ip4_addr_packed {
  u32_t addr;
} __attribute__ ((__packed__));

typedef struct ip4_addr_packed ip4_addr_p_t;
#define IP_HLEN 20
#define IP_HLEN_MAX 60

struct ip_hdr {
  u8_t _v_hl;
  u8_t _tos;
  u16_t _len;
  u16_t _id;
  u16_t _offset;
#define IP_RF 0x8000U
#define IP_DF 0x4000U
#define IP_MF 0x2000U
#define IP_OFFMASK 0x1fffU
  u8_t _ttl;
  u8_t _proto;
  u16_t _chksum;
  ip4_addr_p_t src;
  ip4_addr_p_t dest;
} __attribute__ ((__packed__));

#define IPH_V(hdr) ((hdr)->_v_hl >> 4)
#define IPH_HL(hdr) ((hdr)->_v_hl & 0x0f)
#define IPH_HL_BYTES(hdr) ((u8_t)(IPH_HL(hdr) * 4))
#define IPH_TOS(hdr) ((hdr)->_tos)
#define IPH_LEN(hdr) ((hdr)->_len)
#define IPH_ID(hdr) ((hdr)->_id)
#define IPH_OFFSET(hdr) ((hdr)->_offset)
#define IPH_OFFSET_BYTES(hdr) ((u16_t)((lwip_ntohs(IPH_OFFSET(hdr)) & IP_OFFMASK) * 8U))
#define IPH_TTL(hdr) ((hdr)->_ttl)
#define IPH_PROTO(hdr) ((hdr)->_proto)
#define IPH_CHKSUM(hdr) ((hdr)->_chksum)
#define IPH_VHL_SET(hdr,v,hl) (hdr)->_v_hl = (u8_t)((((v) << 4) | (hl)))
#define IPH_TOS_SET(hdr,tos) (hdr)->_tos = (tos)
#define IPH_LEN_SET(hdr,len) (hdr)->_len = (len)
#define IPH_ID_SET(hdr,id) (hdr)->_id = (id)
#define IPH_OFFSET_SET(hdr,off) (hdr)->_offset = (off)
#define IPH_TTL_SET(hdr,ttl) (hdr)->_ttl = (u8_t)(ttl)
#define IPH_PROTO_SET(hdr,proto) (hdr)->_proto = (u8_t)(proto)
#define IPH_CHKSUM_SET(hdr,chksum) (hdr)->_chksum = (chksum)
#define LWIP_IPV4_SRC_ROUTING 0
#define IP_OPTIONS_SEND (LWIP_IPV4 && LWIP_IGMP)
#define ip_init() 
struct netif *ip4_route(const ip4_addr_t *dest);
#define ip4_route_src(src,dest) ip4_route(dest)
err_t ip4_input(struct pbuf *p, struct netif *inp);
err_t ip4_output(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto);
err_t ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif);
err_t ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif);
#define ip4_netif_get_local_ip(netif) (((netif) != NULL) ? netif_ip_addr4(netif) : NULL)
#define ip4_debug_print(p) 
#define LWIP_HDR_IP6_H 
#define LWIP_HDR_PROT_IP_H 
#define IP_PROTO_ICMP 1
#define IP_PROTO_IGMP 2
#define IP_PROTO_UDP 17
#define IP_PROTO_UDPLITE 136
#define IP_PROTO_TCP 6
#define IP_HDR_GET_VERSION(ptr) ((*(u8_t*)(ptr)) >> 4)
#define LWIP_IP_HDRINCL NULL
#define LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p) LWIP_ASSERT("p->ref == 1", (p)->ref == 1)
#define IP_PCB_NETIFHINT 
#define IP_PCB ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl IP_PCB_NETIFHINT
struct ip_pcb {
  ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl ;
};
#define pcb_tci_init(pcb) 
#define SOF_REUSEADDR 0x04U
#define SOF_KEEPALIVE 0x08U
#define SOF_BROADCAST 0x20U
#define SOF_INHERITED (SOF_REUSEADDR|SOF_KEEPALIVE)
struct ip_globals
{
  struct netif *current_netif;
  struct netif *current_input_netif;
  const struct ip_hdr *current_ip4_header;
  u16_t current_ip_header_tot_len;
  ip_addr_t current_iphdr_src;
  ip_addr_t current_iphdr_dest;
};
extern struct ip_globals ip_data;
#define ip_current_netif() (ip_data.current_netif)
#define ip_current_input_netif() (ip_data.current_input_netif)
#define ip_current_header_tot_len() (ip_data.current_ip_header_tot_len)
#define ip_current_src_addr() (&ip_data.current_iphdr_src)
#define ip_current_dest_addr() (&ip_data.current_iphdr_dest)
#define ip4_current_header() ip_data.current_ip4_header
#define ip_current_is_v6() 0
#define ip_current_header_proto() IPH_PROTO(ip4_current_header())
#define ip_next_header_ptr() ((const void*)((const u8_t*)ip4_current_header() + ip_current_header_tot_len()))
#define ip4_current_src_addr() (&ip_data.current_iphdr_src)
#define ip4_current_dest_addr() (&ip_data.current_iphdr_dest)
#define ip_current_src_addr() (&ip_data.current_iphdr_src)
#define ip_current_dest_addr() (&ip_data.current_iphdr_dest)
#define ip_get_option(pcb,opt) ((pcb)->so_options & (opt))
#define ip_set_option(pcb,opt) ((pcb)->so_options = (u8_t)((pcb)->so_options | (opt)))
#define ip_reset_option(pcb,opt) ((pcb)->so_options = (u8_t)((pcb)->so_options & ~(opt)))
#define ip_output(p,src,dest,ttl,tos,proto) ip4_output(p, src, dest, ttl, tos, proto)
#define ip_output_if(p,src,dest,ttl,tos,proto,netif) ip4_output_if(p, src, dest, ttl, tos, proto, netif)
#define ip_output_if_src(p,src,dest,ttl,tos,proto,netif) ip4_output_if_src(p, src, dest, ttl, tos, proto, netif)
#define ip_output_hinted(p,src,dest,ttl,tos,proto,netif_hint) ip4_output_hinted(p, src, dest, ttl, tos, proto, netif_hint)
#define ip_output_if_hdrincl(p,src,dest,netif) ip4_output_if(p, src, LWIP_IP_HDRINCL, 0, 0, 0, netif)
#define ip_route(src,dest) ip4_route_src(src, dest)
#define ip_netif_get_local_ip(netif,dest) ip4_netif_get_local_ip(netif)
#define ip_debug_print(is_ipv6,p) ip4_debug_print(p)
#define ip_input ip4_input
#define ip_route_get_local_ip(src,dest,netif,ipaddr) do { (netif) = ip_route(src, dest); (ipaddr) = ip_netif_get_local_ip(netif, dest); }while(0)
#define LWIP_HDR_ICMP_H 
#define LWIP_HDR_PROT_ICMP_H 
#define ICMP_ER 0
#define ICMP_DUR 3
#define ICMP_SQ 4
#define ICMP_RD 5
#define ICMP_ECHO 8
#define ICMP_TE 11
#define ICMP_PP 12
#define ICMP_TS 13
#define ICMP_TSR 14
#define ICMP_IRQ 15
#define ICMP_IR 16
#define ICMP_AM 17
#define ICMP_AMR 18

struct icmp_hdr {
  u8_t type;
  u8_t code;
  u16_t chksum;
  u32_t data;
} __attribute__ ((__packed__));

#define ICMPH_TYPE(hdr) ((hdr)->type)
#define ICMPH_CODE(hdr) ((hdr)->code)
#define ICMPH_TYPE_SET(hdr,t) ((hdr)->type = (t))
#define ICMPH_CODE_SET(hdr,c) ((hdr)->code = (c))

struct icmp_echo_hdr {
  u8_t type;
  u8_t code;
  u16_t chksum;
  u16_t id;
  u16_t seqno;
} __attribute__ ((__packed__));

enum icmp_dur_type {
  ICMP_DUR_NET = 0,
  ICMP_DUR_HOST = 1,
  ICMP_DUR_PROTO = 2,
  ICMP_DUR_PORT = 3,
  ICMP_DUR_FRAG = 4,
  ICMP_DUR_SR = 5
};
enum icmp_te_type {
  ICMP_TE_TTL = 0,
  ICMP_TE_FRAG = 1
};
void icmp_input(struct pbuf *p, struct netif *inp);
void icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t);
void icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t);
#define icmp_port_unreach(isipv6,pbuf) icmp_dest_unreach(pbuf, ICMP_DUR_PORT)
struct tcp_pcb;
struct tcp_pcb_listen;
typedef err_t (*tcp_accept_fn)(void *arg, struct tcp_pcb *newpcb, err_t err);
typedef err_t (*tcp_recv_fn)(void *arg, struct tcp_pcb *tpcb,
                             struct pbuf *p, err_t err);
typedef err_t (*tcp_sent_fn)(void *arg, struct tcp_pcb *tpcb,
                              u16_t len);
typedef err_t (*tcp_poll_fn)(void *arg, struct tcp_pcb *tpcb);
typedef void (*tcp_err_fn)(void *arg, err_t err);
typedef err_t (*tcp_connected_fn)(void *arg, struct tcp_pcb *tpcb, err_t err);
#define RCV_WND_SCALE(pcb,wnd) (wnd)
#define SND_WND_SCALE(pcb,wnd) (wnd)
#define TCPWND16(x) (x)
#define TCP_WND_MAX(pcb) TCP_WND
#define TCP_WND_INC(wnd,inc) do { if ((tcpwnd_size_t)(wnd + inc) >= wnd) { wnd = (tcpwnd_size_t)(wnd + inc); } else { wnd = (tcpwnd_size_t)-1; } } while(0)
typedef void (*tcp_extarg_callback_pcb_destroyed_fn)(u8_t id, void *data);
typedef err_t (*tcp_extarg_callback_passive_open_fn)(u8_t id, struct tcp_pcb_listen *lpcb, struct tcp_pcb *cpcb);
struct tcp_ext_arg_callbacks {
  tcp_extarg_callback_pcb_destroyed_fn destroy;
  tcp_extarg_callback_passive_open_fn passive_open;
};
#define LWIP_TCP_PCB_NUM_EXT_ARG_ID_INVALID 0xFF
#define TCP_PCB_EXTARGS 
typedef u16_t tcpflags_t;
#define TCP_ALLFLAGS 0xffffU
#define TCP_PCB_COMMON(type) type *next; void *callback_arg; TCP_PCB_EXTARGS enum tcp_state state; u8_t prio; u16_t local_port
struct tcp_pcb_listen {
  ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl ;
  struct tcp_pcb_listen *next; void *callback_arg; enum tcp_state state; u8_t prio; u16_t local_port;
  tcp_accept_fn accept;
};
struct tcp_pcb {
  ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl ;
  struct tcp_pcb *next; void *callback_arg; enum tcp_state state; u8_t prio; u16_t local_port;
  u16_t remote_port;
  tcpflags_t flags;
#define TF_ACK_DELAY 0x01U
#define TF_ACK_NOW 0x02U
#define TF_INFR 0x04U
#define TF_CLOSEPEND 0x08U
#define TF_RXCLOSED 0x10U
#define TF_FIN 0x20U
#define TF_NODELAY 0x40U
#define TF_NAGLEMEMERR 0x80U
#define TF_RTO 0x0800U
  u8_t polltmr, pollinterval;
  u8_t last_timer;
  u32_t tmr;
  u32_t rcv_nxt;
  tcpwnd_size_t rcv_wnd;
  tcpwnd_size_t rcv_ann_wnd;
  u32_t rcv_ann_right_edge;
  s16_t rtime;
  u16_t mss;
  u32_t rttest;
  u32_t rtseq;
  s16_t sa, sv;
  s16_t rto;
  u8_t nrtx;
  u8_t dupacks;
  u32_t lastack;
  tcpwnd_size_t cwnd;
  tcpwnd_size_t ssthresh;
  u32_t rto_end;
  u32_t snd_nxt;
  u32_t snd_wl1, snd_wl2;
  u32_t snd_lbb;
  tcpwnd_size_t snd_wnd;
  tcpwnd_size_t snd_wnd_max;
  tcpwnd_size_t snd_buf;
#define TCP_SNDQUEUELEN_OVERFLOW (0xffffU-3)
  u16_t snd_queuelen;
  u16_t unsent_oversize;
  tcpwnd_size_t bytes_acked;
  struct tcp_seg *unsent;
  struct tcp_seg *unacked;
  struct tcp_seg *ooseq;
  struct pbuf *refused_data;
  struct tcp_pcb_listen* listener;
  tcp_sent_fn sent;
  tcp_recv_fn recv;
  tcp_connected_fn connected;
  tcp_poll_fn poll;
  tcp_err_fn errf;
  u32_t keep_idle;
  u32_t keep_intvl;
  u32_t keep_cnt;
  u8_t persist_cnt;
  u8_t persist_backoff;
  u8_t persist_probe;
  u8_t keep_cnt_sent;
};
struct tcp_pcb * tcp_new (void);
struct tcp_pcb * tcp_new_ip_type (u8_t type);
void tcp_arg (struct tcp_pcb *pcb, void *arg);
void tcp_recv (struct tcp_pcb *pcb, tcp_recv_fn recv);
void tcp_sent (struct tcp_pcb *pcb, tcp_sent_fn sent);
void tcp_err (struct tcp_pcb *pcb, tcp_err_fn err);
void tcp_accept (struct tcp_pcb *pcb, tcp_accept_fn accept);
void tcp_poll (struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval);
#define tcp_set_flags(pcb,set_flags) do { (pcb)->flags = (tcpflags_t)((pcb)->flags | (set_flags)); } while(0)
#define tcp_clear_flags(pcb,clr_flags) do { (pcb)->flags = (tcpflags_t)((pcb)->flags & (tcpflags_t)(~(clr_flags) & TCP_ALLFLAGS)); } while(0)
#define tcp_is_flag_set(pcb,flag) (((pcb)->flags & (flag)) != 0)
#define tcp_mss(pcb) ((pcb)->mss)
#define tcp_sndbuf(pcb) (TCPWND16((pcb)->snd_buf))
#define tcp_sndqueuelen(pcb) ((pcb)->snd_queuelen)
#define tcp_nagle_disable(pcb) tcp_set_flags(pcb, TF_NODELAY)
#define tcp_nagle_enable(pcb) tcp_clear_flags(pcb, TF_NODELAY)
#define tcp_nagle_disabled(pcb) tcp_is_flag_set(pcb, TF_NODELAY)
#define tcp_backlog_set(pcb,new_backlog) 
#define tcp_backlog_delayed(pcb) 
#define tcp_backlog_accepted(pcb) 
#define tcp_accepted(pcb) do { LWIP_UNUSED_ARG(pcb); } while(0)
void tcp_recved (struct tcp_pcb *pcb, u16_t len);
err_t tcp_bind (struct tcp_pcb *pcb, const ip_addr_t *ipaddr,
                              u16_t port);
void tcp_bind_netif(struct tcp_pcb *pcb, const struct netif *netif);
err_t tcp_connect (struct tcp_pcb *pcb, const ip_addr_t *ipaddr,
                              u16_t port, tcp_connected_fn connected);
struct tcp_pcb * tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err);
struct tcp_pcb * tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog);
#define tcp_listen(pcb) tcp_listen_with_backlog(pcb, TCP_DEFAULT_LISTEN_BACKLOG)
void tcp_abort (struct tcp_pcb *pcb);
err_t tcp_close (struct tcp_pcb *pcb);
err_t tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx);
err_t tcp_write (struct tcp_pcb *pcb, const void *dataptr, u16_t len,
                              u8_t apiflags);
void tcp_setprio (struct tcp_pcb *pcb, u8_t prio);
err_t tcp_output (struct tcp_pcb *pcb);
err_t tcp_tcp_get_tcp_addrinfo(struct tcp_pcb *pcb, int local, ip_addr_t *addr, u16_t *port);
#define tcp_dbg_get_tcp_state(pcb) ((pcb)->state)
#define tcp_new_ip6() tcp_new_ip_type(IPADDR_TYPE_V6)
#define altcp_accept_fn tcp_accept_fn
#define altcp_connected_fn tcp_connected_fn
#define altcp_recv_fn tcp_recv_fn
#define altcp_sent_fn tcp_sent_fn
#define altcp_poll_fn tcp_poll_fn
#define altcp_err_fn tcp_err_fn
#define altcp_pcb tcp_pcb
#define altcp_tcp_new_ip_type tcp_new_ip_type
#define altcp_tcp_new tcp_new
#define altcp_tcp_new_ip6 tcp_new_ip6
#define altcp_new(allocator) tcp_new()
#define altcp_new_ip6(allocator) tcp_new_ip6()
#define altcp_new_ip_type(allocator,ip_type) tcp_new_ip_type(ip_type)
#define altcp_arg tcp_arg
#define altcp_accept tcp_accept
#define altcp_recv tcp_recv
#define altcp_sent tcp_sent
#define altcp_poll tcp_poll
#define altcp_err tcp_err
#define altcp_recved tcp_recved
#define altcp_bind tcp_bind
#define altcp_connect tcp_connect
#define altcp_listen_with_backlog_and_err tcp_listen_with_backlog_and_err
#define altcp_listen_with_backlog tcp_listen_with_backlog
#define altcp_listen tcp_listen
#define altcp_abort tcp_abort
#define altcp_close tcp_close
#define altcp_shutdown tcp_shutdown
#define altcp_write tcp_write
#define altcp_output tcp_output
#define altcp_mss tcp_mss
#define altcp_sndbuf tcp_sndbuf
#define altcp_sndqueuelen tcp_sndqueuelen
#define altcp_nagle_disable tcp_nagle_disable
#define altcp_nagle_enable tcp_nagle_enable
#define altcp_nagle_disabled tcp_nagle_disabled
#define altcp_setprio tcp_setprio
#define altcp_get_tcp_addrinfo tcp_get_tcp_addrinfo
#define altcp_get_ip(pcb,local) ((local) ? (&(pcb)->local_ip) : (&(pcb)->remote_ip))
#define LWIP_HDR_PROT_IANA_H 
enum lwip_iana_hwtype {
  LWIP_IANA_HWTYPE_ETHERNET = 1
};
enum lwip_iana_port_number {
  LWIP_IANA_PORT_SMTP = 25,
  LWIP_IANA_PORT_DHCP_SERVER = 67,
  LWIP_IANA_PORT_DHCP_CLIENT = 68,
  LWIP_IANA_PORT_TFTP = 69,
  LWIP_IANA_PORT_HTTP = 80,
  LWIP_IANA_PORT_SNTP = 123,
  LWIP_IANA_PORT_NETBIOS = 137,
  LWIP_IANA_PORT_SNMP = 161,
  LWIP_IANA_PORT_SNMP_TRAP = 162,
  LWIP_IANA_PORT_HTTPS = 443,
  LWIP_IANA_PORT_SMTPS = 465,
  LWIP_IANA_PORT_MQTT = 1883,
  LWIP_IANA_PORT_MDNS = 5353,
  LWIP_IANA_PORT_SECURE_MQTT = 8883
};
#define LWIP_HTTPC_HAVE_FILE_IO 0
#define HTTP_DEFAULT_PORT LWIP_IANA_PORT_HTTP
typedef enum ehttpc_result {
  HTTPC_RESULT_OK = 0,
  HTTPC_RESULT_ERR_UNKNOWN = 1,
  HTTPC_RESULT_ERR_CONNECT = 2,
  HTTPC_RESULT_ERR_HOSTNAME = 3,
  HTTPC_RESULT_ERR_CLOSED = 4,
  HTTPC_RESULT_ERR_TIMEOUT = 5,
  HTTPC_RESULT_ERR_SVR_RESP = 6,
  HTTPC_RESULT_ERR_MEM = 7,
  HTTPC_RESULT_LOCAL_ABORT = 8,
  HTTPC_RESULT_ERR_CONTENT_LEN = 9
} httpc_result_t;
typedef struct _httpc_state httpc_state_t;
typedef void (*httpc_result_fn)(void *arg, httpc_result_t httpc_result, u32_t rx_content_len, u32_t srv_res, err_t err);
typedef err_t (*httpc_headers_done_fn)(httpc_state_t *connection, void *arg, struct pbuf *hdr, u16_t hdr_len, u32_t content_len);
typedef struct _httpc_connection {
  ip_addr_t proxy_addr;
  u16_t proxy_port;
  u8_t use_proxy;
  httpc_result_fn result_fn;
  httpc_headers_done_fn headers_done_fn;
} httpc_connection_t;
err_t httpc_get_file(const ip_addr_t* server_addr, u16_t port, const char* uri, const httpc_connection_t *settings,
                     tcp_recv_fn recv_fn, void* callback_arg, httpc_state_t **connection);
err_t httpc_get_file_dns(const char* server_name, u16_t port, const char* uri, const httpc_connection_t *settings,
                     tcp_recv_fn recv_fn, void* callback_arg, httpc_state_t **connection);
#define LWIP_HDR_ALTCP_TLS_H 
#define _PICO_STATUS_LED_H 
#define _HARDWARE_GPIO_H 
#define _HARDWARE_STRUCTS_SIO_H 
#define _HARDWARE_ADDRESS_MAPPED_H 
#define check_hw_layout(type,member,offset) static_assert(offsetof(type, member) == (offset), "hw offset mismatch")
#define check_hw_size(type,size) static_assert(sizeof(type) == (size), "hw size mismatch")
#define PARAM_ASSERTIONS_ENABLED_ADDRESS_ALIAS 0
typedef volatile uint64_t io_rw_64;
typedef const volatile uint64_t io_ro_64;
typedef volatile uint64_t io_wo_64;
typedef volatile uint32_t io_rw_32;
typedef const volatile uint32_t io_ro_32;
typedef volatile uint32_t io_wo_32;
typedef volatile uint16_t io_rw_16;
typedef const volatile uint16_t io_ro_16;
typedef volatile uint16_t io_wo_16;
typedef volatile uint8_t io_rw_8;
typedef const volatile uint8_t io_ro_8;
typedef volatile uint8_t io_wo_8;
typedef volatile uint8_t *const ioptr;
typedef ioptr const const_ioptr;
#define _REG_(x) 
#define hw_alias_check_addr(addr) ((uintptr_t)(addr))
#define hw_set_alias_untyped(addr) ((void *)(REG_ALIAS_SET_BITS + hw_alias_check_addr(addr)))
#define hw_clear_alias_untyped(addr) ((void *)(REG_ALIAS_CLR_BITS + hw_alias_check_addr(addr)))
#define hw_xor_alias_untyped(addr) ((void *)(REG_ALIAS_XOR_BITS + hw_alias_check_addr(addr)))
#define hw_set_alias(p) ((typeof(p))hw_set_alias_untyped(p))
#define hw_clear_alias(p) ((typeof(p))hw_clear_alias_untyped(p))
#define hw_xor_alias(p) ((typeof(p))hw_xor_alias_untyped(p))
#define xip_noalloc_alias(p) ((typeof(p))xip_noalloc_alias_untyped(p))
#define xip_nocache_alias(p) ((typeof(p))xip_nocache_alias_untyped(p))
#define xip_nocache_noalloc_alias(p) ((typeof(p))xip_nocache_noalloc_alias_untyped(p))
__inline__ __attribute__((__always_inline__)) static void hw_set_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) ((void *)((0x2u << 12u) + ((uintptr_t)((volatile void *) addr)))) = mask;
}
__inline__ __attribute__((__always_inline__)) static void hw_clear_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) ((void *)((0x3u << 12u) + ((uintptr_t)((volatile void *) addr)))) = mask;
}
__inline__ __attribute__((__always_inline__)) static void hw_xor_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) ((void *)((0x1u << 12u) + ((uintptr_t)((volatile void *) addr)))) = mask;
}
__inline__ __attribute__((__always_inline__)) static void hw_write_masked(io_rw_32 *addr, uint32_t values, uint32_t write_mask) {
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
}
#define _HARDWARE_STRUCTS_ACCESSCTRL_H 
#define _HARDWARE_REGS_ACCESSCTRL_H 
#define ACCESSCTRL_LOCK_OFFSET _u(0x00000000)
#define ACCESSCTRL_LOCK_BITS _u(0x0000000f)
#define ACCESSCTRL_LOCK_RESET _u(0x00000004)
#define ACCESSCTRL_LOCK_DEBUG_RESET _u(0x0)
#define ACCESSCTRL_LOCK_DEBUG_BITS _u(0x00000008)
#define ACCESSCTRL_LOCK_DEBUG_MSB _u(3)
#define ACCESSCTRL_LOCK_DEBUG_LSB _u(3)
#define ACCESSCTRL_LOCK_DEBUG_ACCESS "RW"
#define ACCESSCTRL_LOCK_DMA_RESET _u(0x1)
#define ACCESSCTRL_LOCK_DMA_BITS _u(0x00000004)
#define ACCESSCTRL_LOCK_DMA_MSB _u(2)
#define ACCESSCTRL_LOCK_DMA_LSB _u(2)
#define ACCESSCTRL_LOCK_DMA_ACCESS "RO"
#define ACCESSCTRL_LOCK_CORE1_RESET _u(0x0)
#define ACCESSCTRL_LOCK_CORE1_BITS _u(0x00000002)
#define ACCESSCTRL_LOCK_CORE1_MSB _u(1)
#define ACCESSCTRL_LOCK_CORE1_LSB _u(1)
#define ACCESSCTRL_LOCK_CORE1_ACCESS "RW"
#define ACCESSCTRL_LOCK_CORE0_RESET _u(0x0)
#define ACCESSCTRL_LOCK_CORE0_BITS _u(0x00000001)
#define ACCESSCTRL_LOCK_CORE0_MSB _u(0)
#define ACCESSCTRL_LOCK_CORE0_LSB _u(0)
#define ACCESSCTRL_LOCK_CORE0_ACCESS "RW"
#define ACCESSCTRL_FORCE_CORE_NS_OFFSET _u(0x00000004)
#define ACCESSCTRL_FORCE_CORE_NS_BITS _u(0x00000002)
#define ACCESSCTRL_FORCE_CORE_NS_RESET _u(0x00000000)
#define ACCESSCTRL_FORCE_CORE_NS_CORE1_RESET _u(0x0)
#define ACCESSCTRL_FORCE_CORE_NS_CORE1_BITS _u(0x00000002)
#define ACCESSCTRL_FORCE_CORE_NS_CORE1_MSB _u(1)
#define ACCESSCTRL_FORCE_CORE_NS_CORE1_LSB _u(1)
#define ACCESSCTRL_FORCE_CORE_NS_CORE1_ACCESS "RW"
#define ACCESSCTRL_CFGRESET_OFFSET _u(0x00000008)
#define ACCESSCTRL_CFGRESET_BITS _u(0x00000001)
#define ACCESSCTRL_CFGRESET_RESET _u(0x00000000)
#define ACCESSCTRL_CFGRESET_MSB _u(0)
#define ACCESSCTRL_CFGRESET_LSB _u(0)
#define ACCESSCTRL_CFGRESET_ACCESS "SC"
#define ACCESSCTRL_GPIO_NSMASK0_OFFSET _u(0x0000000c)
#define ACCESSCTRL_GPIO_NSMASK0_BITS _u(0xffffffff)
#define ACCESSCTRL_GPIO_NSMASK0_RESET _u(0x00000000)
#define ACCESSCTRL_GPIO_NSMASK0_MSB _u(31)
#define ACCESSCTRL_GPIO_NSMASK0_LSB _u(0)
#define ACCESSCTRL_GPIO_NSMASK0_ACCESS "RW"
#define ACCESSCTRL_GPIO_NSMASK1_OFFSET _u(0x00000010)
#define ACCESSCTRL_GPIO_NSMASK1_BITS _u(0xff00ffff)
#define ACCESSCTRL_GPIO_NSMASK1_RESET _u(0x00000000)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_RESET _u(0x0)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_BITS _u(0xf0000000)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_MSB _u(31)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_LSB _u(28)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SD_ACCESS "RW"
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_RESET _u(0x0)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_BITS _u(0x08000000)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_MSB _u(27)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_LSB _u(27)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_CSN_ACCESS "RW"
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_RESET _u(0x0)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_BITS _u(0x04000000)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_MSB _u(26)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_LSB _u(26)
#define ACCESSCTRL_GPIO_NSMASK1_QSPI_SCK_ACCESS "RW"
#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_RESET _u(0x0)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_BITS _u(0x02000000)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_MSB _u(25)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_LSB _u(25)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DM_ACCESS "RW"
#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_RESET _u(0x0)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_BITS _u(0x01000000)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_MSB _u(24)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_LSB _u(24)
#define ACCESSCTRL_GPIO_NSMASK1_USB_DP_ACCESS "RW"
#define ACCESSCTRL_GPIO_NSMASK1_GPIO_RESET _u(0x0000)
#define ACCESSCTRL_GPIO_NSMASK1_GPIO_BITS _u(0x0000ffff)
#define ACCESSCTRL_GPIO_NSMASK1_GPIO_MSB _u(15)
#define ACCESSCTRL_GPIO_NSMASK1_GPIO_LSB _u(0)
#define ACCESSCTRL_GPIO_NSMASK1_GPIO_ACCESS "RW"
#define ACCESSCTRL_ROM_OFFSET _u(0x00000014)
#define ACCESSCTRL_ROM_BITS _u(0x000000ff)
#define ACCESSCTRL_ROM_RESET _u(0x000000ff)
#define ACCESSCTRL_ROM_DBG_RESET _u(0x1)
#define ACCESSCTRL_ROM_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_ROM_DBG_MSB _u(7)
#define ACCESSCTRL_ROM_DBG_LSB _u(7)
#define ACCESSCTRL_ROM_DBG_ACCESS "RW"
#define ACCESSCTRL_ROM_DMA_RESET _u(0x1)
#define ACCESSCTRL_ROM_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_ROM_DMA_MSB _u(6)
#define ACCESSCTRL_ROM_DMA_LSB _u(6)
#define ACCESSCTRL_ROM_DMA_ACCESS "RW"
#define ACCESSCTRL_ROM_CORE1_RESET _u(0x1)
#define ACCESSCTRL_ROM_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_ROM_CORE1_MSB _u(5)
#define ACCESSCTRL_ROM_CORE1_LSB _u(5)
#define ACCESSCTRL_ROM_CORE1_ACCESS "RW"
#define ACCESSCTRL_ROM_CORE0_RESET _u(0x1)
#define ACCESSCTRL_ROM_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_ROM_CORE0_MSB _u(4)
#define ACCESSCTRL_ROM_CORE0_LSB _u(4)
#define ACCESSCTRL_ROM_CORE0_ACCESS "RW"
#define ACCESSCTRL_ROM_SP_RESET _u(0x1)
#define ACCESSCTRL_ROM_SP_BITS _u(0x00000008)
#define ACCESSCTRL_ROM_SP_MSB _u(3)
#define ACCESSCTRL_ROM_SP_LSB _u(3)
#define ACCESSCTRL_ROM_SP_ACCESS "RW"
#define ACCESSCTRL_ROM_SU_RESET _u(0x1)
#define ACCESSCTRL_ROM_SU_BITS _u(0x00000004)
#define ACCESSCTRL_ROM_SU_MSB _u(2)
#define ACCESSCTRL_ROM_SU_LSB _u(2)
#define ACCESSCTRL_ROM_SU_ACCESS "RW"
#define ACCESSCTRL_ROM_NSP_RESET _u(0x1)
#define ACCESSCTRL_ROM_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_ROM_NSP_MSB _u(1)
#define ACCESSCTRL_ROM_NSP_LSB _u(1)
#define ACCESSCTRL_ROM_NSP_ACCESS "RW"
#define ACCESSCTRL_ROM_NSU_RESET _u(0x1)
#define ACCESSCTRL_ROM_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_ROM_NSU_MSB _u(0)
#define ACCESSCTRL_ROM_NSU_LSB _u(0)
#define ACCESSCTRL_ROM_NSU_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_OFFSET _u(0x00000018)
#define ACCESSCTRL_XIP_MAIN_BITS _u(0x000000ff)
#define ACCESSCTRL_XIP_MAIN_RESET _u(0x000000ff)
#define ACCESSCTRL_XIP_MAIN_DBG_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_XIP_MAIN_DBG_MSB _u(7)
#define ACCESSCTRL_XIP_MAIN_DBG_LSB _u(7)
#define ACCESSCTRL_XIP_MAIN_DBG_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_DMA_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_XIP_MAIN_DMA_MSB _u(6)
#define ACCESSCTRL_XIP_MAIN_DMA_LSB _u(6)
#define ACCESSCTRL_XIP_MAIN_DMA_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_CORE1_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_XIP_MAIN_CORE1_MSB _u(5)
#define ACCESSCTRL_XIP_MAIN_CORE1_LSB _u(5)
#define ACCESSCTRL_XIP_MAIN_CORE1_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_CORE0_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_XIP_MAIN_CORE0_MSB _u(4)
#define ACCESSCTRL_XIP_MAIN_CORE0_LSB _u(4)
#define ACCESSCTRL_XIP_MAIN_CORE0_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_SP_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_SP_BITS _u(0x00000008)
#define ACCESSCTRL_XIP_MAIN_SP_MSB _u(3)
#define ACCESSCTRL_XIP_MAIN_SP_LSB _u(3)
#define ACCESSCTRL_XIP_MAIN_SP_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_SU_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_SU_BITS _u(0x00000004)
#define ACCESSCTRL_XIP_MAIN_SU_MSB _u(2)
#define ACCESSCTRL_XIP_MAIN_SU_LSB _u(2)
#define ACCESSCTRL_XIP_MAIN_SU_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_NSP_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_XIP_MAIN_NSP_MSB _u(1)
#define ACCESSCTRL_XIP_MAIN_NSP_LSB _u(1)
#define ACCESSCTRL_XIP_MAIN_NSP_ACCESS "RW"
#define ACCESSCTRL_XIP_MAIN_NSU_RESET _u(0x1)
#define ACCESSCTRL_XIP_MAIN_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_XIP_MAIN_NSU_MSB _u(0)
#define ACCESSCTRL_XIP_MAIN_NSU_LSB _u(0)
#define ACCESSCTRL_XIP_MAIN_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM0_OFFSET _u(0x0000001c)
#define ACCESSCTRL_SRAM0_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM0_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM0_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM0_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM0_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM0_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM0_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM0_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM0_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM0_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM0_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM0_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM0_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM0_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM0_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM0_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM0_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM0_SP_MSB _u(3)
#define ACCESSCTRL_SRAM0_SP_LSB _u(3)
#define ACCESSCTRL_SRAM0_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM0_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM0_SU_MSB _u(2)
#define ACCESSCTRL_SRAM0_SU_LSB _u(2)
#define ACCESSCTRL_SRAM0_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM0_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM0_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM0_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM0_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM0_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM0_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM0_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM0_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM1_OFFSET _u(0x00000020)
#define ACCESSCTRL_SRAM1_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM1_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM1_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM1_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM1_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM1_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM1_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM1_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM1_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM1_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM1_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM1_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM1_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM1_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM1_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM1_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM1_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM1_SP_MSB _u(3)
#define ACCESSCTRL_SRAM1_SP_LSB _u(3)
#define ACCESSCTRL_SRAM1_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM1_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM1_SU_MSB _u(2)
#define ACCESSCTRL_SRAM1_SU_LSB _u(2)
#define ACCESSCTRL_SRAM1_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM1_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM1_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM1_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM1_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM1_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM1_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM1_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM1_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM2_OFFSET _u(0x00000024)
#define ACCESSCTRL_SRAM2_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM2_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM2_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM2_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM2_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM2_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM2_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM2_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM2_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM2_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM2_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM2_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM2_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM2_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM2_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM2_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM2_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM2_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM2_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM2_SP_MSB _u(3)
#define ACCESSCTRL_SRAM2_SP_LSB _u(3)
#define ACCESSCTRL_SRAM2_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM2_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM2_SU_MSB _u(2)
#define ACCESSCTRL_SRAM2_SU_LSB _u(2)
#define ACCESSCTRL_SRAM2_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM2_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM2_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM2_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM2_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM2_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM2_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM2_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM2_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM2_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM3_OFFSET _u(0x00000028)
#define ACCESSCTRL_SRAM3_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM3_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM3_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM3_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM3_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM3_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM3_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM3_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM3_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM3_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM3_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM3_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM3_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM3_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM3_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM3_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM3_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM3_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM3_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM3_SP_MSB _u(3)
#define ACCESSCTRL_SRAM3_SP_LSB _u(3)
#define ACCESSCTRL_SRAM3_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM3_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM3_SU_MSB _u(2)
#define ACCESSCTRL_SRAM3_SU_LSB _u(2)
#define ACCESSCTRL_SRAM3_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM3_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM3_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM3_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM3_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM3_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM3_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM3_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM3_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM3_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM4_OFFSET _u(0x0000002c)
#define ACCESSCTRL_SRAM4_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM4_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM4_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM4_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM4_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM4_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM4_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM4_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM4_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM4_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM4_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM4_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM4_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM4_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM4_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM4_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM4_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM4_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM4_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM4_SP_MSB _u(3)
#define ACCESSCTRL_SRAM4_SP_LSB _u(3)
#define ACCESSCTRL_SRAM4_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM4_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM4_SU_MSB _u(2)
#define ACCESSCTRL_SRAM4_SU_LSB _u(2)
#define ACCESSCTRL_SRAM4_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM4_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM4_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM4_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM4_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM4_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM4_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM4_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM4_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM4_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM5_OFFSET _u(0x00000030)
#define ACCESSCTRL_SRAM5_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM5_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM5_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM5_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM5_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM5_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM5_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM5_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM5_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM5_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM5_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM5_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM5_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM5_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM5_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM5_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM5_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM5_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM5_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM5_SP_MSB _u(3)
#define ACCESSCTRL_SRAM5_SP_LSB _u(3)
#define ACCESSCTRL_SRAM5_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM5_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM5_SU_MSB _u(2)
#define ACCESSCTRL_SRAM5_SU_LSB _u(2)
#define ACCESSCTRL_SRAM5_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM5_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM5_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM5_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM5_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM5_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM5_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM5_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM5_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM5_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM6_OFFSET _u(0x00000034)
#define ACCESSCTRL_SRAM6_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM6_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM6_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM6_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM6_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM6_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM6_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM6_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM6_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM6_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM6_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM6_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM6_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM6_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM6_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM6_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM6_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM6_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM6_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM6_SP_MSB _u(3)
#define ACCESSCTRL_SRAM6_SP_LSB _u(3)
#define ACCESSCTRL_SRAM6_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM6_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM6_SU_MSB _u(2)
#define ACCESSCTRL_SRAM6_SU_LSB _u(2)
#define ACCESSCTRL_SRAM6_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM6_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM6_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM6_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM6_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM6_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM6_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM6_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM6_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM6_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM7_OFFSET _u(0x00000038)
#define ACCESSCTRL_SRAM7_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM7_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM7_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM7_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM7_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM7_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM7_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM7_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM7_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM7_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM7_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM7_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM7_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM7_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM7_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM7_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM7_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM7_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM7_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM7_SP_MSB _u(3)
#define ACCESSCTRL_SRAM7_SP_LSB _u(3)
#define ACCESSCTRL_SRAM7_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM7_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM7_SU_MSB _u(2)
#define ACCESSCTRL_SRAM7_SU_LSB _u(2)
#define ACCESSCTRL_SRAM7_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM7_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM7_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM7_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM7_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM7_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM7_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM7_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM7_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM7_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM8_OFFSET _u(0x0000003c)
#define ACCESSCTRL_SRAM8_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM8_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM8_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM8_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM8_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM8_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM8_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM8_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM8_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM8_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM8_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM8_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM8_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM8_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM8_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM8_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM8_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM8_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM8_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM8_SP_MSB _u(3)
#define ACCESSCTRL_SRAM8_SP_LSB _u(3)
#define ACCESSCTRL_SRAM8_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM8_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM8_SU_MSB _u(2)
#define ACCESSCTRL_SRAM8_SU_LSB _u(2)
#define ACCESSCTRL_SRAM8_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM8_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM8_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM8_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM8_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM8_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM8_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM8_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM8_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM8_NSU_ACCESS "RW"
#define ACCESSCTRL_SRAM9_OFFSET _u(0x00000040)
#define ACCESSCTRL_SRAM9_BITS _u(0x000000ff)
#define ACCESSCTRL_SRAM9_RESET _u(0x000000ff)
#define ACCESSCTRL_SRAM9_DBG_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SRAM9_DBG_MSB _u(7)
#define ACCESSCTRL_SRAM9_DBG_LSB _u(7)
#define ACCESSCTRL_SRAM9_DBG_ACCESS "RW"
#define ACCESSCTRL_SRAM9_DMA_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SRAM9_DMA_MSB _u(6)
#define ACCESSCTRL_SRAM9_DMA_LSB _u(6)
#define ACCESSCTRL_SRAM9_DMA_ACCESS "RW"
#define ACCESSCTRL_SRAM9_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SRAM9_CORE1_MSB _u(5)
#define ACCESSCTRL_SRAM9_CORE1_LSB _u(5)
#define ACCESSCTRL_SRAM9_CORE1_ACCESS "RW"
#define ACCESSCTRL_SRAM9_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SRAM9_CORE0_MSB _u(4)
#define ACCESSCTRL_SRAM9_CORE0_LSB _u(4)
#define ACCESSCTRL_SRAM9_CORE0_ACCESS "RW"
#define ACCESSCTRL_SRAM9_SP_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SRAM9_SP_MSB _u(3)
#define ACCESSCTRL_SRAM9_SP_LSB _u(3)
#define ACCESSCTRL_SRAM9_SP_ACCESS "RW"
#define ACCESSCTRL_SRAM9_SU_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SRAM9_SU_MSB _u(2)
#define ACCESSCTRL_SRAM9_SU_LSB _u(2)
#define ACCESSCTRL_SRAM9_SU_ACCESS "RW"
#define ACCESSCTRL_SRAM9_NSP_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SRAM9_NSP_MSB _u(1)
#define ACCESSCTRL_SRAM9_NSP_LSB _u(1)
#define ACCESSCTRL_SRAM9_NSP_ACCESS "RW"
#define ACCESSCTRL_SRAM9_NSU_RESET _u(0x1)
#define ACCESSCTRL_SRAM9_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SRAM9_NSU_MSB _u(0)
#define ACCESSCTRL_SRAM9_NSU_LSB _u(0)
#define ACCESSCTRL_SRAM9_NSU_ACCESS "RW"
#define ACCESSCTRL_DMA_OFFSET _u(0x00000044)
#define ACCESSCTRL_DMA_BITS _u(0x000000ff)
#define ACCESSCTRL_DMA_RESET _u(0x000000fc)
#define ACCESSCTRL_DMA_DBG_RESET _u(0x1)
#define ACCESSCTRL_DMA_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_DMA_DBG_MSB _u(7)
#define ACCESSCTRL_DMA_DBG_LSB _u(7)
#define ACCESSCTRL_DMA_DBG_ACCESS "RW"
#define ACCESSCTRL_DMA_DMA_RESET _u(0x1)
#define ACCESSCTRL_DMA_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_DMA_DMA_MSB _u(6)
#define ACCESSCTRL_DMA_DMA_LSB _u(6)
#define ACCESSCTRL_DMA_DMA_ACCESS "RW"
#define ACCESSCTRL_DMA_CORE1_RESET _u(0x1)
#define ACCESSCTRL_DMA_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_DMA_CORE1_MSB _u(5)
#define ACCESSCTRL_DMA_CORE1_LSB _u(5)
#define ACCESSCTRL_DMA_CORE1_ACCESS "RW"
#define ACCESSCTRL_DMA_CORE0_RESET _u(0x1)
#define ACCESSCTRL_DMA_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_DMA_CORE0_MSB _u(4)
#define ACCESSCTRL_DMA_CORE0_LSB _u(4)
#define ACCESSCTRL_DMA_CORE0_ACCESS "RW"
#define ACCESSCTRL_DMA_SP_RESET _u(0x1)
#define ACCESSCTRL_DMA_SP_BITS _u(0x00000008)
#define ACCESSCTRL_DMA_SP_MSB _u(3)
#define ACCESSCTRL_DMA_SP_LSB _u(3)
#define ACCESSCTRL_DMA_SP_ACCESS "RW"
#define ACCESSCTRL_DMA_SU_RESET _u(0x1)
#define ACCESSCTRL_DMA_SU_BITS _u(0x00000004)
#define ACCESSCTRL_DMA_SU_MSB _u(2)
#define ACCESSCTRL_DMA_SU_LSB _u(2)
#define ACCESSCTRL_DMA_SU_ACCESS "RW"
#define ACCESSCTRL_DMA_NSP_RESET _u(0x0)
#define ACCESSCTRL_DMA_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_DMA_NSP_MSB _u(1)
#define ACCESSCTRL_DMA_NSP_LSB _u(1)
#define ACCESSCTRL_DMA_NSP_ACCESS "RW"
#define ACCESSCTRL_DMA_NSU_RESET _u(0x0)
#define ACCESSCTRL_DMA_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_DMA_NSU_MSB _u(0)
#define ACCESSCTRL_DMA_NSU_LSB _u(0)
#define ACCESSCTRL_DMA_NSU_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_OFFSET _u(0x00000048)
#define ACCESSCTRL_USBCTRL_BITS _u(0x000000ff)
#define ACCESSCTRL_USBCTRL_RESET _u(0x000000fc)
#define ACCESSCTRL_USBCTRL_DBG_RESET _u(0x1)
#define ACCESSCTRL_USBCTRL_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_USBCTRL_DBG_MSB _u(7)
#define ACCESSCTRL_USBCTRL_DBG_LSB _u(7)
#define ACCESSCTRL_USBCTRL_DBG_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_DMA_RESET _u(0x1)
#define ACCESSCTRL_USBCTRL_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_USBCTRL_DMA_MSB _u(6)
#define ACCESSCTRL_USBCTRL_DMA_LSB _u(6)
#define ACCESSCTRL_USBCTRL_DMA_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_CORE1_RESET _u(0x1)
#define ACCESSCTRL_USBCTRL_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_USBCTRL_CORE1_MSB _u(5)
#define ACCESSCTRL_USBCTRL_CORE1_LSB _u(5)
#define ACCESSCTRL_USBCTRL_CORE1_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_CORE0_RESET _u(0x1)
#define ACCESSCTRL_USBCTRL_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_USBCTRL_CORE0_MSB _u(4)
#define ACCESSCTRL_USBCTRL_CORE0_LSB _u(4)
#define ACCESSCTRL_USBCTRL_CORE0_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_SP_RESET _u(0x1)
#define ACCESSCTRL_USBCTRL_SP_BITS _u(0x00000008)
#define ACCESSCTRL_USBCTRL_SP_MSB _u(3)
#define ACCESSCTRL_USBCTRL_SP_LSB _u(3)
#define ACCESSCTRL_USBCTRL_SP_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_SU_RESET _u(0x1)
#define ACCESSCTRL_USBCTRL_SU_BITS _u(0x00000004)
#define ACCESSCTRL_USBCTRL_SU_MSB _u(2)
#define ACCESSCTRL_USBCTRL_SU_LSB _u(2)
#define ACCESSCTRL_USBCTRL_SU_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_NSP_RESET _u(0x0)
#define ACCESSCTRL_USBCTRL_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_USBCTRL_NSP_MSB _u(1)
#define ACCESSCTRL_USBCTRL_NSP_LSB _u(1)
#define ACCESSCTRL_USBCTRL_NSP_ACCESS "RW"
#define ACCESSCTRL_USBCTRL_NSU_RESET _u(0x0)
#define ACCESSCTRL_USBCTRL_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_USBCTRL_NSU_MSB _u(0)
#define ACCESSCTRL_USBCTRL_NSU_LSB _u(0)
#define ACCESSCTRL_USBCTRL_NSU_ACCESS "RW"
#define ACCESSCTRL_PIO0_OFFSET _u(0x0000004c)
#define ACCESSCTRL_PIO0_BITS _u(0x000000ff)
#define ACCESSCTRL_PIO0_RESET _u(0x000000fc)
#define ACCESSCTRL_PIO0_DBG_RESET _u(0x1)
#define ACCESSCTRL_PIO0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PIO0_DBG_MSB _u(7)
#define ACCESSCTRL_PIO0_DBG_LSB _u(7)
#define ACCESSCTRL_PIO0_DBG_ACCESS "RW"
#define ACCESSCTRL_PIO0_DMA_RESET _u(0x1)
#define ACCESSCTRL_PIO0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PIO0_DMA_MSB _u(6)
#define ACCESSCTRL_PIO0_DMA_LSB _u(6)
#define ACCESSCTRL_PIO0_DMA_ACCESS "RW"
#define ACCESSCTRL_PIO0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PIO0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PIO0_CORE1_MSB _u(5)
#define ACCESSCTRL_PIO0_CORE1_LSB _u(5)
#define ACCESSCTRL_PIO0_CORE1_ACCESS "RW"
#define ACCESSCTRL_PIO0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PIO0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PIO0_CORE0_MSB _u(4)
#define ACCESSCTRL_PIO0_CORE0_LSB _u(4)
#define ACCESSCTRL_PIO0_CORE0_ACCESS "RW"
#define ACCESSCTRL_PIO0_SP_RESET _u(0x1)
#define ACCESSCTRL_PIO0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PIO0_SP_MSB _u(3)
#define ACCESSCTRL_PIO0_SP_LSB _u(3)
#define ACCESSCTRL_PIO0_SP_ACCESS "RW"
#define ACCESSCTRL_PIO0_SU_RESET _u(0x1)
#define ACCESSCTRL_PIO0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PIO0_SU_MSB _u(2)
#define ACCESSCTRL_PIO0_SU_LSB _u(2)
#define ACCESSCTRL_PIO0_SU_ACCESS "RW"
#define ACCESSCTRL_PIO0_NSP_RESET _u(0x0)
#define ACCESSCTRL_PIO0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PIO0_NSP_MSB _u(1)
#define ACCESSCTRL_PIO0_NSP_LSB _u(1)
#define ACCESSCTRL_PIO0_NSP_ACCESS "RW"
#define ACCESSCTRL_PIO0_NSU_RESET _u(0x0)
#define ACCESSCTRL_PIO0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PIO0_NSU_MSB _u(0)
#define ACCESSCTRL_PIO0_NSU_LSB _u(0)
#define ACCESSCTRL_PIO0_NSU_ACCESS "RW"
#define ACCESSCTRL_PIO1_OFFSET _u(0x00000050)
#define ACCESSCTRL_PIO1_BITS _u(0x000000ff)
#define ACCESSCTRL_PIO1_RESET _u(0x000000fc)
#define ACCESSCTRL_PIO1_DBG_RESET _u(0x1)
#define ACCESSCTRL_PIO1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PIO1_DBG_MSB _u(7)
#define ACCESSCTRL_PIO1_DBG_LSB _u(7)
#define ACCESSCTRL_PIO1_DBG_ACCESS "RW"
#define ACCESSCTRL_PIO1_DMA_RESET _u(0x1)
#define ACCESSCTRL_PIO1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PIO1_DMA_MSB _u(6)
#define ACCESSCTRL_PIO1_DMA_LSB _u(6)
#define ACCESSCTRL_PIO1_DMA_ACCESS "RW"
#define ACCESSCTRL_PIO1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PIO1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PIO1_CORE1_MSB _u(5)
#define ACCESSCTRL_PIO1_CORE1_LSB _u(5)
#define ACCESSCTRL_PIO1_CORE1_ACCESS "RW"
#define ACCESSCTRL_PIO1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PIO1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PIO1_CORE0_MSB _u(4)
#define ACCESSCTRL_PIO1_CORE0_LSB _u(4)
#define ACCESSCTRL_PIO1_CORE0_ACCESS "RW"
#define ACCESSCTRL_PIO1_SP_RESET _u(0x1)
#define ACCESSCTRL_PIO1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PIO1_SP_MSB _u(3)
#define ACCESSCTRL_PIO1_SP_LSB _u(3)
#define ACCESSCTRL_PIO1_SP_ACCESS "RW"
#define ACCESSCTRL_PIO1_SU_RESET _u(0x1)
#define ACCESSCTRL_PIO1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PIO1_SU_MSB _u(2)
#define ACCESSCTRL_PIO1_SU_LSB _u(2)
#define ACCESSCTRL_PIO1_SU_ACCESS "RW"
#define ACCESSCTRL_PIO1_NSP_RESET _u(0x0)
#define ACCESSCTRL_PIO1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PIO1_NSP_MSB _u(1)
#define ACCESSCTRL_PIO1_NSP_LSB _u(1)
#define ACCESSCTRL_PIO1_NSP_ACCESS "RW"
#define ACCESSCTRL_PIO1_NSU_RESET _u(0x0)
#define ACCESSCTRL_PIO1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PIO1_NSU_MSB _u(0)
#define ACCESSCTRL_PIO1_NSU_LSB _u(0)
#define ACCESSCTRL_PIO1_NSU_ACCESS "RW"
#define ACCESSCTRL_PIO2_OFFSET _u(0x00000054)
#define ACCESSCTRL_PIO2_BITS _u(0x000000ff)
#define ACCESSCTRL_PIO2_RESET _u(0x000000fc)
#define ACCESSCTRL_PIO2_DBG_RESET _u(0x1)
#define ACCESSCTRL_PIO2_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PIO2_DBG_MSB _u(7)
#define ACCESSCTRL_PIO2_DBG_LSB _u(7)
#define ACCESSCTRL_PIO2_DBG_ACCESS "RW"
#define ACCESSCTRL_PIO2_DMA_RESET _u(0x1)
#define ACCESSCTRL_PIO2_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PIO2_DMA_MSB _u(6)
#define ACCESSCTRL_PIO2_DMA_LSB _u(6)
#define ACCESSCTRL_PIO2_DMA_ACCESS "RW"
#define ACCESSCTRL_PIO2_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PIO2_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PIO2_CORE1_MSB _u(5)
#define ACCESSCTRL_PIO2_CORE1_LSB _u(5)
#define ACCESSCTRL_PIO2_CORE1_ACCESS "RW"
#define ACCESSCTRL_PIO2_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PIO2_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PIO2_CORE0_MSB _u(4)
#define ACCESSCTRL_PIO2_CORE0_LSB _u(4)
#define ACCESSCTRL_PIO2_CORE0_ACCESS "RW"
#define ACCESSCTRL_PIO2_SP_RESET _u(0x1)
#define ACCESSCTRL_PIO2_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PIO2_SP_MSB _u(3)
#define ACCESSCTRL_PIO2_SP_LSB _u(3)
#define ACCESSCTRL_PIO2_SP_ACCESS "RW"
#define ACCESSCTRL_PIO2_SU_RESET _u(0x1)
#define ACCESSCTRL_PIO2_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PIO2_SU_MSB _u(2)
#define ACCESSCTRL_PIO2_SU_LSB _u(2)
#define ACCESSCTRL_PIO2_SU_ACCESS "RW"
#define ACCESSCTRL_PIO2_NSP_RESET _u(0x0)
#define ACCESSCTRL_PIO2_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PIO2_NSP_MSB _u(1)
#define ACCESSCTRL_PIO2_NSP_LSB _u(1)
#define ACCESSCTRL_PIO2_NSP_ACCESS "RW"
#define ACCESSCTRL_PIO2_NSU_RESET _u(0x0)
#define ACCESSCTRL_PIO2_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PIO2_NSU_MSB _u(0)
#define ACCESSCTRL_PIO2_NSU_LSB _u(0)
#define ACCESSCTRL_PIO2_NSU_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_OFFSET _u(0x00000058)
#define ACCESSCTRL_CORESIGHT_TRACE_BITS _u(0x000000ff)
#define ACCESSCTRL_CORESIGHT_TRACE_RESET _u(0x000000b8)
#define ACCESSCTRL_CORESIGHT_TRACE_DBG_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_TRACE_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_CORESIGHT_TRACE_DBG_MSB _u(7)
#define ACCESSCTRL_CORESIGHT_TRACE_DBG_LSB _u(7)
#define ACCESSCTRL_CORESIGHT_TRACE_DBG_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_DMA_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_TRACE_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_CORESIGHT_TRACE_DMA_MSB _u(6)
#define ACCESSCTRL_CORESIGHT_TRACE_DMA_LSB _u(6)
#define ACCESSCTRL_CORESIGHT_TRACE_DMA_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_MSB _u(5)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_LSB _u(5)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE1_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_MSB _u(4)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_LSB _u(4)
#define ACCESSCTRL_CORESIGHT_TRACE_CORE0_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_SP_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_TRACE_SP_BITS _u(0x00000008)
#define ACCESSCTRL_CORESIGHT_TRACE_SP_MSB _u(3)
#define ACCESSCTRL_CORESIGHT_TRACE_SP_LSB _u(3)
#define ACCESSCTRL_CORESIGHT_TRACE_SP_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_SU_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_TRACE_SU_BITS _u(0x00000004)
#define ACCESSCTRL_CORESIGHT_TRACE_SU_MSB _u(2)
#define ACCESSCTRL_CORESIGHT_TRACE_SU_LSB _u(2)
#define ACCESSCTRL_CORESIGHT_TRACE_SU_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_NSP_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_TRACE_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_CORESIGHT_TRACE_NSP_MSB _u(1)
#define ACCESSCTRL_CORESIGHT_TRACE_NSP_LSB _u(1)
#define ACCESSCTRL_CORESIGHT_TRACE_NSP_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_TRACE_NSU_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_TRACE_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_CORESIGHT_TRACE_NSU_MSB _u(0)
#define ACCESSCTRL_CORESIGHT_TRACE_NSU_LSB _u(0)
#define ACCESSCTRL_CORESIGHT_TRACE_NSU_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_OFFSET _u(0x0000005c)
#define ACCESSCTRL_CORESIGHT_PERIPH_BITS _u(0x000000ff)
#define ACCESSCTRL_CORESIGHT_PERIPH_RESET _u(0x000000b8)
#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_MSB _u(7)
#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_LSB _u(7)
#define ACCESSCTRL_CORESIGHT_PERIPH_DBG_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_MSB _u(6)
#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_LSB _u(6)
#define ACCESSCTRL_CORESIGHT_PERIPH_DMA_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_MSB _u(5)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_LSB _u(5)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE1_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_MSB _u(4)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_LSB _u(4)
#define ACCESSCTRL_CORESIGHT_PERIPH_CORE0_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_SP_RESET _u(0x1)
#define ACCESSCTRL_CORESIGHT_PERIPH_SP_BITS _u(0x00000008)
#define ACCESSCTRL_CORESIGHT_PERIPH_SP_MSB _u(3)
#define ACCESSCTRL_CORESIGHT_PERIPH_SP_LSB _u(3)
#define ACCESSCTRL_CORESIGHT_PERIPH_SP_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_SU_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_PERIPH_SU_BITS _u(0x00000004)
#define ACCESSCTRL_CORESIGHT_PERIPH_SU_MSB _u(2)
#define ACCESSCTRL_CORESIGHT_PERIPH_SU_LSB _u(2)
#define ACCESSCTRL_CORESIGHT_PERIPH_SU_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_MSB _u(1)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_LSB _u(1)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSP_ACCESS "RW"
#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_RESET _u(0x0)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_MSB _u(0)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_LSB _u(0)
#define ACCESSCTRL_CORESIGHT_PERIPH_NSU_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_OFFSET _u(0x00000060)
#define ACCESSCTRL_SYSINFO_BITS _u(0x000000ff)
#define ACCESSCTRL_SYSINFO_RESET _u(0x000000ff)
#define ACCESSCTRL_SYSINFO_DBG_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SYSINFO_DBG_MSB _u(7)
#define ACCESSCTRL_SYSINFO_DBG_LSB _u(7)
#define ACCESSCTRL_SYSINFO_DBG_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_DMA_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SYSINFO_DMA_MSB _u(6)
#define ACCESSCTRL_SYSINFO_DMA_LSB _u(6)
#define ACCESSCTRL_SYSINFO_DMA_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SYSINFO_CORE1_MSB _u(5)
#define ACCESSCTRL_SYSINFO_CORE1_LSB _u(5)
#define ACCESSCTRL_SYSINFO_CORE1_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SYSINFO_CORE0_MSB _u(4)
#define ACCESSCTRL_SYSINFO_CORE0_LSB _u(4)
#define ACCESSCTRL_SYSINFO_CORE0_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_SP_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SYSINFO_SP_MSB _u(3)
#define ACCESSCTRL_SYSINFO_SP_LSB _u(3)
#define ACCESSCTRL_SYSINFO_SP_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_SU_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SYSINFO_SU_MSB _u(2)
#define ACCESSCTRL_SYSINFO_SU_LSB _u(2)
#define ACCESSCTRL_SYSINFO_SU_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_NSP_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SYSINFO_NSP_MSB _u(1)
#define ACCESSCTRL_SYSINFO_NSP_LSB _u(1)
#define ACCESSCTRL_SYSINFO_NSP_ACCESS "RW"
#define ACCESSCTRL_SYSINFO_NSU_RESET _u(0x1)
#define ACCESSCTRL_SYSINFO_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SYSINFO_NSU_MSB _u(0)
#define ACCESSCTRL_SYSINFO_NSU_LSB _u(0)
#define ACCESSCTRL_SYSINFO_NSU_ACCESS "RW"
#define ACCESSCTRL_RESETS_OFFSET _u(0x00000064)
#define ACCESSCTRL_RESETS_BITS _u(0x000000ff)
#define ACCESSCTRL_RESETS_RESET _u(0x000000fc)
#define ACCESSCTRL_RESETS_DBG_RESET _u(0x1)
#define ACCESSCTRL_RESETS_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_RESETS_DBG_MSB _u(7)
#define ACCESSCTRL_RESETS_DBG_LSB _u(7)
#define ACCESSCTRL_RESETS_DBG_ACCESS "RW"
#define ACCESSCTRL_RESETS_DMA_RESET _u(0x1)
#define ACCESSCTRL_RESETS_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_RESETS_DMA_MSB _u(6)
#define ACCESSCTRL_RESETS_DMA_LSB _u(6)
#define ACCESSCTRL_RESETS_DMA_ACCESS "RW"
#define ACCESSCTRL_RESETS_CORE1_RESET _u(0x1)
#define ACCESSCTRL_RESETS_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_RESETS_CORE1_MSB _u(5)
#define ACCESSCTRL_RESETS_CORE1_LSB _u(5)
#define ACCESSCTRL_RESETS_CORE1_ACCESS "RW"
#define ACCESSCTRL_RESETS_CORE0_RESET _u(0x1)
#define ACCESSCTRL_RESETS_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_RESETS_CORE0_MSB _u(4)
#define ACCESSCTRL_RESETS_CORE0_LSB _u(4)
#define ACCESSCTRL_RESETS_CORE0_ACCESS "RW"
#define ACCESSCTRL_RESETS_SP_RESET _u(0x1)
#define ACCESSCTRL_RESETS_SP_BITS _u(0x00000008)
#define ACCESSCTRL_RESETS_SP_MSB _u(3)
#define ACCESSCTRL_RESETS_SP_LSB _u(3)
#define ACCESSCTRL_RESETS_SP_ACCESS "RW"
#define ACCESSCTRL_RESETS_SU_RESET _u(0x1)
#define ACCESSCTRL_RESETS_SU_BITS _u(0x00000004)
#define ACCESSCTRL_RESETS_SU_MSB _u(2)
#define ACCESSCTRL_RESETS_SU_LSB _u(2)
#define ACCESSCTRL_RESETS_SU_ACCESS "RW"
#define ACCESSCTRL_RESETS_NSP_RESET _u(0x0)
#define ACCESSCTRL_RESETS_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_RESETS_NSP_MSB _u(1)
#define ACCESSCTRL_RESETS_NSP_LSB _u(1)
#define ACCESSCTRL_RESETS_NSP_ACCESS "RW"
#define ACCESSCTRL_RESETS_NSU_RESET _u(0x0)
#define ACCESSCTRL_RESETS_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_RESETS_NSU_MSB _u(0)
#define ACCESSCTRL_RESETS_NSU_LSB _u(0)
#define ACCESSCTRL_RESETS_NSU_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_OFFSET _u(0x00000068)
#define ACCESSCTRL_IO_BANK0_BITS _u(0x000000ff)
#define ACCESSCTRL_IO_BANK0_RESET _u(0x000000fc)
#define ACCESSCTRL_IO_BANK0_DBG_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_IO_BANK0_DBG_MSB _u(7)
#define ACCESSCTRL_IO_BANK0_DBG_LSB _u(7)
#define ACCESSCTRL_IO_BANK0_DBG_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_DMA_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_IO_BANK0_DMA_MSB _u(6)
#define ACCESSCTRL_IO_BANK0_DMA_LSB _u(6)
#define ACCESSCTRL_IO_BANK0_DMA_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_IO_BANK0_CORE1_MSB _u(5)
#define ACCESSCTRL_IO_BANK0_CORE1_LSB _u(5)
#define ACCESSCTRL_IO_BANK0_CORE1_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_IO_BANK0_CORE0_MSB _u(4)
#define ACCESSCTRL_IO_BANK0_CORE0_LSB _u(4)
#define ACCESSCTRL_IO_BANK0_CORE0_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_SP_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_IO_BANK0_SP_MSB _u(3)
#define ACCESSCTRL_IO_BANK0_SP_LSB _u(3)
#define ACCESSCTRL_IO_BANK0_SP_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_SU_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_IO_BANK0_SU_MSB _u(2)
#define ACCESSCTRL_IO_BANK0_SU_LSB _u(2)
#define ACCESSCTRL_IO_BANK0_SU_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_NSP_RESET _u(0x0)
#define ACCESSCTRL_IO_BANK0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_IO_BANK0_NSP_MSB _u(1)
#define ACCESSCTRL_IO_BANK0_NSP_LSB _u(1)
#define ACCESSCTRL_IO_BANK0_NSP_ACCESS "RW"
#define ACCESSCTRL_IO_BANK0_NSU_RESET _u(0x0)
#define ACCESSCTRL_IO_BANK0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_IO_BANK0_NSU_MSB _u(0)
#define ACCESSCTRL_IO_BANK0_NSU_LSB _u(0)
#define ACCESSCTRL_IO_BANK0_NSU_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_OFFSET _u(0x0000006c)
#define ACCESSCTRL_IO_BANK1_BITS _u(0x000000ff)
#define ACCESSCTRL_IO_BANK1_RESET _u(0x000000fc)
#define ACCESSCTRL_IO_BANK1_DBG_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_IO_BANK1_DBG_MSB _u(7)
#define ACCESSCTRL_IO_BANK1_DBG_LSB _u(7)
#define ACCESSCTRL_IO_BANK1_DBG_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_DMA_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_IO_BANK1_DMA_MSB _u(6)
#define ACCESSCTRL_IO_BANK1_DMA_LSB _u(6)
#define ACCESSCTRL_IO_BANK1_DMA_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_IO_BANK1_CORE1_MSB _u(5)
#define ACCESSCTRL_IO_BANK1_CORE1_LSB _u(5)
#define ACCESSCTRL_IO_BANK1_CORE1_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_IO_BANK1_CORE0_MSB _u(4)
#define ACCESSCTRL_IO_BANK1_CORE0_LSB _u(4)
#define ACCESSCTRL_IO_BANK1_CORE0_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_SP_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_IO_BANK1_SP_MSB _u(3)
#define ACCESSCTRL_IO_BANK1_SP_LSB _u(3)
#define ACCESSCTRL_IO_BANK1_SP_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_SU_RESET _u(0x1)
#define ACCESSCTRL_IO_BANK1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_IO_BANK1_SU_MSB _u(2)
#define ACCESSCTRL_IO_BANK1_SU_LSB _u(2)
#define ACCESSCTRL_IO_BANK1_SU_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_NSP_RESET _u(0x0)
#define ACCESSCTRL_IO_BANK1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_IO_BANK1_NSP_MSB _u(1)
#define ACCESSCTRL_IO_BANK1_NSP_LSB _u(1)
#define ACCESSCTRL_IO_BANK1_NSP_ACCESS "RW"
#define ACCESSCTRL_IO_BANK1_NSU_RESET _u(0x0)
#define ACCESSCTRL_IO_BANK1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_IO_BANK1_NSU_MSB _u(0)
#define ACCESSCTRL_IO_BANK1_NSU_LSB _u(0)
#define ACCESSCTRL_IO_BANK1_NSU_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_OFFSET _u(0x00000070)
#define ACCESSCTRL_PADS_BANK0_BITS _u(0x000000ff)
#define ACCESSCTRL_PADS_BANK0_RESET _u(0x000000fc)
#define ACCESSCTRL_PADS_BANK0_DBG_RESET _u(0x1)
#define ACCESSCTRL_PADS_BANK0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PADS_BANK0_DBG_MSB _u(7)
#define ACCESSCTRL_PADS_BANK0_DBG_LSB _u(7)
#define ACCESSCTRL_PADS_BANK0_DBG_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_DMA_RESET _u(0x1)
#define ACCESSCTRL_PADS_BANK0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PADS_BANK0_DMA_MSB _u(6)
#define ACCESSCTRL_PADS_BANK0_DMA_LSB _u(6)
#define ACCESSCTRL_PADS_BANK0_DMA_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PADS_BANK0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PADS_BANK0_CORE1_MSB _u(5)
#define ACCESSCTRL_PADS_BANK0_CORE1_LSB _u(5)
#define ACCESSCTRL_PADS_BANK0_CORE1_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PADS_BANK0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PADS_BANK0_CORE0_MSB _u(4)
#define ACCESSCTRL_PADS_BANK0_CORE0_LSB _u(4)
#define ACCESSCTRL_PADS_BANK0_CORE0_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_SP_RESET _u(0x1)
#define ACCESSCTRL_PADS_BANK0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PADS_BANK0_SP_MSB _u(3)
#define ACCESSCTRL_PADS_BANK0_SP_LSB _u(3)
#define ACCESSCTRL_PADS_BANK0_SP_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_SU_RESET _u(0x1)
#define ACCESSCTRL_PADS_BANK0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PADS_BANK0_SU_MSB _u(2)
#define ACCESSCTRL_PADS_BANK0_SU_LSB _u(2)
#define ACCESSCTRL_PADS_BANK0_SU_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_NSP_RESET _u(0x0)
#define ACCESSCTRL_PADS_BANK0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PADS_BANK0_NSP_MSB _u(1)
#define ACCESSCTRL_PADS_BANK0_NSP_LSB _u(1)
#define ACCESSCTRL_PADS_BANK0_NSP_ACCESS "RW"
#define ACCESSCTRL_PADS_BANK0_NSU_RESET _u(0x0)
#define ACCESSCTRL_PADS_BANK0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PADS_BANK0_NSU_MSB _u(0)
#define ACCESSCTRL_PADS_BANK0_NSU_LSB _u(0)
#define ACCESSCTRL_PADS_BANK0_NSU_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_OFFSET _u(0x00000074)
#define ACCESSCTRL_PADS_QSPI_BITS _u(0x000000ff)
#define ACCESSCTRL_PADS_QSPI_RESET _u(0x000000fc)
#define ACCESSCTRL_PADS_QSPI_DBG_RESET _u(0x1)
#define ACCESSCTRL_PADS_QSPI_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PADS_QSPI_DBG_MSB _u(7)
#define ACCESSCTRL_PADS_QSPI_DBG_LSB _u(7)
#define ACCESSCTRL_PADS_QSPI_DBG_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_DMA_RESET _u(0x1)
#define ACCESSCTRL_PADS_QSPI_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PADS_QSPI_DMA_MSB _u(6)
#define ACCESSCTRL_PADS_QSPI_DMA_LSB _u(6)
#define ACCESSCTRL_PADS_QSPI_DMA_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PADS_QSPI_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PADS_QSPI_CORE1_MSB _u(5)
#define ACCESSCTRL_PADS_QSPI_CORE1_LSB _u(5)
#define ACCESSCTRL_PADS_QSPI_CORE1_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PADS_QSPI_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PADS_QSPI_CORE0_MSB _u(4)
#define ACCESSCTRL_PADS_QSPI_CORE0_LSB _u(4)
#define ACCESSCTRL_PADS_QSPI_CORE0_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_SP_RESET _u(0x1)
#define ACCESSCTRL_PADS_QSPI_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PADS_QSPI_SP_MSB _u(3)
#define ACCESSCTRL_PADS_QSPI_SP_LSB _u(3)
#define ACCESSCTRL_PADS_QSPI_SP_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_SU_RESET _u(0x1)
#define ACCESSCTRL_PADS_QSPI_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PADS_QSPI_SU_MSB _u(2)
#define ACCESSCTRL_PADS_QSPI_SU_LSB _u(2)
#define ACCESSCTRL_PADS_QSPI_SU_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_NSP_RESET _u(0x0)
#define ACCESSCTRL_PADS_QSPI_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PADS_QSPI_NSP_MSB _u(1)
#define ACCESSCTRL_PADS_QSPI_NSP_LSB _u(1)
#define ACCESSCTRL_PADS_QSPI_NSP_ACCESS "RW"
#define ACCESSCTRL_PADS_QSPI_NSU_RESET _u(0x0)
#define ACCESSCTRL_PADS_QSPI_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PADS_QSPI_NSU_MSB _u(0)
#define ACCESSCTRL_PADS_QSPI_NSU_LSB _u(0)
#define ACCESSCTRL_PADS_QSPI_NSU_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_OFFSET _u(0x00000078)
#define ACCESSCTRL_BUSCTRL_BITS _u(0x000000ff)
#define ACCESSCTRL_BUSCTRL_RESET _u(0x000000fc)
#define ACCESSCTRL_BUSCTRL_DBG_RESET _u(0x1)
#define ACCESSCTRL_BUSCTRL_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_BUSCTRL_DBG_MSB _u(7)
#define ACCESSCTRL_BUSCTRL_DBG_LSB _u(7)
#define ACCESSCTRL_BUSCTRL_DBG_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_DMA_RESET _u(0x1)
#define ACCESSCTRL_BUSCTRL_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_BUSCTRL_DMA_MSB _u(6)
#define ACCESSCTRL_BUSCTRL_DMA_LSB _u(6)
#define ACCESSCTRL_BUSCTRL_DMA_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_CORE1_RESET _u(0x1)
#define ACCESSCTRL_BUSCTRL_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_BUSCTRL_CORE1_MSB _u(5)
#define ACCESSCTRL_BUSCTRL_CORE1_LSB _u(5)
#define ACCESSCTRL_BUSCTRL_CORE1_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_CORE0_RESET _u(0x1)
#define ACCESSCTRL_BUSCTRL_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_BUSCTRL_CORE0_MSB _u(4)
#define ACCESSCTRL_BUSCTRL_CORE0_LSB _u(4)
#define ACCESSCTRL_BUSCTRL_CORE0_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_SP_RESET _u(0x1)
#define ACCESSCTRL_BUSCTRL_SP_BITS _u(0x00000008)
#define ACCESSCTRL_BUSCTRL_SP_MSB _u(3)
#define ACCESSCTRL_BUSCTRL_SP_LSB _u(3)
#define ACCESSCTRL_BUSCTRL_SP_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_SU_RESET _u(0x1)
#define ACCESSCTRL_BUSCTRL_SU_BITS _u(0x00000004)
#define ACCESSCTRL_BUSCTRL_SU_MSB _u(2)
#define ACCESSCTRL_BUSCTRL_SU_LSB _u(2)
#define ACCESSCTRL_BUSCTRL_SU_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_NSP_RESET _u(0x0)
#define ACCESSCTRL_BUSCTRL_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_BUSCTRL_NSP_MSB _u(1)
#define ACCESSCTRL_BUSCTRL_NSP_LSB _u(1)
#define ACCESSCTRL_BUSCTRL_NSP_ACCESS "RW"
#define ACCESSCTRL_BUSCTRL_NSU_RESET _u(0x0)
#define ACCESSCTRL_BUSCTRL_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_BUSCTRL_NSU_MSB _u(0)
#define ACCESSCTRL_BUSCTRL_NSU_LSB _u(0)
#define ACCESSCTRL_BUSCTRL_NSU_ACCESS "RW"
#define ACCESSCTRL_ADC0_OFFSET _u(0x0000007c)
#define ACCESSCTRL_ADC0_BITS _u(0x000000ff)
#define ACCESSCTRL_ADC0_RESET _u(0x000000fc)
#define ACCESSCTRL_ADC0_DBG_RESET _u(0x1)
#define ACCESSCTRL_ADC0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_ADC0_DBG_MSB _u(7)
#define ACCESSCTRL_ADC0_DBG_LSB _u(7)
#define ACCESSCTRL_ADC0_DBG_ACCESS "RW"
#define ACCESSCTRL_ADC0_DMA_RESET _u(0x1)
#define ACCESSCTRL_ADC0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_ADC0_DMA_MSB _u(6)
#define ACCESSCTRL_ADC0_DMA_LSB _u(6)
#define ACCESSCTRL_ADC0_DMA_ACCESS "RW"
#define ACCESSCTRL_ADC0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_ADC0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_ADC0_CORE1_MSB _u(5)
#define ACCESSCTRL_ADC0_CORE1_LSB _u(5)
#define ACCESSCTRL_ADC0_CORE1_ACCESS "RW"
#define ACCESSCTRL_ADC0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_ADC0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_ADC0_CORE0_MSB _u(4)
#define ACCESSCTRL_ADC0_CORE0_LSB _u(4)
#define ACCESSCTRL_ADC0_CORE0_ACCESS "RW"
#define ACCESSCTRL_ADC0_SP_RESET _u(0x1)
#define ACCESSCTRL_ADC0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_ADC0_SP_MSB _u(3)
#define ACCESSCTRL_ADC0_SP_LSB _u(3)
#define ACCESSCTRL_ADC0_SP_ACCESS "RW"
#define ACCESSCTRL_ADC0_SU_RESET _u(0x1)
#define ACCESSCTRL_ADC0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_ADC0_SU_MSB _u(2)
#define ACCESSCTRL_ADC0_SU_LSB _u(2)
#define ACCESSCTRL_ADC0_SU_ACCESS "RW"
#define ACCESSCTRL_ADC0_NSP_RESET _u(0x0)
#define ACCESSCTRL_ADC0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_ADC0_NSP_MSB _u(1)
#define ACCESSCTRL_ADC0_NSP_LSB _u(1)
#define ACCESSCTRL_ADC0_NSP_ACCESS "RW"
#define ACCESSCTRL_ADC0_NSU_RESET _u(0x0)
#define ACCESSCTRL_ADC0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_ADC0_NSU_MSB _u(0)
#define ACCESSCTRL_ADC0_NSU_LSB _u(0)
#define ACCESSCTRL_ADC0_NSU_ACCESS "RW"
#define ACCESSCTRL_HSTX_OFFSET _u(0x00000080)
#define ACCESSCTRL_HSTX_BITS _u(0x000000ff)
#define ACCESSCTRL_HSTX_RESET _u(0x000000fc)
#define ACCESSCTRL_HSTX_DBG_RESET _u(0x1)
#define ACCESSCTRL_HSTX_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_HSTX_DBG_MSB _u(7)
#define ACCESSCTRL_HSTX_DBG_LSB _u(7)
#define ACCESSCTRL_HSTX_DBG_ACCESS "RW"
#define ACCESSCTRL_HSTX_DMA_RESET _u(0x1)
#define ACCESSCTRL_HSTX_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_HSTX_DMA_MSB _u(6)
#define ACCESSCTRL_HSTX_DMA_LSB _u(6)
#define ACCESSCTRL_HSTX_DMA_ACCESS "RW"
#define ACCESSCTRL_HSTX_CORE1_RESET _u(0x1)
#define ACCESSCTRL_HSTX_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_HSTX_CORE1_MSB _u(5)
#define ACCESSCTRL_HSTX_CORE1_LSB _u(5)
#define ACCESSCTRL_HSTX_CORE1_ACCESS "RW"
#define ACCESSCTRL_HSTX_CORE0_RESET _u(0x1)
#define ACCESSCTRL_HSTX_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_HSTX_CORE0_MSB _u(4)
#define ACCESSCTRL_HSTX_CORE0_LSB _u(4)
#define ACCESSCTRL_HSTX_CORE0_ACCESS "RW"
#define ACCESSCTRL_HSTX_SP_RESET _u(0x1)
#define ACCESSCTRL_HSTX_SP_BITS _u(0x00000008)
#define ACCESSCTRL_HSTX_SP_MSB _u(3)
#define ACCESSCTRL_HSTX_SP_LSB _u(3)
#define ACCESSCTRL_HSTX_SP_ACCESS "RW"
#define ACCESSCTRL_HSTX_SU_RESET _u(0x1)
#define ACCESSCTRL_HSTX_SU_BITS _u(0x00000004)
#define ACCESSCTRL_HSTX_SU_MSB _u(2)
#define ACCESSCTRL_HSTX_SU_LSB _u(2)
#define ACCESSCTRL_HSTX_SU_ACCESS "RW"
#define ACCESSCTRL_HSTX_NSP_RESET _u(0x0)
#define ACCESSCTRL_HSTX_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_HSTX_NSP_MSB _u(1)
#define ACCESSCTRL_HSTX_NSP_LSB _u(1)
#define ACCESSCTRL_HSTX_NSP_ACCESS "RW"
#define ACCESSCTRL_HSTX_NSU_RESET _u(0x0)
#define ACCESSCTRL_HSTX_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_HSTX_NSU_MSB _u(0)
#define ACCESSCTRL_HSTX_NSU_LSB _u(0)
#define ACCESSCTRL_HSTX_NSU_ACCESS "RW"
#define ACCESSCTRL_I2C0_OFFSET _u(0x00000084)
#define ACCESSCTRL_I2C0_BITS _u(0x000000ff)
#define ACCESSCTRL_I2C0_RESET _u(0x000000fc)
#define ACCESSCTRL_I2C0_DBG_RESET _u(0x1)
#define ACCESSCTRL_I2C0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_I2C0_DBG_MSB _u(7)
#define ACCESSCTRL_I2C0_DBG_LSB _u(7)
#define ACCESSCTRL_I2C0_DBG_ACCESS "RW"
#define ACCESSCTRL_I2C0_DMA_RESET _u(0x1)
#define ACCESSCTRL_I2C0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_I2C0_DMA_MSB _u(6)
#define ACCESSCTRL_I2C0_DMA_LSB _u(6)
#define ACCESSCTRL_I2C0_DMA_ACCESS "RW"
#define ACCESSCTRL_I2C0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_I2C0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_I2C0_CORE1_MSB _u(5)
#define ACCESSCTRL_I2C0_CORE1_LSB _u(5)
#define ACCESSCTRL_I2C0_CORE1_ACCESS "RW"
#define ACCESSCTRL_I2C0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_I2C0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_I2C0_CORE0_MSB _u(4)
#define ACCESSCTRL_I2C0_CORE0_LSB _u(4)
#define ACCESSCTRL_I2C0_CORE0_ACCESS "RW"
#define ACCESSCTRL_I2C0_SP_RESET _u(0x1)
#define ACCESSCTRL_I2C0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_I2C0_SP_MSB _u(3)
#define ACCESSCTRL_I2C0_SP_LSB _u(3)
#define ACCESSCTRL_I2C0_SP_ACCESS "RW"
#define ACCESSCTRL_I2C0_SU_RESET _u(0x1)
#define ACCESSCTRL_I2C0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_I2C0_SU_MSB _u(2)
#define ACCESSCTRL_I2C0_SU_LSB _u(2)
#define ACCESSCTRL_I2C0_SU_ACCESS "RW"
#define ACCESSCTRL_I2C0_NSP_RESET _u(0x0)
#define ACCESSCTRL_I2C0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_I2C0_NSP_MSB _u(1)
#define ACCESSCTRL_I2C0_NSP_LSB _u(1)
#define ACCESSCTRL_I2C0_NSP_ACCESS "RW"
#define ACCESSCTRL_I2C0_NSU_RESET _u(0x0)
#define ACCESSCTRL_I2C0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_I2C0_NSU_MSB _u(0)
#define ACCESSCTRL_I2C0_NSU_LSB _u(0)
#define ACCESSCTRL_I2C0_NSU_ACCESS "RW"
#define ACCESSCTRL_I2C1_OFFSET _u(0x00000088)
#define ACCESSCTRL_I2C1_BITS _u(0x000000ff)
#define ACCESSCTRL_I2C1_RESET _u(0x000000fc)
#define ACCESSCTRL_I2C1_DBG_RESET _u(0x1)
#define ACCESSCTRL_I2C1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_I2C1_DBG_MSB _u(7)
#define ACCESSCTRL_I2C1_DBG_LSB _u(7)
#define ACCESSCTRL_I2C1_DBG_ACCESS "RW"
#define ACCESSCTRL_I2C1_DMA_RESET _u(0x1)
#define ACCESSCTRL_I2C1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_I2C1_DMA_MSB _u(6)
#define ACCESSCTRL_I2C1_DMA_LSB _u(6)
#define ACCESSCTRL_I2C1_DMA_ACCESS "RW"
#define ACCESSCTRL_I2C1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_I2C1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_I2C1_CORE1_MSB _u(5)
#define ACCESSCTRL_I2C1_CORE1_LSB _u(5)
#define ACCESSCTRL_I2C1_CORE1_ACCESS "RW"
#define ACCESSCTRL_I2C1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_I2C1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_I2C1_CORE0_MSB _u(4)
#define ACCESSCTRL_I2C1_CORE0_LSB _u(4)
#define ACCESSCTRL_I2C1_CORE0_ACCESS "RW"
#define ACCESSCTRL_I2C1_SP_RESET _u(0x1)
#define ACCESSCTRL_I2C1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_I2C1_SP_MSB _u(3)
#define ACCESSCTRL_I2C1_SP_LSB _u(3)
#define ACCESSCTRL_I2C1_SP_ACCESS "RW"
#define ACCESSCTRL_I2C1_SU_RESET _u(0x1)
#define ACCESSCTRL_I2C1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_I2C1_SU_MSB _u(2)
#define ACCESSCTRL_I2C1_SU_LSB _u(2)
#define ACCESSCTRL_I2C1_SU_ACCESS "RW"
#define ACCESSCTRL_I2C1_NSP_RESET _u(0x0)
#define ACCESSCTRL_I2C1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_I2C1_NSP_MSB _u(1)
#define ACCESSCTRL_I2C1_NSP_LSB _u(1)
#define ACCESSCTRL_I2C1_NSP_ACCESS "RW"
#define ACCESSCTRL_I2C1_NSU_RESET _u(0x0)
#define ACCESSCTRL_I2C1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_I2C1_NSU_MSB _u(0)
#define ACCESSCTRL_I2C1_NSU_LSB _u(0)
#define ACCESSCTRL_I2C1_NSU_ACCESS "RW"
#define ACCESSCTRL_PWM_OFFSET _u(0x0000008c)
#define ACCESSCTRL_PWM_BITS _u(0x000000ff)
#define ACCESSCTRL_PWM_RESET _u(0x000000fc)
#define ACCESSCTRL_PWM_DBG_RESET _u(0x1)
#define ACCESSCTRL_PWM_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PWM_DBG_MSB _u(7)
#define ACCESSCTRL_PWM_DBG_LSB _u(7)
#define ACCESSCTRL_PWM_DBG_ACCESS "RW"
#define ACCESSCTRL_PWM_DMA_RESET _u(0x1)
#define ACCESSCTRL_PWM_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PWM_DMA_MSB _u(6)
#define ACCESSCTRL_PWM_DMA_LSB _u(6)
#define ACCESSCTRL_PWM_DMA_ACCESS "RW"
#define ACCESSCTRL_PWM_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PWM_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PWM_CORE1_MSB _u(5)
#define ACCESSCTRL_PWM_CORE1_LSB _u(5)
#define ACCESSCTRL_PWM_CORE1_ACCESS "RW"
#define ACCESSCTRL_PWM_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PWM_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PWM_CORE0_MSB _u(4)
#define ACCESSCTRL_PWM_CORE0_LSB _u(4)
#define ACCESSCTRL_PWM_CORE0_ACCESS "RW"
#define ACCESSCTRL_PWM_SP_RESET _u(0x1)
#define ACCESSCTRL_PWM_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PWM_SP_MSB _u(3)
#define ACCESSCTRL_PWM_SP_LSB _u(3)
#define ACCESSCTRL_PWM_SP_ACCESS "RW"
#define ACCESSCTRL_PWM_SU_RESET _u(0x1)
#define ACCESSCTRL_PWM_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PWM_SU_MSB _u(2)
#define ACCESSCTRL_PWM_SU_LSB _u(2)
#define ACCESSCTRL_PWM_SU_ACCESS "RW"
#define ACCESSCTRL_PWM_NSP_RESET _u(0x0)
#define ACCESSCTRL_PWM_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PWM_NSP_MSB _u(1)
#define ACCESSCTRL_PWM_NSP_LSB _u(1)
#define ACCESSCTRL_PWM_NSP_ACCESS "RW"
#define ACCESSCTRL_PWM_NSU_RESET _u(0x0)
#define ACCESSCTRL_PWM_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PWM_NSU_MSB _u(0)
#define ACCESSCTRL_PWM_NSU_LSB _u(0)
#define ACCESSCTRL_PWM_NSU_ACCESS "RW"
#define ACCESSCTRL_SPI0_OFFSET _u(0x00000090)
#define ACCESSCTRL_SPI0_BITS _u(0x000000ff)
#define ACCESSCTRL_SPI0_RESET _u(0x000000fc)
#define ACCESSCTRL_SPI0_DBG_RESET _u(0x1)
#define ACCESSCTRL_SPI0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SPI0_DBG_MSB _u(7)
#define ACCESSCTRL_SPI0_DBG_LSB _u(7)
#define ACCESSCTRL_SPI0_DBG_ACCESS "RW"
#define ACCESSCTRL_SPI0_DMA_RESET _u(0x1)
#define ACCESSCTRL_SPI0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SPI0_DMA_MSB _u(6)
#define ACCESSCTRL_SPI0_DMA_LSB _u(6)
#define ACCESSCTRL_SPI0_DMA_ACCESS "RW"
#define ACCESSCTRL_SPI0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SPI0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SPI0_CORE1_MSB _u(5)
#define ACCESSCTRL_SPI0_CORE1_LSB _u(5)
#define ACCESSCTRL_SPI0_CORE1_ACCESS "RW"
#define ACCESSCTRL_SPI0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SPI0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SPI0_CORE0_MSB _u(4)
#define ACCESSCTRL_SPI0_CORE0_LSB _u(4)
#define ACCESSCTRL_SPI0_CORE0_ACCESS "RW"
#define ACCESSCTRL_SPI0_SP_RESET _u(0x1)
#define ACCESSCTRL_SPI0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SPI0_SP_MSB _u(3)
#define ACCESSCTRL_SPI0_SP_LSB _u(3)
#define ACCESSCTRL_SPI0_SP_ACCESS "RW"
#define ACCESSCTRL_SPI0_SU_RESET _u(0x1)
#define ACCESSCTRL_SPI0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SPI0_SU_MSB _u(2)
#define ACCESSCTRL_SPI0_SU_LSB _u(2)
#define ACCESSCTRL_SPI0_SU_ACCESS "RW"
#define ACCESSCTRL_SPI0_NSP_RESET _u(0x0)
#define ACCESSCTRL_SPI0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SPI0_NSP_MSB _u(1)
#define ACCESSCTRL_SPI0_NSP_LSB _u(1)
#define ACCESSCTRL_SPI0_NSP_ACCESS "RW"
#define ACCESSCTRL_SPI0_NSU_RESET _u(0x0)
#define ACCESSCTRL_SPI0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SPI0_NSU_MSB _u(0)
#define ACCESSCTRL_SPI0_NSU_LSB _u(0)
#define ACCESSCTRL_SPI0_NSU_ACCESS "RW"
#define ACCESSCTRL_SPI1_OFFSET _u(0x00000094)
#define ACCESSCTRL_SPI1_BITS _u(0x000000ff)
#define ACCESSCTRL_SPI1_RESET _u(0x000000fc)
#define ACCESSCTRL_SPI1_DBG_RESET _u(0x1)
#define ACCESSCTRL_SPI1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SPI1_DBG_MSB _u(7)
#define ACCESSCTRL_SPI1_DBG_LSB _u(7)
#define ACCESSCTRL_SPI1_DBG_ACCESS "RW"
#define ACCESSCTRL_SPI1_DMA_RESET _u(0x1)
#define ACCESSCTRL_SPI1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SPI1_DMA_MSB _u(6)
#define ACCESSCTRL_SPI1_DMA_LSB _u(6)
#define ACCESSCTRL_SPI1_DMA_ACCESS "RW"
#define ACCESSCTRL_SPI1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SPI1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SPI1_CORE1_MSB _u(5)
#define ACCESSCTRL_SPI1_CORE1_LSB _u(5)
#define ACCESSCTRL_SPI1_CORE1_ACCESS "RW"
#define ACCESSCTRL_SPI1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SPI1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SPI1_CORE0_MSB _u(4)
#define ACCESSCTRL_SPI1_CORE0_LSB _u(4)
#define ACCESSCTRL_SPI1_CORE0_ACCESS "RW"
#define ACCESSCTRL_SPI1_SP_RESET _u(0x1)
#define ACCESSCTRL_SPI1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SPI1_SP_MSB _u(3)
#define ACCESSCTRL_SPI1_SP_LSB _u(3)
#define ACCESSCTRL_SPI1_SP_ACCESS "RW"
#define ACCESSCTRL_SPI1_SU_RESET _u(0x1)
#define ACCESSCTRL_SPI1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SPI1_SU_MSB _u(2)
#define ACCESSCTRL_SPI1_SU_LSB _u(2)
#define ACCESSCTRL_SPI1_SU_ACCESS "RW"
#define ACCESSCTRL_SPI1_NSP_RESET _u(0x0)
#define ACCESSCTRL_SPI1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SPI1_NSP_MSB _u(1)
#define ACCESSCTRL_SPI1_NSP_LSB _u(1)
#define ACCESSCTRL_SPI1_NSP_ACCESS "RW"
#define ACCESSCTRL_SPI1_NSU_RESET _u(0x0)
#define ACCESSCTRL_SPI1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SPI1_NSU_MSB _u(0)
#define ACCESSCTRL_SPI1_NSU_LSB _u(0)
#define ACCESSCTRL_SPI1_NSU_ACCESS "RW"
#define ACCESSCTRL_TIMER0_OFFSET _u(0x00000098)
#define ACCESSCTRL_TIMER0_BITS _u(0x000000ff)
#define ACCESSCTRL_TIMER0_RESET _u(0x000000fc)
#define ACCESSCTRL_TIMER0_DBG_RESET _u(0x1)
#define ACCESSCTRL_TIMER0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_TIMER0_DBG_MSB _u(7)
#define ACCESSCTRL_TIMER0_DBG_LSB _u(7)
#define ACCESSCTRL_TIMER0_DBG_ACCESS "RW"
#define ACCESSCTRL_TIMER0_DMA_RESET _u(0x1)
#define ACCESSCTRL_TIMER0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_TIMER0_DMA_MSB _u(6)
#define ACCESSCTRL_TIMER0_DMA_LSB _u(6)
#define ACCESSCTRL_TIMER0_DMA_ACCESS "RW"
#define ACCESSCTRL_TIMER0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_TIMER0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_TIMER0_CORE1_MSB _u(5)
#define ACCESSCTRL_TIMER0_CORE1_LSB _u(5)
#define ACCESSCTRL_TIMER0_CORE1_ACCESS "RW"
#define ACCESSCTRL_TIMER0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_TIMER0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_TIMER0_CORE0_MSB _u(4)
#define ACCESSCTRL_TIMER0_CORE0_LSB _u(4)
#define ACCESSCTRL_TIMER0_CORE0_ACCESS "RW"
#define ACCESSCTRL_TIMER0_SP_RESET _u(0x1)
#define ACCESSCTRL_TIMER0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_TIMER0_SP_MSB _u(3)
#define ACCESSCTRL_TIMER0_SP_LSB _u(3)
#define ACCESSCTRL_TIMER0_SP_ACCESS "RW"
#define ACCESSCTRL_TIMER0_SU_RESET _u(0x1)
#define ACCESSCTRL_TIMER0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_TIMER0_SU_MSB _u(2)
#define ACCESSCTRL_TIMER0_SU_LSB _u(2)
#define ACCESSCTRL_TIMER0_SU_ACCESS "RW"
#define ACCESSCTRL_TIMER0_NSP_RESET _u(0x0)
#define ACCESSCTRL_TIMER0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_TIMER0_NSP_MSB _u(1)
#define ACCESSCTRL_TIMER0_NSP_LSB _u(1)
#define ACCESSCTRL_TIMER0_NSP_ACCESS "RW"
#define ACCESSCTRL_TIMER0_NSU_RESET _u(0x0)
#define ACCESSCTRL_TIMER0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_TIMER0_NSU_MSB _u(0)
#define ACCESSCTRL_TIMER0_NSU_LSB _u(0)
#define ACCESSCTRL_TIMER0_NSU_ACCESS "RW"
#define ACCESSCTRL_TIMER1_OFFSET _u(0x0000009c)
#define ACCESSCTRL_TIMER1_BITS _u(0x000000ff)
#define ACCESSCTRL_TIMER1_RESET _u(0x000000fc)
#define ACCESSCTRL_TIMER1_DBG_RESET _u(0x1)
#define ACCESSCTRL_TIMER1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_TIMER1_DBG_MSB _u(7)
#define ACCESSCTRL_TIMER1_DBG_LSB _u(7)
#define ACCESSCTRL_TIMER1_DBG_ACCESS "RW"
#define ACCESSCTRL_TIMER1_DMA_RESET _u(0x1)
#define ACCESSCTRL_TIMER1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_TIMER1_DMA_MSB _u(6)
#define ACCESSCTRL_TIMER1_DMA_LSB _u(6)
#define ACCESSCTRL_TIMER1_DMA_ACCESS "RW"
#define ACCESSCTRL_TIMER1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_TIMER1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_TIMER1_CORE1_MSB _u(5)
#define ACCESSCTRL_TIMER1_CORE1_LSB _u(5)
#define ACCESSCTRL_TIMER1_CORE1_ACCESS "RW"
#define ACCESSCTRL_TIMER1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_TIMER1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_TIMER1_CORE0_MSB _u(4)
#define ACCESSCTRL_TIMER1_CORE0_LSB _u(4)
#define ACCESSCTRL_TIMER1_CORE0_ACCESS "RW"
#define ACCESSCTRL_TIMER1_SP_RESET _u(0x1)
#define ACCESSCTRL_TIMER1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_TIMER1_SP_MSB _u(3)
#define ACCESSCTRL_TIMER1_SP_LSB _u(3)
#define ACCESSCTRL_TIMER1_SP_ACCESS "RW"
#define ACCESSCTRL_TIMER1_SU_RESET _u(0x1)
#define ACCESSCTRL_TIMER1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_TIMER1_SU_MSB _u(2)
#define ACCESSCTRL_TIMER1_SU_LSB _u(2)
#define ACCESSCTRL_TIMER1_SU_ACCESS "RW"
#define ACCESSCTRL_TIMER1_NSP_RESET _u(0x0)
#define ACCESSCTRL_TIMER1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_TIMER1_NSP_MSB _u(1)
#define ACCESSCTRL_TIMER1_NSP_LSB _u(1)
#define ACCESSCTRL_TIMER1_NSP_ACCESS "RW"
#define ACCESSCTRL_TIMER1_NSU_RESET _u(0x0)
#define ACCESSCTRL_TIMER1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_TIMER1_NSU_MSB _u(0)
#define ACCESSCTRL_TIMER1_NSU_LSB _u(0)
#define ACCESSCTRL_TIMER1_NSU_ACCESS "RW"
#define ACCESSCTRL_UART0_OFFSET _u(0x000000a0)
#define ACCESSCTRL_UART0_BITS _u(0x000000ff)
#define ACCESSCTRL_UART0_RESET _u(0x000000fc)
#define ACCESSCTRL_UART0_DBG_RESET _u(0x1)
#define ACCESSCTRL_UART0_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_UART0_DBG_MSB _u(7)
#define ACCESSCTRL_UART0_DBG_LSB _u(7)
#define ACCESSCTRL_UART0_DBG_ACCESS "RW"
#define ACCESSCTRL_UART0_DMA_RESET _u(0x1)
#define ACCESSCTRL_UART0_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_UART0_DMA_MSB _u(6)
#define ACCESSCTRL_UART0_DMA_LSB _u(6)
#define ACCESSCTRL_UART0_DMA_ACCESS "RW"
#define ACCESSCTRL_UART0_CORE1_RESET _u(0x1)
#define ACCESSCTRL_UART0_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_UART0_CORE1_MSB _u(5)
#define ACCESSCTRL_UART0_CORE1_LSB _u(5)
#define ACCESSCTRL_UART0_CORE1_ACCESS "RW"
#define ACCESSCTRL_UART0_CORE0_RESET _u(0x1)
#define ACCESSCTRL_UART0_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_UART0_CORE0_MSB _u(4)
#define ACCESSCTRL_UART0_CORE0_LSB _u(4)
#define ACCESSCTRL_UART0_CORE0_ACCESS "RW"
#define ACCESSCTRL_UART0_SP_RESET _u(0x1)
#define ACCESSCTRL_UART0_SP_BITS _u(0x00000008)
#define ACCESSCTRL_UART0_SP_MSB _u(3)
#define ACCESSCTRL_UART0_SP_LSB _u(3)
#define ACCESSCTRL_UART0_SP_ACCESS "RW"
#define ACCESSCTRL_UART0_SU_RESET _u(0x1)
#define ACCESSCTRL_UART0_SU_BITS _u(0x00000004)
#define ACCESSCTRL_UART0_SU_MSB _u(2)
#define ACCESSCTRL_UART0_SU_LSB _u(2)
#define ACCESSCTRL_UART0_SU_ACCESS "RW"
#define ACCESSCTRL_UART0_NSP_RESET _u(0x0)
#define ACCESSCTRL_UART0_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_UART0_NSP_MSB _u(1)
#define ACCESSCTRL_UART0_NSP_LSB _u(1)
#define ACCESSCTRL_UART0_NSP_ACCESS "RW"
#define ACCESSCTRL_UART0_NSU_RESET _u(0x0)
#define ACCESSCTRL_UART0_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_UART0_NSU_MSB _u(0)
#define ACCESSCTRL_UART0_NSU_LSB _u(0)
#define ACCESSCTRL_UART0_NSU_ACCESS "RW"
#define ACCESSCTRL_UART1_OFFSET _u(0x000000a4)
#define ACCESSCTRL_UART1_BITS _u(0x000000ff)
#define ACCESSCTRL_UART1_RESET _u(0x000000fc)
#define ACCESSCTRL_UART1_DBG_RESET _u(0x1)
#define ACCESSCTRL_UART1_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_UART1_DBG_MSB _u(7)
#define ACCESSCTRL_UART1_DBG_LSB _u(7)
#define ACCESSCTRL_UART1_DBG_ACCESS "RW"
#define ACCESSCTRL_UART1_DMA_RESET _u(0x1)
#define ACCESSCTRL_UART1_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_UART1_DMA_MSB _u(6)
#define ACCESSCTRL_UART1_DMA_LSB _u(6)
#define ACCESSCTRL_UART1_DMA_ACCESS "RW"
#define ACCESSCTRL_UART1_CORE1_RESET _u(0x1)
#define ACCESSCTRL_UART1_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_UART1_CORE1_MSB _u(5)
#define ACCESSCTRL_UART1_CORE1_LSB _u(5)
#define ACCESSCTRL_UART1_CORE1_ACCESS "RW"
#define ACCESSCTRL_UART1_CORE0_RESET _u(0x1)
#define ACCESSCTRL_UART1_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_UART1_CORE0_MSB _u(4)
#define ACCESSCTRL_UART1_CORE0_LSB _u(4)
#define ACCESSCTRL_UART1_CORE0_ACCESS "RW"
#define ACCESSCTRL_UART1_SP_RESET _u(0x1)
#define ACCESSCTRL_UART1_SP_BITS _u(0x00000008)
#define ACCESSCTRL_UART1_SP_MSB _u(3)
#define ACCESSCTRL_UART1_SP_LSB _u(3)
#define ACCESSCTRL_UART1_SP_ACCESS "RW"
#define ACCESSCTRL_UART1_SU_RESET _u(0x1)
#define ACCESSCTRL_UART1_SU_BITS _u(0x00000004)
#define ACCESSCTRL_UART1_SU_MSB _u(2)
#define ACCESSCTRL_UART1_SU_LSB _u(2)
#define ACCESSCTRL_UART1_SU_ACCESS "RW"
#define ACCESSCTRL_UART1_NSP_RESET _u(0x0)
#define ACCESSCTRL_UART1_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_UART1_NSP_MSB _u(1)
#define ACCESSCTRL_UART1_NSP_LSB _u(1)
#define ACCESSCTRL_UART1_NSP_ACCESS "RW"
#define ACCESSCTRL_UART1_NSU_RESET _u(0x0)
#define ACCESSCTRL_UART1_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_UART1_NSU_MSB _u(0)
#define ACCESSCTRL_UART1_NSU_LSB _u(0)
#define ACCESSCTRL_UART1_NSU_ACCESS "RW"
#define ACCESSCTRL_OTP_OFFSET _u(0x000000a8)
#define ACCESSCTRL_OTP_BITS _u(0x000000ff)
#define ACCESSCTRL_OTP_RESET _u(0x000000fc)
#define ACCESSCTRL_OTP_DBG_RESET _u(0x1)
#define ACCESSCTRL_OTP_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_OTP_DBG_MSB _u(7)
#define ACCESSCTRL_OTP_DBG_LSB _u(7)
#define ACCESSCTRL_OTP_DBG_ACCESS "RW"
#define ACCESSCTRL_OTP_DMA_RESET _u(0x1)
#define ACCESSCTRL_OTP_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_OTP_DMA_MSB _u(6)
#define ACCESSCTRL_OTP_DMA_LSB _u(6)
#define ACCESSCTRL_OTP_DMA_ACCESS "RW"
#define ACCESSCTRL_OTP_CORE1_RESET _u(0x1)
#define ACCESSCTRL_OTP_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_OTP_CORE1_MSB _u(5)
#define ACCESSCTRL_OTP_CORE1_LSB _u(5)
#define ACCESSCTRL_OTP_CORE1_ACCESS "RW"
#define ACCESSCTRL_OTP_CORE0_RESET _u(0x1)
#define ACCESSCTRL_OTP_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_OTP_CORE0_MSB _u(4)
#define ACCESSCTRL_OTP_CORE0_LSB _u(4)
#define ACCESSCTRL_OTP_CORE0_ACCESS "RW"
#define ACCESSCTRL_OTP_SP_RESET _u(0x1)
#define ACCESSCTRL_OTP_SP_BITS _u(0x00000008)
#define ACCESSCTRL_OTP_SP_MSB _u(3)
#define ACCESSCTRL_OTP_SP_LSB _u(3)
#define ACCESSCTRL_OTP_SP_ACCESS "RW"
#define ACCESSCTRL_OTP_SU_RESET _u(0x1)
#define ACCESSCTRL_OTP_SU_BITS _u(0x00000004)
#define ACCESSCTRL_OTP_SU_MSB _u(2)
#define ACCESSCTRL_OTP_SU_LSB _u(2)
#define ACCESSCTRL_OTP_SU_ACCESS "RW"
#define ACCESSCTRL_OTP_NSP_RESET _u(0x0)
#define ACCESSCTRL_OTP_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_OTP_NSP_MSB _u(1)
#define ACCESSCTRL_OTP_NSP_LSB _u(1)
#define ACCESSCTRL_OTP_NSP_ACCESS "RW"
#define ACCESSCTRL_OTP_NSU_RESET _u(0x0)
#define ACCESSCTRL_OTP_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_OTP_NSU_MSB _u(0)
#define ACCESSCTRL_OTP_NSU_LSB _u(0)
#define ACCESSCTRL_OTP_NSU_ACCESS "RW"
#define ACCESSCTRL_TBMAN_OFFSET _u(0x000000ac)
#define ACCESSCTRL_TBMAN_BITS _u(0x000000ff)
#define ACCESSCTRL_TBMAN_RESET _u(0x000000fc)
#define ACCESSCTRL_TBMAN_DBG_RESET _u(0x1)
#define ACCESSCTRL_TBMAN_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_TBMAN_DBG_MSB _u(7)
#define ACCESSCTRL_TBMAN_DBG_LSB _u(7)
#define ACCESSCTRL_TBMAN_DBG_ACCESS "RW"
#define ACCESSCTRL_TBMAN_DMA_RESET _u(0x1)
#define ACCESSCTRL_TBMAN_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_TBMAN_DMA_MSB _u(6)
#define ACCESSCTRL_TBMAN_DMA_LSB _u(6)
#define ACCESSCTRL_TBMAN_DMA_ACCESS "RW"
#define ACCESSCTRL_TBMAN_CORE1_RESET _u(0x1)
#define ACCESSCTRL_TBMAN_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_TBMAN_CORE1_MSB _u(5)
#define ACCESSCTRL_TBMAN_CORE1_LSB _u(5)
#define ACCESSCTRL_TBMAN_CORE1_ACCESS "RW"
#define ACCESSCTRL_TBMAN_CORE0_RESET _u(0x1)
#define ACCESSCTRL_TBMAN_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_TBMAN_CORE0_MSB _u(4)
#define ACCESSCTRL_TBMAN_CORE0_LSB _u(4)
#define ACCESSCTRL_TBMAN_CORE0_ACCESS "RW"
#define ACCESSCTRL_TBMAN_SP_RESET _u(0x1)
#define ACCESSCTRL_TBMAN_SP_BITS _u(0x00000008)
#define ACCESSCTRL_TBMAN_SP_MSB _u(3)
#define ACCESSCTRL_TBMAN_SP_LSB _u(3)
#define ACCESSCTRL_TBMAN_SP_ACCESS "RW"
#define ACCESSCTRL_TBMAN_SU_RESET _u(0x1)
#define ACCESSCTRL_TBMAN_SU_BITS _u(0x00000004)
#define ACCESSCTRL_TBMAN_SU_MSB _u(2)
#define ACCESSCTRL_TBMAN_SU_LSB _u(2)
#define ACCESSCTRL_TBMAN_SU_ACCESS "RW"
#define ACCESSCTRL_TBMAN_NSP_RESET _u(0x0)
#define ACCESSCTRL_TBMAN_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_TBMAN_NSP_MSB _u(1)
#define ACCESSCTRL_TBMAN_NSP_LSB _u(1)
#define ACCESSCTRL_TBMAN_NSP_ACCESS "RW"
#define ACCESSCTRL_TBMAN_NSU_RESET _u(0x0)
#define ACCESSCTRL_TBMAN_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_TBMAN_NSU_MSB _u(0)
#define ACCESSCTRL_TBMAN_NSU_LSB _u(0)
#define ACCESSCTRL_TBMAN_NSU_ACCESS "RW"
#define ACCESSCTRL_POWMAN_OFFSET _u(0x000000b0)
#define ACCESSCTRL_POWMAN_BITS _u(0x000000ff)
#define ACCESSCTRL_POWMAN_RESET _u(0x000000b8)
#define ACCESSCTRL_POWMAN_DBG_RESET _u(0x1)
#define ACCESSCTRL_POWMAN_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_POWMAN_DBG_MSB _u(7)
#define ACCESSCTRL_POWMAN_DBG_LSB _u(7)
#define ACCESSCTRL_POWMAN_DBG_ACCESS "RW"
#define ACCESSCTRL_POWMAN_DMA_RESET _u(0x0)
#define ACCESSCTRL_POWMAN_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_POWMAN_DMA_MSB _u(6)
#define ACCESSCTRL_POWMAN_DMA_LSB _u(6)
#define ACCESSCTRL_POWMAN_DMA_ACCESS "RW"
#define ACCESSCTRL_POWMAN_CORE1_RESET _u(0x1)
#define ACCESSCTRL_POWMAN_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_POWMAN_CORE1_MSB _u(5)
#define ACCESSCTRL_POWMAN_CORE1_LSB _u(5)
#define ACCESSCTRL_POWMAN_CORE1_ACCESS "RW"
#define ACCESSCTRL_POWMAN_CORE0_RESET _u(0x1)
#define ACCESSCTRL_POWMAN_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_POWMAN_CORE0_MSB _u(4)
#define ACCESSCTRL_POWMAN_CORE0_LSB _u(4)
#define ACCESSCTRL_POWMAN_CORE0_ACCESS "RW"
#define ACCESSCTRL_POWMAN_SP_RESET _u(0x1)
#define ACCESSCTRL_POWMAN_SP_BITS _u(0x00000008)
#define ACCESSCTRL_POWMAN_SP_MSB _u(3)
#define ACCESSCTRL_POWMAN_SP_LSB _u(3)
#define ACCESSCTRL_POWMAN_SP_ACCESS "RW"
#define ACCESSCTRL_POWMAN_SU_RESET _u(0x0)
#define ACCESSCTRL_POWMAN_SU_BITS _u(0x00000004)
#define ACCESSCTRL_POWMAN_SU_MSB _u(2)
#define ACCESSCTRL_POWMAN_SU_LSB _u(2)
#define ACCESSCTRL_POWMAN_SU_ACCESS "RW"
#define ACCESSCTRL_POWMAN_NSP_RESET _u(0x0)
#define ACCESSCTRL_POWMAN_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_POWMAN_NSP_MSB _u(1)
#define ACCESSCTRL_POWMAN_NSP_LSB _u(1)
#define ACCESSCTRL_POWMAN_NSP_ACCESS "RW"
#define ACCESSCTRL_POWMAN_NSU_RESET _u(0x0)
#define ACCESSCTRL_POWMAN_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_POWMAN_NSU_MSB _u(0)
#define ACCESSCTRL_POWMAN_NSU_LSB _u(0)
#define ACCESSCTRL_POWMAN_NSU_ACCESS "RW"
#define ACCESSCTRL_TRNG_OFFSET _u(0x000000b4)
#define ACCESSCTRL_TRNG_BITS _u(0x000000ff)
#define ACCESSCTRL_TRNG_RESET _u(0x000000b8)
#define ACCESSCTRL_TRNG_DBG_RESET _u(0x1)
#define ACCESSCTRL_TRNG_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_TRNG_DBG_MSB _u(7)
#define ACCESSCTRL_TRNG_DBG_LSB _u(7)
#define ACCESSCTRL_TRNG_DBG_ACCESS "RW"
#define ACCESSCTRL_TRNG_DMA_RESET _u(0x0)
#define ACCESSCTRL_TRNG_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_TRNG_DMA_MSB _u(6)
#define ACCESSCTRL_TRNG_DMA_LSB _u(6)
#define ACCESSCTRL_TRNG_DMA_ACCESS "RW"
#define ACCESSCTRL_TRNG_CORE1_RESET _u(0x1)
#define ACCESSCTRL_TRNG_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_TRNG_CORE1_MSB _u(5)
#define ACCESSCTRL_TRNG_CORE1_LSB _u(5)
#define ACCESSCTRL_TRNG_CORE1_ACCESS "RW"
#define ACCESSCTRL_TRNG_CORE0_RESET _u(0x1)
#define ACCESSCTRL_TRNG_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_TRNG_CORE0_MSB _u(4)
#define ACCESSCTRL_TRNG_CORE0_LSB _u(4)
#define ACCESSCTRL_TRNG_CORE0_ACCESS "RW"
#define ACCESSCTRL_TRNG_SP_RESET _u(0x1)
#define ACCESSCTRL_TRNG_SP_BITS _u(0x00000008)
#define ACCESSCTRL_TRNG_SP_MSB _u(3)
#define ACCESSCTRL_TRNG_SP_LSB _u(3)
#define ACCESSCTRL_TRNG_SP_ACCESS "RW"
#define ACCESSCTRL_TRNG_SU_RESET _u(0x0)
#define ACCESSCTRL_TRNG_SU_BITS _u(0x00000004)
#define ACCESSCTRL_TRNG_SU_MSB _u(2)
#define ACCESSCTRL_TRNG_SU_LSB _u(2)
#define ACCESSCTRL_TRNG_SU_ACCESS "RW"
#define ACCESSCTRL_TRNG_NSP_RESET _u(0x0)
#define ACCESSCTRL_TRNG_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_TRNG_NSP_MSB _u(1)
#define ACCESSCTRL_TRNG_NSP_LSB _u(1)
#define ACCESSCTRL_TRNG_NSP_ACCESS "RW"
#define ACCESSCTRL_TRNG_NSU_RESET _u(0x0)
#define ACCESSCTRL_TRNG_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_TRNG_NSU_MSB _u(0)
#define ACCESSCTRL_TRNG_NSU_LSB _u(0)
#define ACCESSCTRL_TRNG_NSU_ACCESS "RW"
#define ACCESSCTRL_SHA256_OFFSET _u(0x000000b8)
#define ACCESSCTRL_SHA256_BITS _u(0x000000ff)
#define ACCESSCTRL_SHA256_RESET _u(0x000000f8)
#define ACCESSCTRL_SHA256_DBG_RESET _u(0x1)
#define ACCESSCTRL_SHA256_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SHA256_DBG_MSB _u(7)
#define ACCESSCTRL_SHA256_DBG_LSB _u(7)
#define ACCESSCTRL_SHA256_DBG_ACCESS "RW"
#define ACCESSCTRL_SHA256_DMA_RESET _u(0x1)
#define ACCESSCTRL_SHA256_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SHA256_DMA_MSB _u(6)
#define ACCESSCTRL_SHA256_DMA_LSB _u(6)
#define ACCESSCTRL_SHA256_DMA_ACCESS "RW"
#define ACCESSCTRL_SHA256_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SHA256_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SHA256_CORE1_MSB _u(5)
#define ACCESSCTRL_SHA256_CORE1_LSB _u(5)
#define ACCESSCTRL_SHA256_CORE1_ACCESS "RW"
#define ACCESSCTRL_SHA256_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SHA256_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SHA256_CORE0_MSB _u(4)
#define ACCESSCTRL_SHA256_CORE0_LSB _u(4)
#define ACCESSCTRL_SHA256_CORE0_ACCESS "RW"
#define ACCESSCTRL_SHA256_SP_RESET _u(0x1)
#define ACCESSCTRL_SHA256_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SHA256_SP_MSB _u(3)
#define ACCESSCTRL_SHA256_SP_LSB _u(3)
#define ACCESSCTRL_SHA256_SP_ACCESS "RW"
#define ACCESSCTRL_SHA256_SU_RESET _u(0x0)
#define ACCESSCTRL_SHA256_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SHA256_SU_MSB _u(2)
#define ACCESSCTRL_SHA256_SU_LSB _u(2)
#define ACCESSCTRL_SHA256_SU_ACCESS "RW"
#define ACCESSCTRL_SHA256_NSP_RESET _u(0x0)
#define ACCESSCTRL_SHA256_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SHA256_NSP_MSB _u(1)
#define ACCESSCTRL_SHA256_NSP_LSB _u(1)
#define ACCESSCTRL_SHA256_NSP_ACCESS "RW"
#define ACCESSCTRL_SHA256_NSU_RESET _u(0x0)
#define ACCESSCTRL_SHA256_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SHA256_NSU_MSB _u(0)
#define ACCESSCTRL_SHA256_NSU_LSB _u(0)
#define ACCESSCTRL_SHA256_NSU_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_OFFSET _u(0x000000bc)
#define ACCESSCTRL_SYSCFG_BITS _u(0x000000ff)
#define ACCESSCTRL_SYSCFG_RESET _u(0x000000b8)
#define ACCESSCTRL_SYSCFG_DBG_RESET _u(0x1)
#define ACCESSCTRL_SYSCFG_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_SYSCFG_DBG_MSB _u(7)
#define ACCESSCTRL_SYSCFG_DBG_LSB _u(7)
#define ACCESSCTRL_SYSCFG_DBG_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_DMA_RESET _u(0x0)
#define ACCESSCTRL_SYSCFG_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_SYSCFG_DMA_MSB _u(6)
#define ACCESSCTRL_SYSCFG_DMA_LSB _u(6)
#define ACCESSCTRL_SYSCFG_DMA_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_CORE1_RESET _u(0x1)
#define ACCESSCTRL_SYSCFG_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_SYSCFG_CORE1_MSB _u(5)
#define ACCESSCTRL_SYSCFG_CORE1_LSB _u(5)
#define ACCESSCTRL_SYSCFG_CORE1_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_CORE0_RESET _u(0x1)
#define ACCESSCTRL_SYSCFG_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_SYSCFG_CORE0_MSB _u(4)
#define ACCESSCTRL_SYSCFG_CORE0_LSB _u(4)
#define ACCESSCTRL_SYSCFG_CORE0_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_SP_RESET _u(0x1)
#define ACCESSCTRL_SYSCFG_SP_BITS _u(0x00000008)
#define ACCESSCTRL_SYSCFG_SP_MSB _u(3)
#define ACCESSCTRL_SYSCFG_SP_LSB _u(3)
#define ACCESSCTRL_SYSCFG_SP_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_SU_RESET _u(0x0)
#define ACCESSCTRL_SYSCFG_SU_BITS _u(0x00000004)
#define ACCESSCTRL_SYSCFG_SU_MSB _u(2)
#define ACCESSCTRL_SYSCFG_SU_LSB _u(2)
#define ACCESSCTRL_SYSCFG_SU_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_NSP_RESET _u(0x0)
#define ACCESSCTRL_SYSCFG_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_SYSCFG_NSP_MSB _u(1)
#define ACCESSCTRL_SYSCFG_NSP_LSB _u(1)
#define ACCESSCTRL_SYSCFG_NSP_ACCESS "RW"
#define ACCESSCTRL_SYSCFG_NSU_RESET _u(0x0)
#define ACCESSCTRL_SYSCFG_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_SYSCFG_NSU_MSB _u(0)
#define ACCESSCTRL_SYSCFG_NSU_LSB _u(0)
#define ACCESSCTRL_SYSCFG_NSU_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_OFFSET _u(0x000000c0)
#define ACCESSCTRL_CLOCKS_BITS _u(0x000000ff)
#define ACCESSCTRL_CLOCKS_RESET _u(0x000000b8)
#define ACCESSCTRL_CLOCKS_DBG_RESET _u(0x1)
#define ACCESSCTRL_CLOCKS_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_CLOCKS_DBG_MSB _u(7)
#define ACCESSCTRL_CLOCKS_DBG_LSB _u(7)
#define ACCESSCTRL_CLOCKS_DBG_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_DMA_RESET _u(0x0)
#define ACCESSCTRL_CLOCKS_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_CLOCKS_DMA_MSB _u(6)
#define ACCESSCTRL_CLOCKS_DMA_LSB _u(6)
#define ACCESSCTRL_CLOCKS_DMA_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_CORE1_RESET _u(0x1)
#define ACCESSCTRL_CLOCKS_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_CLOCKS_CORE1_MSB _u(5)
#define ACCESSCTRL_CLOCKS_CORE1_LSB _u(5)
#define ACCESSCTRL_CLOCKS_CORE1_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_CORE0_RESET _u(0x1)
#define ACCESSCTRL_CLOCKS_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_CLOCKS_CORE0_MSB _u(4)
#define ACCESSCTRL_CLOCKS_CORE0_LSB _u(4)
#define ACCESSCTRL_CLOCKS_CORE0_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_SP_RESET _u(0x1)
#define ACCESSCTRL_CLOCKS_SP_BITS _u(0x00000008)
#define ACCESSCTRL_CLOCKS_SP_MSB _u(3)
#define ACCESSCTRL_CLOCKS_SP_LSB _u(3)
#define ACCESSCTRL_CLOCKS_SP_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_SU_RESET _u(0x0)
#define ACCESSCTRL_CLOCKS_SU_BITS _u(0x00000004)
#define ACCESSCTRL_CLOCKS_SU_MSB _u(2)
#define ACCESSCTRL_CLOCKS_SU_LSB _u(2)
#define ACCESSCTRL_CLOCKS_SU_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_NSP_RESET _u(0x0)
#define ACCESSCTRL_CLOCKS_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_CLOCKS_NSP_MSB _u(1)
#define ACCESSCTRL_CLOCKS_NSP_LSB _u(1)
#define ACCESSCTRL_CLOCKS_NSP_ACCESS "RW"
#define ACCESSCTRL_CLOCKS_NSU_RESET _u(0x0)
#define ACCESSCTRL_CLOCKS_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_CLOCKS_NSU_MSB _u(0)
#define ACCESSCTRL_CLOCKS_NSU_LSB _u(0)
#define ACCESSCTRL_CLOCKS_NSU_ACCESS "RW"
#define ACCESSCTRL_XOSC_OFFSET _u(0x000000c4)
#define ACCESSCTRL_XOSC_BITS _u(0x000000ff)
#define ACCESSCTRL_XOSC_RESET _u(0x000000b8)
#define ACCESSCTRL_XOSC_DBG_RESET _u(0x1)
#define ACCESSCTRL_XOSC_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_XOSC_DBG_MSB _u(7)
#define ACCESSCTRL_XOSC_DBG_LSB _u(7)
#define ACCESSCTRL_XOSC_DBG_ACCESS "RW"
#define ACCESSCTRL_XOSC_DMA_RESET _u(0x0)
#define ACCESSCTRL_XOSC_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_XOSC_DMA_MSB _u(6)
#define ACCESSCTRL_XOSC_DMA_LSB _u(6)
#define ACCESSCTRL_XOSC_DMA_ACCESS "RW"
#define ACCESSCTRL_XOSC_CORE1_RESET _u(0x1)
#define ACCESSCTRL_XOSC_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_XOSC_CORE1_MSB _u(5)
#define ACCESSCTRL_XOSC_CORE1_LSB _u(5)
#define ACCESSCTRL_XOSC_CORE1_ACCESS "RW"
#define ACCESSCTRL_XOSC_CORE0_RESET _u(0x1)
#define ACCESSCTRL_XOSC_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_XOSC_CORE0_MSB _u(4)
#define ACCESSCTRL_XOSC_CORE0_LSB _u(4)
#define ACCESSCTRL_XOSC_CORE0_ACCESS "RW"
#define ACCESSCTRL_XOSC_SP_RESET _u(0x1)
#define ACCESSCTRL_XOSC_SP_BITS _u(0x00000008)
#define ACCESSCTRL_XOSC_SP_MSB _u(3)
#define ACCESSCTRL_XOSC_SP_LSB _u(3)
#define ACCESSCTRL_XOSC_SP_ACCESS "RW"
#define ACCESSCTRL_XOSC_SU_RESET _u(0x0)
#define ACCESSCTRL_XOSC_SU_BITS _u(0x00000004)
#define ACCESSCTRL_XOSC_SU_MSB _u(2)
#define ACCESSCTRL_XOSC_SU_LSB _u(2)
#define ACCESSCTRL_XOSC_SU_ACCESS "RW"
#define ACCESSCTRL_XOSC_NSP_RESET _u(0x0)
#define ACCESSCTRL_XOSC_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_XOSC_NSP_MSB _u(1)
#define ACCESSCTRL_XOSC_NSP_LSB _u(1)
#define ACCESSCTRL_XOSC_NSP_ACCESS "RW"
#define ACCESSCTRL_XOSC_NSU_RESET _u(0x0)
#define ACCESSCTRL_XOSC_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_XOSC_NSU_MSB _u(0)
#define ACCESSCTRL_XOSC_NSU_LSB _u(0)
#define ACCESSCTRL_XOSC_NSU_ACCESS "RW"
#define ACCESSCTRL_ROSC_OFFSET _u(0x000000c8)
#define ACCESSCTRL_ROSC_BITS _u(0x000000ff)
#define ACCESSCTRL_ROSC_RESET _u(0x000000b8)
#define ACCESSCTRL_ROSC_DBG_RESET _u(0x1)
#define ACCESSCTRL_ROSC_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_ROSC_DBG_MSB _u(7)
#define ACCESSCTRL_ROSC_DBG_LSB _u(7)
#define ACCESSCTRL_ROSC_DBG_ACCESS "RW"
#define ACCESSCTRL_ROSC_DMA_RESET _u(0x0)
#define ACCESSCTRL_ROSC_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_ROSC_DMA_MSB _u(6)
#define ACCESSCTRL_ROSC_DMA_LSB _u(6)
#define ACCESSCTRL_ROSC_DMA_ACCESS "RW"
#define ACCESSCTRL_ROSC_CORE1_RESET _u(0x1)
#define ACCESSCTRL_ROSC_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_ROSC_CORE1_MSB _u(5)
#define ACCESSCTRL_ROSC_CORE1_LSB _u(5)
#define ACCESSCTRL_ROSC_CORE1_ACCESS "RW"
#define ACCESSCTRL_ROSC_CORE0_RESET _u(0x1)
#define ACCESSCTRL_ROSC_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_ROSC_CORE0_MSB _u(4)
#define ACCESSCTRL_ROSC_CORE0_LSB _u(4)
#define ACCESSCTRL_ROSC_CORE0_ACCESS "RW"
#define ACCESSCTRL_ROSC_SP_RESET _u(0x1)
#define ACCESSCTRL_ROSC_SP_BITS _u(0x00000008)
#define ACCESSCTRL_ROSC_SP_MSB _u(3)
#define ACCESSCTRL_ROSC_SP_LSB _u(3)
#define ACCESSCTRL_ROSC_SP_ACCESS "RW"
#define ACCESSCTRL_ROSC_SU_RESET _u(0x0)
#define ACCESSCTRL_ROSC_SU_BITS _u(0x00000004)
#define ACCESSCTRL_ROSC_SU_MSB _u(2)
#define ACCESSCTRL_ROSC_SU_LSB _u(2)
#define ACCESSCTRL_ROSC_SU_ACCESS "RW"
#define ACCESSCTRL_ROSC_NSP_RESET _u(0x0)
#define ACCESSCTRL_ROSC_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_ROSC_NSP_MSB _u(1)
#define ACCESSCTRL_ROSC_NSP_LSB _u(1)
#define ACCESSCTRL_ROSC_NSP_ACCESS "RW"
#define ACCESSCTRL_ROSC_NSU_RESET _u(0x0)
#define ACCESSCTRL_ROSC_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_ROSC_NSU_MSB _u(0)
#define ACCESSCTRL_ROSC_NSU_LSB _u(0)
#define ACCESSCTRL_ROSC_NSU_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_OFFSET _u(0x000000cc)
#define ACCESSCTRL_PLL_SYS_BITS _u(0x000000ff)
#define ACCESSCTRL_PLL_SYS_RESET _u(0x000000b8)
#define ACCESSCTRL_PLL_SYS_DBG_RESET _u(0x1)
#define ACCESSCTRL_PLL_SYS_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PLL_SYS_DBG_MSB _u(7)
#define ACCESSCTRL_PLL_SYS_DBG_LSB _u(7)
#define ACCESSCTRL_PLL_SYS_DBG_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_DMA_RESET _u(0x0)
#define ACCESSCTRL_PLL_SYS_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PLL_SYS_DMA_MSB _u(6)
#define ACCESSCTRL_PLL_SYS_DMA_LSB _u(6)
#define ACCESSCTRL_PLL_SYS_DMA_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PLL_SYS_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PLL_SYS_CORE1_MSB _u(5)
#define ACCESSCTRL_PLL_SYS_CORE1_LSB _u(5)
#define ACCESSCTRL_PLL_SYS_CORE1_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PLL_SYS_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PLL_SYS_CORE0_MSB _u(4)
#define ACCESSCTRL_PLL_SYS_CORE0_LSB _u(4)
#define ACCESSCTRL_PLL_SYS_CORE0_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_SP_RESET _u(0x1)
#define ACCESSCTRL_PLL_SYS_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PLL_SYS_SP_MSB _u(3)
#define ACCESSCTRL_PLL_SYS_SP_LSB _u(3)
#define ACCESSCTRL_PLL_SYS_SP_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_SU_RESET _u(0x0)
#define ACCESSCTRL_PLL_SYS_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PLL_SYS_SU_MSB _u(2)
#define ACCESSCTRL_PLL_SYS_SU_LSB _u(2)
#define ACCESSCTRL_PLL_SYS_SU_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_NSP_RESET _u(0x0)
#define ACCESSCTRL_PLL_SYS_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PLL_SYS_NSP_MSB _u(1)
#define ACCESSCTRL_PLL_SYS_NSP_LSB _u(1)
#define ACCESSCTRL_PLL_SYS_NSP_ACCESS "RW"
#define ACCESSCTRL_PLL_SYS_NSU_RESET _u(0x0)
#define ACCESSCTRL_PLL_SYS_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PLL_SYS_NSU_MSB _u(0)
#define ACCESSCTRL_PLL_SYS_NSU_LSB _u(0)
#define ACCESSCTRL_PLL_SYS_NSU_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_OFFSET _u(0x000000d0)
#define ACCESSCTRL_PLL_USB_BITS _u(0x000000ff)
#define ACCESSCTRL_PLL_USB_RESET _u(0x000000b8)
#define ACCESSCTRL_PLL_USB_DBG_RESET _u(0x1)
#define ACCESSCTRL_PLL_USB_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_PLL_USB_DBG_MSB _u(7)
#define ACCESSCTRL_PLL_USB_DBG_LSB _u(7)
#define ACCESSCTRL_PLL_USB_DBG_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_DMA_RESET _u(0x0)
#define ACCESSCTRL_PLL_USB_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_PLL_USB_DMA_MSB _u(6)
#define ACCESSCTRL_PLL_USB_DMA_LSB _u(6)
#define ACCESSCTRL_PLL_USB_DMA_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_CORE1_RESET _u(0x1)
#define ACCESSCTRL_PLL_USB_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_PLL_USB_CORE1_MSB _u(5)
#define ACCESSCTRL_PLL_USB_CORE1_LSB _u(5)
#define ACCESSCTRL_PLL_USB_CORE1_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_CORE0_RESET _u(0x1)
#define ACCESSCTRL_PLL_USB_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_PLL_USB_CORE0_MSB _u(4)
#define ACCESSCTRL_PLL_USB_CORE0_LSB _u(4)
#define ACCESSCTRL_PLL_USB_CORE0_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_SP_RESET _u(0x1)
#define ACCESSCTRL_PLL_USB_SP_BITS _u(0x00000008)
#define ACCESSCTRL_PLL_USB_SP_MSB _u(3)
#define ACCESSCTRL_PLL_USB_SP_LSB _u(3)
#define ACCESSCTRL_PLL_USB_SP_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_SU_RESET _u(0x0)
#define ACCESSCTRL_PLL_USB_SU_BITS _u(0x00000004)
#define ACCESSCTRL_PLL_USB_SU_MSB _u(2)
#define ACCESSCTRL_PLL_USB_SU_LSB _u(2)
#define ACCESSCTRL_PLL_USB_SU_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_NSP_RESET _u(0x0)
#define ACCESSCTRL_PLL_USB_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_PLL_USB_NSP_MSB _u(1)
#define ACCESSCTRL_PLL_USB_NSP_LSB _u(1)
#define ACCESSCTRL_PLL_USB_NSP_ACCESS "RW"
#define ACCESSCTRL_PLL_USB_NSU_RESET _u(0x0)
#define ACCESSCTRL_PLL_USB_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_PLL_USB_NSU_MSB _u(0)
#define ACCESSCTRL_PLL_USB_NSU_LSB _u(0)
#define ACCESSCTRL_PLL_USB_NSU_ACCESS "RW"
#define ACCESSCTRL_TICKS_OFFSET _u(0x000000d4)
#define ACCESSCTRL_TICKS_BITS _u(0x000000ff)
#define ACCESSCTRL_TICKS_RESET _u(0x000000b8)
#define ACCESSCTRL_TICKS_DBG_RESET _u(0x1)
#define ACCESSCTRL_TICKS_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_TICKS_DBG_MSB _u(7)
#define ACCESSCTRL_TICKS_DBG_LSB _u(7)
#define ACCESSCTRL_TICKS_DBG_ACCESS "RW"
#define ACCESSCTRL_TICKS_DMA_RESET _u(0x0)
#define ACCESSCTRL_TICKS_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_TICKS_DMA_MSB _u(6)
#define ACCESSCTRL_TICKS_DMA_LSB _u(6)
#define ACCESSCTRL_TICKS_DMA_ACCESS "RW"
#define ACCESSCTRL_TICKS_CORE1_RESET _u(0x1)
#define ACCESSCTRL_TICKS_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_TICKS_CORE1_MSB _u(5)
#define ACCESSCTRL_TICKS_CORE1_LSB _u(5)
#define ACCESSCTRL_TICKS_CORE1_ACCESS "RW"
#define ACCESSCTRL_TICKS_CORE0_RESET _u(0x1)
#define ACCESSCTRL_TICKS_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_TICKS_CORE0_MSB _u(4)
#define ACCESSCTRL_TICKS_CORE0_LSB _u(4)
#define ACCESSCTRL_TICKS_CORE0_ACCESS "RW"
#define ACCESSCTRL_TICKS_SP_RESET _u(0x1)
#define ACCESSCTRL_TICKS_SP_BITS _u(0x00000008)
#define ACCESSCTRL_TICKS_SP_MSB _u(3)
#define ACCESSCTRL_TICKS_SP_LSB _u(3)
#define ACCESSCTRL_TICKS_SP_ACCESS "RW"
#define ACCESSCTRL_TICKS_SU_RESET _u(0x0)
#define ACCESSCTRL_TICKS_SU_BITS _u(0x00000004)
#define ACCESSCTRL_TICKS_SU_MSB _u(2)
#define ACCESSCTRL_TICKS_SU_LSB _u(2)
#define ACCESSCTRL_TICKS_SU_ACCESS "RW"
#define ACCESSCTRL_TICKS_NSP_RESET _u(0x0)
#define ACCESSCTRL_TICKS_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_TICKS_NSP_MSB _u(1)
#define ACCESSCTRL_TICKS_NSP_LSB _u(1)
#define ACCESSCTRL_TICKS_NSP_ACCESS "RW"
#define ACCESSCTRL_TICKS_NSU_RESET _u(0x0)
#define ACCESSCTRL_TICKS_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_TICKS_NSU_MSB _u(0)
#define ACCESSCTRL_TICKS_NSU_LSB _u(0)
#define ACCESSCTRL_TICKS_NSU_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_OFFSET _u(0x000000d8)
#define ACCESSCTRL_WATCHDOG_BITS _u(0x000000ff)
#define ACCESSCTRL_WATCHDOG_RESET _u(0x000000b8)
#define ACCESSCTRL_WATCHDOG_DBG_RESET _u(0x1)
#define ACCESSCTRL_WATCHDOG_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_WATCHDOG_DBG_MSB _u(7)
#define ACCESSCTRL_WATCHDOG_DBG_LSB _u(7)
#define ACCESSCTRL_WATCHDOG_DBG_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_DMA_RESET _u(0x0)
#define ACCESSCTRL_WATCHDOG_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_WATCHDOG_DMA_MSB _u(6)
#define ACCESSCTRL_WATCHDOG_DMA_LSB _u(6)
#define ACCESSCTRL_WATCHDOG_DMA_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_CORE1_RESET _u(0x1)
#define ACCESSCTRL_WATCHDOG_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_WATCHDOG_CORE1_MSB _u(5)
#define ACCESSCTRL_WATCHDOG_CORE1_LSB _u(5)
#define ACCESSCTRL_WATCHDOG_CORE1_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_CORE0_RESET _u(0x1)
#define ACCESSCTRL_WATCHDOG_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_WATCHDOG_CORE0_MSB _u(4)
#define ACCESSCTRL_WATCHDOG_CORE0_LSB _u(4)
#define ACCESSCTRL_WATCHDOG_CORE0_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_SP_RESET _u(0x1)
#define ACCESSCTRL_WATCHDOG_SP_BITS _u(0x00000008)
#define ACCESSCTRL_WATCHDOG_SP_MSB _u(3)
#define ACCESSCTRL_WATCHDOG_SP_LSB _u(3)
#define ACCESSCTRL_WATCHDOG_SP_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_SU_RESET _u(0x0)
#define ACCESSCTRL_WATCHDOG_SU_BITS _u(0x00000004)
#define ACCESSCTRL_WATCHDOG_SU_MSB _u(2)
#define ACCESSCTRL_WATCHDOG_SU_LSB _u(2)
#define ACCESSCTRL_WATCHDOG_SU_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_NSP_RESET _u(0x0)
#define ACCESSCTRL_WATCHDOG_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_WATCHDOG_NSP_MSB _u(1)
#define ACCESSCTRL_WATCHDOG_NSP_LSB _u(1)
#define ACCESSCTRL_WATCHDOG_NSP_ACCESS "RW"
#define ACCESSCTRL_WATCHDOG_NSU_RESET _u(0x0)
#define ACCESSCTRL_WATCHDOG_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_WATCHDOG_NSU_MSB _u(0)
#define ACCESSCTRL_WATCHDOG_NSU_LSB _u(0)
#define ACCESSCTRL_WATCHDOG_NSU_ACCESS "RW"
#define ACCESSCTRL_RSM_OFFSET _u(0x000000dc)
#define ACCESSCTRL_RSM_BITS _u(0x000000ff)
#define ACCESSCTRL_RSM_RESET _u(0x000000b8)
#define ACCESSCTRL_RSM_DBG_RESET _u(0x1)
#define ACCESSCTRL_RSM_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_RSM_DBG_MSB _u(7)
#define ACCESSCTRL_RSM_DBG_LSB _u(7)
#define ACCESSCTRL_RSM_DBG_ACCESS "RW"
#define ACCESSCTRL_RSM_DMA_RESET _u(0x0)
#define ACCESSCTRL_RSM_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_RSM_DMA_MSB _u(6)
#define ACCESSCTRL_RSM_DMA_LSB _u(6)
#define ACCESSCTRL_RSM_DMA_ACCESS "RW"
#define ACCESSCTRL_RSM_CORE1_RESET _u(0x1)
#define ACCESSCTRL_RSM_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_RSM_CORE1_MSB _u(5)
#define ACCESSCTRL_RSM_CORE1_LSB _u(5)
#define ACCESSCTRL_RSM_CORE1_ACCESS "RW"
#define ACCESSCTRL_RSM_CORE0_RESET _u(0x1)
#define ACCESSCTRL_RSM_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_RSM_CORE0_MSB _u(4)
#define ACCESSCTRL_RSM_CORE0_LSB _u(4)
#define ACCESSCTRL_RSM_CORE0_ACCESS "RW"
#define ACCESSCTRL_RSM_SP_RESET _u(0x1)
#define ACCESSCTRL_RSM_SP_BITS _u(0x00000008)
#define ACCESSCTRL_RSM_SP_MSB _u(3)
#define ACCESSCTRL_RSM_SP_LSB _u(3)
#define ACCESSCTRL_RSM_SP_ACCESS "RW"
#define ACCESSCTRL_RSM_SU_RESET _u(0x0)
#define ACCESSCTRL_RSM_SU_BITS _u(0x00000004)
#define ACCESSCTRL_RSM_SU_MSB _u(2)
#define ACCESSCTRL_RSM_SU_LSB _u(2)
#define ACCESSCTRL_RSM_SU_ACCESS "RW"
#define ACCESSCTRL_RSM_NSP_RESET _u(0x0)
#define ACCESSCTRL_RSM_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_RSM_NSP_MSB _u(1)
#define ACCESSCTRL_RSM_NSP_LSB _u(1)
#define ACCESSCTRL_RSM_NSP_ACCESS "RW"
#define ACCESSCTRL_RSM_NSU_RESET _u(0x0)
#define ACCESSCTRL_RSM_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_RSM_NSU_MSB _u(0)
#define ACCESSCTRL_RSM_NSU_LSB _u(0)
#define ACCESSCTRL_RSM_NSU_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_OFFSET _u(0x000000e0)
#define ACCESSCTRL_XIP_CTRL_BITS _u(0x000000ff)
#define ACCESSCTRL_XIP_CTRL_RESET _u(0x000000b8)
#define ACCESSCTRL_XIP_CTRL_DBG_RESET _u(0x1)
#define ACCESSCTRL_XIP_CTRL_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_XIP_CTRL_DBG_MSB _u(7)
#define ACCESSCTRL_XIP_CTRL_DBG_LSB _u(7)
#define ACCESSCTRL_XIP_CTRL_DBG_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_DMA_RESET _u(0x0)
#define ACCESSCTRL_XIP_CTRL_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_XIP_CTRL_DMA_MSB _u(6)
#define ACCESSCTRL_XIP_CTRL_DMA_LSB _u(6)
#define ACCESSCTRL_XIP_CTRL_DMA_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_CORE1_RESET _u(0x1)
#define ACCESSCTRL_XIP_CTRL_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_XIP_CTRL_CORE1_MSB _u(5)
#define ACCESSCTRL_XIP_CTRL_CORE1_LSB _u(5)
#define ACCESSCTRL_XIP_CTRL_CORE1_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_CORE0_RESET _u(0x1)
#define ACCESSCTRL_XIP_CTRL_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_XIP_CTRL_CORE0_MSB _u(4)
#define ACCESSCTRL_XIP_CTRL_CORE0_LSB _u(4)
#define ACCESSCTRL_XIP_CTRL_CORE0_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_SP_RESET _u(0x1)
#define ACCESSCTRL_XIP_CTRL_SP_BITS _u(0x00000008)
#define ACCESSCTRL_XIP_CTRL_SP_MSB _u(3)
#define ACCESSCTRL_XIP_CTRL_SP_LSB _u(3)
#define ACCESSCTRL_XIP_CTRL_SP_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_SU_RESET _u(0x0)
#define ACCESSCTRL_XIP_CTRL_SU_BITS _u(0x00000004)
#define ACCESSCTRL_XIP_CTRL_SU_MSB _u(2)
#define ACCESSCTRL_XIP_CTRL_SU_LSB _u(2)
#define ACCESSCTRL_XIP_CTRL_SU_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_NSP_RESET _u(0x0)
#define ACCESSCTRL_XIP_CTRL_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_XIP_CTRL_NSP_MSB _u(1)
#define ACCESSCTRL_XIP_CTRL_NSP_LSB _u(1)
#define ACCESSCTRL_XIP_CTRL_NSP_ACCESS "RW"
#define ACCESSCTRL_XIP_CTRL_NSU_RESET _u(0x0)
#define ACCESSCTRL_XIP_CTRL_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_XIP_CTRL_NSU_MSB _u(0)
#define ACCESSCTRL_XIP_CTRL_NSU_LSB _u(0)
#define ACCESSCTRL_XIP_CTRL_NSU_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_OFFSET _u(0x000000e4)
#define ACCESSCTRL_XIP_QMI_BITS _u(0x000000ff)
#define ACCESSCTRL_XIP_QMI_RESET _u(0x000000b8)
#define ACCESSCTRL_XIP_QMI_DBG_RESET _u(0x1)
#define ACCESSCTRL_XIP_QMI_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_XIP_QMI_DBG_MSB _u(7)
#define ACCESSCTRL_XIP_QMI_DBG_LSB _u(7)
#define ACCESSCTRL_XIP_QMI_DBG_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_DMA_RESET _u(0x0)
#define ACCESSCTRL_XIP_QMI_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_XIP_QMI_DMA_MSB _u(6)
#define ACCESSCTRL_XIP_QMI_DMA_LSB _u(6)
#define ACCESSCTRL_XIP_QMI_DMA_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_CORE1_RESET _u(0x1)
#define ACCESSCTRL_XIP_QMI_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_XIP_QMI_CORE1_MSB _u(5)
#define ACCESSCTRL_XIP_QMI_CORE1_LSB _u(5)
#define ACCESSCTRL_XIP_QMI_CORE1_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_CORE0_RESET _u(0x1)
#define ACCESSCTRL_XIP_QMI_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_XIP_QMI_CORE0_MSB _u(4)
#define ACCESSCTRL_XIP_QMI_CORE0_LSB _u(4)
#define ACCESSCTRL_XIP_QMI_CORE0_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_SP_RESET _u(0x1)
#define ACCESSCTRL_XIP_QMI_SP_BITS _u(0x00000008)
#define ACCESSCTRL_XIP_QMI_SP_MSB _u(3)
#define ACCESSCTRL_XIP_QMI_SP_LSB _u(3)
#define ACCESSCTRL_XIP_QMI_SP_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_SU_RESET _u(0x0)
#define ACCESSCTRL_XIP_QMI_SU_BITS _u(0x00000004)
#define ACCESSCTRL_XIP_QMI_SU_MSB _u(2)
#define ACCESSCTRL_XIP_QMI_SU_LSB _u(2)
#define ACCESSCTRL_XIP_QMI_SU_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_NSP_RESET _u(0x0)
#define ACCESSCTRL_XIP_QMI_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_XIP_QMI_NSP_MSB _u(1)
#define ACCESSCTRL_XIP_QMI_NSP_LSB _u(1)
#define ACCESSCTRL_XIP_QMI_NSP_ACCESS "RW"
#define ACCESSCTRL_XIP_QMI_NSU_RESET _u(0x0)
#define ACCESSCTRL_XIP_QMI_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_XIP_QMI_NSU_MSB _u(0)
#define ACCESSCTRL_XIP_QMI_NSU_LSB _u(0)
#define ACCESSCTRL_XIP_QMI_NSU_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_OFFSET _u(0x000000e8)
#define ACCESSCTRL_XIP_AUX_BITS _u(0x000000ff)
#define ACCESSCTRL_XIP_AUX_RESET _u(0x000000f8)
#define ACCESSCTRL_XIP_AUX_DBG_RESET _u(0x1)
#define ACCESSCTRL_XIP_AUX_DBG_BITS _u(0x00000080)
#define ACCESSCTRL_XIP_AUX_DBG_MSB _u(7)
#define ACCESSCTRL_XIP_AUX_DBG_LSB _u(7)
#define ACCESSCTRL_XIP_AUX_DBG_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_DMA_RESET _u(0x1)
#define ACCESSCTRL_XIP_AUX_DMA_BITS _u(0x00000040)
#define ACCESSCTRL_XIP_AUX_DMA_MSB _u(6)
#define ACCESSCTRL_XIP_AUX_DMA_LSB _u(6)
#define ACCESSCTRL_XIP_AUX_DMA_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_CORE1_RESET _u(0x1)
#define ACCESSCTRL_XIP_AUX_CORE1_BITS _u(0x00000020)
#define ACCESSCTRL_XIP_AUX_CORE1_MSB _u(5)
#define ACCESSCTRL_XIP_AUX_CORE1_LSB _u(5)
#define ACCESSCTRL_XIP_AUX_CORE1_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_CORE0_RESET _u(0x1)
#define ACCESSCTRL_XIP_AUX_CORE0_BITS _u(0x00000010)
#define ACCESSCTRL_XIP_AUX_CORE0_MSB _u(4)
#define ACCESSCTRL_XIP_AUX_CORE0_LSB _u(4)
#define ACCESSCTRL_XIP_AUX_CORE0_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_SP_RESET _u(0x1)
#define ACCESSCTRL_XIP_AUX_SP_BITS _u(0x00000008)
#define ACCESSCTRL_XIP_AUX_SP_MSB _u(3)
#define ACCESSCTRL_XIP_AUX_SP_LSB _u(3)
#define ACCESSCTRL_XIP_AUX_SP_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_SU_RESET _u(0x0)
#define ACCESSCTRL_XIP_AUX_SU_BITS _u(0x00000004)
#define ACCESSCTRL_XIP_AUX_SU_MSB _u(2)
#define ACCESSCTRL_XIP_AUX_SU_LSB _u(2)
#define ACCESSCTRL_XIP_AUX_SU_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_NSP_RESET _u(0x0)
#define ACCESSCTRL_XIP_AUX_NSP_BITS _u(0x00000002)
#define ACCESSCTRL_XIP_AUX_NSP_MSB _u(1)
#define ACCESSCTRL_XIP_AUX_NSP_LSB _u(1)
#define ACCESSCTRL_XIP_AUX_NSP_ACCESS "RW"
#define ACCESSCTRL_XIP_AUX_NSU_RESET _u(0x0)
#define ACCESSCTRL_XIP_AUX_NSU_BITS _u(0x00000001)
#define ACCESSCTRL_XIP_AUX_NSU_MSB _u(0)
#define ACCESSCTRL_XIP_AUX_NSU_LSB _u(0)
#define ACCESSCTRL_XIP_AUX_NSU_ACCESS "RW"
typedef struct {
   
    io_rw_32 lock;
   
    io_rw_32 force_core_ns;
   
    io_wo_32 cfgreset;
   
    io_rw_32 gpio_nsmask[2];
   
    io_rw_32 rom;
   
    io_rw_32 xip_main;
   
    io_rw_32 sram[10];
   
    io_rw_32 dma;
   
    io_rw_32 usbctrl;
   
    io_rw_32 pio[3];
   
    io_rw_32 coresight_trace;
   
    io_rw_32 coresight_periph;
   
    io_rw_32 sysinfo;
   
    io_rw_32 resets;
   
    io_rw_32 io_bank[2];
   
    io_rw_32 pads_bank0;
   
    io_rw_32 pads_qspi;
   
    io_rw_32 busctrl;
   
    io_rw_32 adc0;
   
    io_rw_32 hstx;
   
    io_rw_32 i2c[2];
   
    io_rw_32 pwm;
   
    io_rw_32 spi[2];
   
    io_rw_32 timer[2];
   
    io_rw_32 uart[2];
   
    io_rw_32 otp;
   
    io_rw_32 tbman;
   
    io_rw_32 powman;
   
    io_rw_32 trng;
   
    io_rw_32 sha256;
   
    io_rw_32 syscfg;
   
    io_rw_32 clocks;
   
    io_rw_32 xosc;
   
    io_rw_32 rosc;
   
    io_rw_32 pll_sys;
   
    io_rw_32 pll_usb;
   
    io_rw_32 ticks;
   
    io_rw_32 watchdog;
   
    io_rw_32 rsm;
   
    io_rw_32 xip_ctrl;
   
    io_rw_32 xip_qmi;
   
    io_rw_32 xip_aux;
} accessctrl_hw_t;
#define accessctrl_hw ((accessctrl_hw_t *)ACCESSCTRL_BASE)
_Static_assert(sizeof (accessctrl_hw_t) == 0x00ec, "");
#define _HARDWARE_STRUCTS_INTERP_H 
typedef struct {
   
    io_rw_32 accum[2];
   
    io_rw_32 base[3];
   
    io_ro_32 pop[3];
   
    io_ro_32 peek[3];
   
    io_rw_32 ctrl[2];
   
    io_rw_32 add_raw[2];
   
    io_wo_32 base01;
} interp_hw_t;
#define interp_hw_array ((interp_hw_t *)(SIO_BASE + SIO_INTERP0_ACCUM0_OFFSET))
#define interp_hw_array_ns ((interp_hw_t *)(SIO_NONSEC_BASE + SIO_INTERP0_ACCUM0_OFFSET))
_Static_assert(sizeof (interp_hw_t) == 0x0040, "");
#define interp0_hw (&interp_hw_array[0])
#define interp1_hw (&interp_hw_array[1])
typedef struct {
   
    io_ro_32 cpuid;
   
    io_ro_32 gpio_in;
   
    io_ro_32 gpio_hi_in;
    uint32_t _pad0;
   
    io_rw_32 gpio_out;
   
    io_rw_32 gpio_hi_out;
   
    io_wo_32 gpio_set;
   
    io_wo_32 gpio_hi_set;
   
    io_wo_32 gpio_clr;
   
    io_wo_32 gpio_hi_clr;
   
    io_wo_32 gpio_togl;
   
    io_wo_32 gpio_hi_togl;
   
    io_rw_32 gpio_oe;
   
    io_rw_32 gpio_hi_oe;
   
    io_wo_32 gpio_oe_set;
   
    io_wo_32 gpio_hi_oe_set;
   
    io_wo_32 gpio_oe_clr;
   
    io_wo_32 gpio_hi_oe_clr;
   
    io_wo_32 gpio_oe_togl;
   
    io_wo_32 gpio_hi_oe_togl;
   
    io_rw_32 fifo_st;
   
    io_wo_32 fifo_wr;
   
    io_ro_32 fifo_rd;
   
    io_ro_32 spinlock_st;
    uint32_t _pad1[8];
    interp_hw_t interp[2];
   
    io_rw_32 spinlock[32];
   
    io_rw_32 doorbell_out_set;
   
    io_rw_32 doorbell_out_clr;
   
    io_rw_32 doorbell_in_set;
   
    io_rw_32 doorbell_in_clr;
   
    io_rw_32 peri_nonsec;
    uint32_t _pad2[3];
   
    io_rw_32 riscv_softirq;
   
    io_rw_32 mtime_ctrl;
    uint32_t _pad3[2];
   
    io_rw_32 mtime;
   
    io_rw_32 mtimeh;
   
    io_rw_32 mtimecmp;
   
    io_rw_32 mtimecmph;
   
    io_rw_32 tmds_ctrl;
   
    io_wo_32 tmds_wdata;
   
    io_ro_32 tmds_peek_single;
   
    io_ro_32 tmds_pop_single;
   
    io_ro_32 tmds_peek_double_l0;
   
    io_ro_32 tmds_pop_double_l0;
   
    io_ro_32 tmds_peek_double_l1;
   
    io_ro_32 tmds_pop_double_l1;
   
    io_ro_32 tmds_peek_double_l2;
   
    io_ro_32 tmds_pop_double_l2;
} sio_hw_t;
#define sio_hw ((sio_hw_t *)SIO_BASE)
#define sio_ns_hw ((sio_hw_t *)SIO_NONSEC_BASE)
_Static_assert(sizeof (sio_hw_t) == 0x01e8, "");
#define _HARDWARE_STRUCTS_PADS_BANK0_H 
#define _HARDWARE_REGS_PADS_BANK0_H 
#define PADS_BANK0_VOLTAGE_SELECT_OFFSET _u(0x00000000)
#define PADS_BANK0_VOLTAGE_SELECT_BITS _u(0x00000001)
#define PADS_BANK0_VOLTAGE_SELECT_RESET _u(0x00000000)
#define PADS_BANK0_VOLTAGE_SELECT_MSB _u(0)
#define PADS_BANK0_VOLTAGE_SELECT_LSB _u(0)
#define PADS_BANK0_VOLTAGE_SELECT_ACCESS "RW"
#define PADS_BANK0_VOLTAGE_SELECT_VALUE_3V3 _u(0x0)
#define PADS_BANK0_VOLTAGE_SELECT_VALUE_1V8 _u(0x1)
#define PADS_BANK0_GPIO0_OFFSET _u(0x00000004)
#define PADS_BANK0_GPIO0_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO0_RESET _u(0x00000116)
#define PADS_BANK0_GPIO0_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO0_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO0_ISO_MSB _u(8)
#define PADS_BANK0_GPIO0_ISO_LSB _u(8)
#define PADS_BANK0_GPIO0_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO0_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO0_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO0_OD_MSB _u(7)
#define PADS_BANK0_GPIO0_OD_LSB _u(7)
#define PADS_BANK0_GPIO0_OD_ACCESS "RW"
#define PADS_BANK0_GPIO0_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO0_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO0_IE_MSB _u(6)
#define PADS_BANK0_GPIO0_IE_LSB _u(6)
#define PADS_BANK0_GPIO0_IE_ACCESS "RW"
#define PADS_BANK0_GPIO0_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO0_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO0_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO0_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO0_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO0_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO0_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO0_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO0_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO0_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO0_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO0_PUE_MSB _u(3)
#define PADS_BANK0_GPIO0_PUE_LSB _u(3)
#define PADS_BANK0_GPIO0_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO0_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO0_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO0_PDE_MSB _u(2)
#define PADS_BANK0_GPIO0_PDE_LSB _u(2)
#define PADS_BANK0_GPIO0_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO0_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO0_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO0_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO0_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO0_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO0_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO0_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO0_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO0_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO0_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO1_OFFSET _u(0x00000008)
#define PADS_BANK0_GPIO1_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO1_RESET _u(0x00000116)
#define PADS_BANK0_GPIO1_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO1_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO1_ISO_MSB _u(8)
#define PADS_BANK0_GPIO1_ISO_LSB _u(8)
#define PADS_BANK0_GPIO1_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO1_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO1_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO1_OD_MSB _u(7)
#define PADS_BANK0_GPIO1_OD_LSB _u(7)
#define PADS_BANK0_GPIO1_OD_ACCESS "RW"
#define PADS_BANK0_GPIO1_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO1_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO1_IE_MSB _u(6)
#define PADS_BANK0_GPIO1_IE_LSB _u(6)
#define PADS_BANK0_GPIO1_IE_ACCESS "RW"
#define PADS_BANK0_GPIO1_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO1_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO1_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO1_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO1_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO1_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO1_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO1_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO1_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO1_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO1_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO1_PUE_MSB _u(3)
#define PADS_BANK0_GPIO1_PUE_LSB _u(3)
#define PADS_BANK0_GPIO1_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO1_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO1_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO1_PDE_MSB _u(2)
#define PADS_BANK0_GPIO1_PDE_LSB _u(2)
#define PADS_BANK0_GPIO1_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO1_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO1_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO1_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO1_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO1_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO1_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO1_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO1_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO1_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO1_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO2_OFFSET _u(0x0000000c)
#define PADS_BANK0_GPIO2_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO2_RESET _u(0x00000116)
#define PADS_BANK0_GPIO2_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO2_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO2_ISO_MSB _u(8)
#define PADS_BANK0_GPIO2_ISO_LSB _u(8)
#define PADS_BANK0_GPIO2_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO2_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO2_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO2_OD_MSB _u(7)
#define PADS_BANK0_GPIO2_OD_LSB _u(7)
#define PADS_BANK0_GPIO2_OD_ACCESS "RW"
#define PADS_BANK0_GPIO2_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO2_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO2_IE_MSB _u(6)
#define PADS_BANK0_GPIO2_IE_LSB _u(6)
#define PADS_BANK0_GPIO2_IE_ACCESS "RW"
#define PADS_BANK0_GPIO2_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO2_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO2_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO2_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO2_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO2_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO2_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO2_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO2_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO2_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO2_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO2_PUE_MSB _u(3)
#define PADS_BANK0_GPIO2_PUE_LSB _u(3)
#define PADS_BANK0_GPIO2_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO2_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO2_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO2_PDE_MSB _u(2)
#define PADS_BANK0_GPIO2_PDE_LSB _u(2)
#define PADS_BANK0_GPIO2_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO2_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO2_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO2_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO2_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO2_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO2_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO2_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO2_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO2_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO2_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO3_OFFSET _u(0x00000010)
#define PADS_BANK0_GPIO3_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO3_RESET _u(0x00000116)
#define PADS_BANK0_GPIO3_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO3_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO3_ISO_MSB _u(8)
#define PADS_BANK0_GPIO3_ISO_LSB _u(8)
#define PADS_BANK0_GPIO3_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO3_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO3_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO3_OD_MSB _u(7)
#define PADS_BANK0_GPIO3_OD_LSB _u(7)
#define PADS_BANK0_GPIO3_OD_ACCESS "RW"
#define PADS_BANK0_GPIO3_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO3_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO3_IE_MSB _u(6)
#define PADS_BANK0_GPIO3_IE_LSB _u(6)
#define PADS_BANK0_GPIO3_IE_ACCESS "RW"
#define PADS_BANK0_GPIO3_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO3_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO3_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO3_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO3_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO3_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO3_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO3_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO3_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO3_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO3_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO3_PUE_MSB _u(3)
#define PADS_BANK0_GPIO3_PUE_LSB _u(3)
#define PADS_BANK0_GPIO3_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO3_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO3_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO3_PDE_MSB _u(2)
#define PADS_BANK0_GPIO3_PDE_LSB _u(2)
#define PADS_BANK0_GPIO3_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO3_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO3_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO3_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO3_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO3_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO3_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO3_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO3_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO3_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO3_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO4_OFFSET _u(0x00000014)
#define PADS_BANK0_GPIO4_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO4_RESET _u(0x00000116)
#define PADS_BANK0_GPIO4_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO4_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO4_ISO_MSB _u(8)
#define PADS_BANK0_GPIO4_ISO_LSB _u(8)
#define PADS_BANK0_GPIO4_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO4_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO4_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO4_OD_MSB _u(7)
#define PADS_BANK0_GPIO4_OD_LSB _u(7)
#define PADS_BANK0_GPIO4_OD_ACCESS "RW"
#define PADS_BANK0_GPIO4_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO4_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO4_IE_MSB _u(6)
#define PADS_BANK0_GPIO4_IE_LSB _u(6)
#define PADS_BANK0_GPIO4_IE_ACCESS "RW"
#define PADS_BANK0_GPIO4_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO4_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO4_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO4_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO4_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO4_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO4_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO4_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO4_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO4_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO4_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO4_PUE_MSB _u(3)
#define PADS_BANK0_GPIO4_PUE_LSB _u(3)
#define PADS_BANK0_GPIO4_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO4_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO4_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO4_PDE_MSB _u(2)
#define PADS_BANK0_GPIO4_PDE_LSB _u(2)
#define PADS_BANK0_GPIO4_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO4_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO4_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO4_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO4_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO4_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO4_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO4_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO4_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO4_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO4_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO5_OFFSET _u(0x00000018)
#define PADS_BANK0_GPIO5_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO5_RESET _u(0x00000116)
#define PADS_BANK0_GPIO5_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO5_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO5_ISO_MSB _u(8)
#define PADS_BANK0_GPIO5_ISO_LSB _u(8)
#define PADS_BANK0_GPIO5_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO5_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO5_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO5_OD_MSB _u(7)
#define PADS_BANK0_GPIO5_OD_LSB _u(7)
#define PADS_BANK0_GPIO5_OD_ACCESS "RW"
#define PADS_BANK0_GPIO5_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO5_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO5_IE_MSB _u(6)
#define PADS_BANK0_GPIO5_IE_LSB _u(6)
#define PADS_BANK0_GPIO5_IE_ACCESS "RW"
#define PADS_BANK0_GPIO5_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO5_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO5_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO5_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO5_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO5_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO5_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO5_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO5_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO5_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO5_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO5_PUE_MSB _u(3)
#define PADS_BANK0_GPIO5_PUE_LSB _u(3)
#define PADS_BANK0_GPIO5_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO5_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO5_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO5_PDE_MSB _u(2)
#define PADS_BANK0_GPIO5_PDE_LSB _u(2)
#define PADS_BANK0_GPIO5_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO5_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO5_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO5_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO5_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO5_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO5_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO5_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO5_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO5_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO5_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO6_OFFSET _u(0x0000001c)
#define PADS_BANK0_GPIO6_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO6_RESET _u(0x00000116)
#define PADS_BANK0_GPIO6_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO6_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO6_ISO_MSB _u(8)
#define PADS_BANK0_GPIO6_ISO_LSB _u(8)
#define PADS_BANK0_GPIO6_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO6_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO6_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO6_OD_MSB _u(7)
#define PADS_BANK0_GPIO6_OD_LSB _u(7)
#define PADS_BANK0_GPIO6_OD_ACCESS "RW"
#define PADS_BANK0_GPIO6_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO6_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO6_IE_MSB _u(6)
#define PADS_BANK0_GPIO6_IE_LSB _u(6)
#define PADS_BANK0_GPIO6_IE_ACCESS "RW"
#define PADS_BANK0_GPIO6_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO6_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO6_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO6_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO6_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO6_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO6_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO6_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO6_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO6_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO6_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO6_PUE_MSB _u(3)
#define PADS_BANK0_GPIO6_PUE_LSB _u(3)
#define PADS_BANK0_GPIO6_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO6_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO6_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO6_PDE_MSB _u(2)
#define PADS_BANK0_GPIO6_PDE_LSB _u(2)
#define PADS_BANK0_GPIO6_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO6_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO6_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO6_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO6_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO6_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO6_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO6_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO6_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO6_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO6_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO7_OFFSET _u(0x00000020)
#define PADS_BANK0_GPIO7_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO7_RESET _u(0x00000116)
#define PADS_BANK0_GPIO7_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO7_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO7_ISO_MSB _u(8)
#define PADS_BANK0_GPIO7_ISO_LSB _u(8)
#define PADS_BANK0_GPIO7_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO7_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO7_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO7_OD_MSB _u(7)
#define PADS_BANK0_GPIO7_OD_LSB _u(7)
#define PADS_BANK0_GPIO7_OD_ACCESS "RW"
#define PADS_BANK0_GPIO7_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO7_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO7_IE_MSB _u(6)
#define PADS_BANK0_GPIO7_IE_LSB _u(6)
#define PADS_BANK0_GPIO7_IE_ACCESS "RW"
#define PADS_BANK0_GPIO7_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO7_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO7_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO7_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO7_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO7_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO7_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO7_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO7_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO7_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO7_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO7_PUE_MSB _u(3)
#define PADS_BANK0_GPIO7_PUE_LSB _u(3)
#define PADS_BANK0_GPIO7_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO7_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO7_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO7_PDE_MSB _u(2)
#define PADS_BANK0_GPIO7_PDE_LSB _u(2)
#define PADS_BANK0_GPIO7_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO7_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO7_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO7_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO7_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO7_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO7_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO7_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO7_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO7_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO7_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO8_OFFSET _u(0x00000024)
#define PADS_BANK0_GPIO8_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO8_RESET _u(0x00000116)
#define PADS_BANK0_GPIO8_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO8_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO8_ISO_MSB _u(8)
#define PADS_BANK0_GPIO8_ISO_LSB _u(8)
#define PADS_BANK0_GPIO8_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO8_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO8_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO8_OD_MSB _u(7)
#define PADS_BANK0_GPIO8_OD_LSB _u(7)
#define PADS_BANK0_GPIO8_OD_ACCESS "RW"
#define PADS_BANK0_GPIO8_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO8_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO8_IE_MSB _u(6)
#define PADS_BANK0_GPIO8_IE_LSB _u(6)
#define PADS_BANK0_GPIO8_IE_ACCESS "RW"
#define PADS_BANK0_GPIO8_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO8_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO8_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO8_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO8_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO8_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO8_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO8_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO8_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO8_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO8_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO8_PUE_MSB _u(3)
#define PADS_BANK0_GPIO8_PUE_LSB _u(3)
#define PADS_BANK0_GPIO8_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO8_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO8_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO8_PDE_MSB _u(2)
#define PADS_BANK0_GPIO8_PDE_LSB _u(2)
#define PADS_BANK0_GPIO8_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO8_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO8_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO8_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO8_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO8_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO8_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO8_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO8_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO8_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO8_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO9_OFFSET _u(0x00000028)
#define PADS_BANK0_GPIO9_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO9_RESET _u(0x00000116)
#define PADS_BANK0_GPIO9_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO9_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO9_ISO_MSB _u(8)
#define PADS_BANK0_GPIO9_ISO_LSB _u(8)
#define PADS_BANK0_GPIO9_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO9_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO9_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO9_OD_MSB _u(7)
#define PADS_BANK0_GPIO9_OD_LSB _u(7)
#define PADS_BANK0_GPIO9_OD_ACCESS "RW"
#define PADS_BANK0_GPIO9_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO9_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO9_IE_MSB _u(6)
#define PADS_BANK0_GPIO9_IE_LSB _u(6)
#define PADS_BANK0_GPIO9_IE_ACCESS "RW"
#define PADS_BANK0_GPIO9_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO9_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO9_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO9_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO9_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO9_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO9_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO9_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO9_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO9_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO9_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO9_PUE_MSB _u(3)
#define PADS_BANK0_GPIO9_PUE_LSB _u(3)
#define PADS_BANK0_GPIO9_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO9_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO9_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO9_PDE_MSB _u(2)
#define PADS_BANK0_GPIO9_PDE_LSB _u(2)
#define PADS_BANK0_GPIO9_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO9_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO9_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO9_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO9_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO9_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO9_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO9_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO9_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO9_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO9_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO10_OFFSET _u(0x0000002c)
#define PADS_BANK0_GPIO10_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO10_RESET _u(0x00000116)
#define PADS_BANK0_GPIO10_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO10_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO10_ISO_MSB _u(8)
#define PADS_BANK0_GPIO10_ISO_LSB _u(8)
#define PADS_BANK0_GPIO10_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO10_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO10_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO10_OD_MSB _u(7)
#define PADS_BANK0_GPIO10_OD_LSB _u(7)
#define PADS_BANK0_GPIO10_OD_ACCESS "RW"
#define PADS_BANK0_GPIO10_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO10_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO10_IE_MSB _u(6)
#define PADS_BANK0_GPIO10_IE_LSB _u(6)
#define PADS_BANK0_GPIO10_IE_ACCESS "RW"
#define PADS_BANK0_GPIO10_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO10_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO10_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO10_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO10_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO10_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO10_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO10_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO10_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO10_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO10_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO10_PUE_MSB _u(3)
#define PADS_BANK0_GPIO10_PUE_LSB _u(3)
#define PADS_BANK0_GPIO10_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO10_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO10_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO10_PDE_MSB _u(2)
#define PADS_BANK0_GPIO10_PDE_LSB _u(2)
#define PADS_BANK0_GPIO10_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO10_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO10_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO10_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO10_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO10_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO10_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO10_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO10_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO10_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO10_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO11_OFFSET _u(0x00000030)
#define PADS_BANK0_GPIO11_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO11_RESET _u(0x00000116)
#define PADS_BANK0_GPIO11_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO11_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO11_ISO_MSB _u(8)
#define PADS_BANK0_GPIO11_ISO_LSB _u(8)
#define PADS_BANK0_GPIO11_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO11_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO11_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO11_OD_MSB _u(7)
#define PADS_BANK0_GPIO11_OD_LSB _u(7)
#define PADS_BANK0_GPIO11_OD_ACCESS "RW"
#define PADS_BANK0_GPIO11_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO11_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO11_IE_MSB _u(6)
#define PADS_BANK0_GPIO11_IE_LSB _u(6)
#define PADS_BANK0_GPIO11_IE_ACCESS "RW"
#define PADS_BANK0_GPIO11_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO11_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO11_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO11_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO11_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO11_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO11_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO11_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO11_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO11_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO11_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO11_PUE_MSB _u(3)
#define PADS_BANK0_GPIO11_PUE_LSB _u(3)
#define PADS_BANK0_GPIO11_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO11_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO11_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO11_PDE_MSB _u(2)
#define PADS_BANK0_GPIO11_PDE_LSB _u(2)
#define PADS_BANK0_GPIO11_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO11_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO11_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO11_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO11_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO11_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO11_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO11_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO11_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO11_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO11_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO12_OFFSET _u(0x00000034)
#define PADS_BANK0_GPIO12_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO12_RESET _u(0x00000116)
#define PADS_BANK0_GPIO12_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO12_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO12_ISO_MSB _u(8)
#define PADS_BANK0_GPIO12_ISO_LSB _u(8)
#define PADS_BANK0_GPIO12_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO12_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO12_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO12_OD_MSB _u(7)
#define PADS_BANK0_GPIO12_OD_LSB _u(7)
#define PADS_BANK0_GPIO12_OD_ACCESS "RW"
#define PADS_BANK0_GPIO12_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO12_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO12_IE_MSB _u(6)
#define PADS_BANK0_GPIO12_IE_LSB _u(6)
#define PADS_BANK0_GPIO12_IE_ACCESS "RW"
#define PADS_BANK0_GPIO12_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO12_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO12_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO12_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO12_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO12_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO12_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO12_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO12_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO12_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO12_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO12_PUE_MSB _u(3)
#define PADS_BANK0_GPIO12_PUE_LSB _u(3)
#define PADS_BANK0_GPIO12_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO12_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO12_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO12_PDE_MSB _u(2)
#define PADS_BANK0_GPIO12_PDE_LSB _u(2)
#define PADS_BANK0_GPIO12_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO12_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO12_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO12_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO12_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO12_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO12_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO12_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO12_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO12_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO12_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO13_OFFSET _u(0x00000038)
#define PADS_BANK0_GPIO13_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO13_RESET _u(0x00000116)
#define PADS_BANK0_GPIO13_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO13_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO13_ISO_MSB _u(8)
#define PADS_BANK0_GPIO13_ISO_LSB _u(8)
#define PADS_BANK0_GPIO13_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO13_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO13_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO13_OD_MSB _u(7)
#define PADS_BANK0_GPIO13_OD_LSB _u(7)
#define PADS_BANK0_GPIO13_OD_ACCESS "RW"
#define PADS_BANK0_GPIO13_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO13_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO13_IE_MSB _u(6)
#define PADS_BANK0_GPIO13_IE_LSB _u(6)
#define PADS_BANK0_GPIO13_IE_ACCESS "RW"
#define PADS_BANK0_GPIO13_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO13_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO13_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO13_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO13_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO13_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO13_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO13_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO13_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO13_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO13_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO13_PUE_MSB _u(3)
#define PADS_BANK0_GPIO13_PUE_LSB _u(3)
#define PADS_BANK0_GPIO13_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO13_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO13_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO13_PDE_MSB _u(2)
#define PADS_BANK0_GPIO13_PDE_LSB _u(2)
#define PADS_BANK0_GPIO13_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO13_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO13_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO13_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO13_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO13_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO13_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO13_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO13_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO13_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO13_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO14_OFFSET _u(0x0000003c)
#define PADS_BANK0_GPIO14_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO14_RESET _u(0x00000116)
#define PADS_BANK0_GPIO14_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO14_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO14_ISO_MSB _u(8)
#define PADS_BANK0_GPIO14_ISO_LSB _u(8)
#define PADS_BANK0_GPIO14_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO14_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO14_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO14_OD_MSB _u(7)
#define PADS_BANK0_GPIO14_OD_LSB _u(7)
#define PADS_BANK0_GPIO14_OD_ACCESS "RW"
#define PADS_BANK0_GPIO14_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO14_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO14_IE_MSB _u(6)
#define PADS_BANK0_GPIO14_IE_LSB _u(6)
#define PADS_BANK0_GPIO14_IE_ACCESS "RW"
#define PADS_BANK0_GPIO14_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO14_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO14_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO14_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO14_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO14_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO14_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO14_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO14_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO14_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO14_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO14_PUE_MSB _u(3)
#define PADS_BANK0_GPIO14_PUE_LSB _u(3)
#define PADS_BANK0_GPIO14_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO14_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO14_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO14_PDE_MSB _u(2)
#define PADS_BANK0_GPIO14_PDE_LSB _u(2)
#define PADS_BANK0_GPIO14_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO14_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO14_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO14_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO14_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO14_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO14_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO14_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO14_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO14_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO14_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO15_OFFSET _u(0x00000040)
#define PADS_BANK0_GPIO15_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO15_RESET _u(0x00000116)
#define PADS_BANK0_GPIO15_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO15_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO15_ISO_MSB _u(8)
#define PADS_BANK0_GPIO15_ISO_LSB _u(8)
#define PADS_BANK0_GPIO15_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO15_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO15_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO15_OD_MSB _u(7)
#define PADS_BANK0_GPIO15_OD_LSB _u(7)
#define PADS_BANK0_GPIO15_OD_ACCESS "RW"
#define PADS_BANK0_GPIO15_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO15_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO15_IE_MSB _u(6)
#define PADS_BANK0_GPIO15_IE_LSB _u(6)
#define PADS_BANK0_GPIO15_IE_ACCESS "RW"
#define PADS_BANK0_GPIO15_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO15_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO15_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO15_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO15_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO15_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO15_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO15_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO15_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO15_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO15_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO15_PUE_MSB _u(3)
#define PADS_BANK0_GPIO15_PUE_LSB _u(3)
#define PADS_BANK0_GPIO15_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO15_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO15_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO15_PDE_MSB _u(2)
#define PADS_BANK0_GPIO15_PDE_LSB _u(2)
#define PADS_BANK0_GPIO15_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO15_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO15_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO15_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO15_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO15_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO15_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO15_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO15_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO15_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO15_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO16_OFFSET _u(0x00000044)
#define PADS_BANK0_GPIO16_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO16_RESET _u(0x00000116)
#define PADS_BANK0_GPIO16_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO16_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO16_ISO_MSB _u(8)
#define PADS_BANK0_GPIO16_ISO_LSB _u(8)
#define PADS_BANK0_GPIO16_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO16_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO16_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO16_OD_MSB _u(7)
#define PADS_BANK0_GPIO16_OD_LSB _u(7)
#define PADS_BANK0_GPIO16_OD_ACCESS "RW"
#define PADS_BANK0_GPIO16_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO16_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO16_IE_MSB _u(6)
#define PADS_BANK0_GPIO16_IE_LSB _u(6)
#define PADS_BANK0_GPIO16_IE_ACCESS "RW"
#define PADS_BANK0_GPIO16_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO16_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO16_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO16_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO16_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO16_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO16_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO16_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO16_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO16_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO16_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO16_PUE_MSB _u(3)
#define PADS_BANK0_GPIO16_PUE_LSB _u(3)
#define PADS_BANK0_GPIO16_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO16_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO16_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO16_PDE_MSB _u(2)
#define PADS_BANK0_GPIO16_PDE_LSB _u(2)
#define PADS_BANK0_GPIO16_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO16_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO16_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO16_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO16_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO16_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO16_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO16_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO16_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO16_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO16_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO17_OFFSET _u(0x00000048)
#define PADS_BANK0_GPIO17_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO17_RESET _u(0x00000116)
#define PADS_BANK0_GPIO17_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO17_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO17_ISO_MSB _u(8)
#define PADS_BANK0_GPIO17_ISO_LSB _u(8)
#define PADS_BANK0_GPIO17_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO17_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO17_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO17_OD_MSB _u(7)
#define PADS_BANK0_GPIO17_OD_LSB _u(7)
#define PADS_BANK0_GPIO17_OD_ACCESS "RW"
#define PADS_BANK0_GPIO17_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO17_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO17_IE_MSB _u(6)
#define PADS_BANK0_GPIO17_IE_LSB _u(6)
#define PADS_BANK0_GPIO17_IE_ACCESS "RW"
#define PADS_BANK0_GPIO17_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO17_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO17_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO17_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO17_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO17_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO17_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO17_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO17_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO17_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO17_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO17_PUE_MSB _u(3)
#define PADS_BANK0_GPIO17_PUE_LSB _u(3)
#define PADS_BANK0_GPIO17_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO17_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO17_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO17_PDE_MSB _u(2)
#define PADS_BANK0_GPIO17_PDE_LSB _u(2)
#define PADS_BANK0_GPIO17_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO17_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO17_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO17_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO17_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO17_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO17_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO17_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO17_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO17_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO17_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO18_OFFSET _u(0x0000004c)
#define PADS_BANK0_GPIO18_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO18_RESET _u(0x00000116)
#define PADS_BANK0_GPIO18_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO18_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO18_ISO_MSB _u(8)
#define PADS_BANK0_GPIO18_ISO_LSB _u(8)
#define PADS_BANK0_GPIO18_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO18_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO18_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO18_OD_MSB _u(7)
#define PADS_BANK0_GPIO18_OD_LSB _u(7)
#define PADS_BANK0_GPIO18_OD_ACCESS "RW"
#define PADS_BANK0_GPIO18_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO18_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO18_IE_MSB _u(6)
#define PADS_BANK0_GPIO18_IE_LSB _u(6)
#define PADS_BANK0_GPIO18_IE_ACCESS "RW"
#define PADS_BANK0_GPIO18_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO18_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO18_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO18_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO18_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO18_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO18_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO18_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO18_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO18_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO18_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO18_PUE_MSB _u(3)
#define PADS_BANK0_GPIO18_PUE_LSB _u(3)
#define PADS_BANK0_GPIO18_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO18_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO18_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO18_PDE_MSB _u(2)
#define PADS_BANK0_GPIO18_PDE_LSB _u(2)
#define PADS_BANK0_GPIO18_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO18_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO18_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO18_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO18_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO18_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO18_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO18_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO18_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO18_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO18_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO19_OFFSET _u(0x00000050)
#define PADS_BANK0_GPIO19_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO19_RESET _u(0x00000116)
#define PADS_BANK0_GPIO19_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO19_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO19_ISO_MSB _u(8)
#define PADS_BANK0_GPIO19_ISO_LSB _u(8)
#define PADS_BANK0_GPIO19_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO19_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO19_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO19_OD_MSB _u(7)
#define PADS_BANK0_GPIO19_OD_LSB _u(7)
#define PADS_BANK0_GPIO19_OD_ACCESS "RW"
#define PADS_BANK0_GPIO19_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO19_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO19_IE_MSB _u(6)
#define PADS_BANK0_GPIO19_IE_LSB _u(6)
#define PADS_BANK0_GPIO19_IE_ACCESS "RW"
#define PADS_BANK0_GPIO19_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO19_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO19_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO19_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO19_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO19_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO19_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO19_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO19_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO19_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO19_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO19_PUE_MSB _u(3)
#define PADS_BANK0_GPIO19_PUE_LSB _u(3)
#define PADS_BANK0_GPIO19_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO19_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO19_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO19_PDE_MSB _u(2)
#define PADS_BANK0_GPIO19_PDE_LSB _u(2)
#define PADS_BANK0_GPIO19_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO19_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO19_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO19_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO19_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO19_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO19_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO19_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO19_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO19_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO19_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO20_OFFSET _u(0x00000054)
#define PADS_BANK0_GPIO20_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO20_RESET _u(0x00000116)
#define PADS_BANK0_GPIO20_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO20_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO20_ISO_MSB _u(8)
#define PADS_BANK0_GPIO20_ISO_LSB _u(8)
#define PADS_BANK0_GPIO20_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO20_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO20_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO20_OD_MSB _u(7)
#define PADS_BANK0_GPIO20_OD_LSB _u(7)
#define PADS_BANK0_GPIO20_OD_ACCESS "RW"
#define PADS_BANK0_GPIO20_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO20_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO20_IE_MSB _u(6)
#define PADS_BANK0_GPIO20_IE_LSB _u(6)
#define PADS_BANK0_GPIO20_IE_ACCESS "RW"
#define PADS_BANK0_GPIO20_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO20_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO20_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO20_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO20_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO20_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO20_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO20_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO20_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO20_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO20_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO20_PUE_MSB _u(3)
#define PADS_BANK0_GPIO20_PUE_LSB _u(3)
#define PADS_BANK0_GPIO20_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO20_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO20_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO20_PDE_MSB _u(2)
#define PADS_BANK0_GPIO20_PDE_LSB _u(2)
#define PADS_BANK0_GPIO20_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO20_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO20_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO20_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO20_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO20_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO20_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO20_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO20_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO20_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO20_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO21_OFFSET _u(0x00000058)
#define PADS_BANK0_GPIO21_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO21_RESET _u(0x00000116)
#define PADS_BANK0_GPIO21_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO21_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO21_ISO_MSB _u(8)
#define PADS_BANK0_GPIO21_ISO_LSB _u(8)
#define PADS_BANK0_GPIO21_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO21_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO21_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO21_OD_MSB _u(7)
#define PADS_BANK0_GPIO21_OD_LSB _u(7)
#define PADS_BANK0_GPIO21_OD_ACCESS "RW"
#define PADS_BANK0_GPIO21_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO21_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO21_IE_MSB _u(6)
#define PADS_BANK0_GPIO21_IE_LSB _u(6)
#define PADS_BANK0_GPIO21_IE_ACCESS "RW"
#define PADS_BANK0_GPIO21_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO21_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO21_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO21_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO21_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO21_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO21_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO21_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO21_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO21_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO21_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO21_PUE_MSB _u(3)
#define PADS_BANK0_GPIO21_PUE_LSB _u(3)
#define PADS_BANK0_GPIO21_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO21_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO21_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO21_PDE_MSB _u(2)
#define PADS_BANK0_GPIO21_PDE_LSB _u(2)
#define PADS_BANK0_GPIO21_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO21_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO21_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO21_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO21_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO21_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO21_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO21_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO21_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO21_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO21_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO22_OFFSET _u(0x0000005c)
#define PADS_BANK0_GPIO22_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO22_RESET _u(0x00000116)
#define PADS_BANK0_GPIO22_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO22_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO22_ISO_MSB _u(8)
#define PADS_BANK0_GPIO22_ISO_LSB _u(8)
#define PADS_BANK0_GPIO22_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO22_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO22_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO22_OD_MSB _u(7)
#define PADS_BANK0_GPIO22_OD_LSB _u(7)
#define PADS_BANK0_GPIO22_OD_ACCESS "RW"
#define PADS_BANK0_GPIO22_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO22_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO22_IE_MSB _u(6)
#define PADS_BANK0_GPIO22_IE_LSB _u(6)
#define PADS_BANK0_GPIO22_IE_ACCESS "RW"
#define PADS_BANK0_GPIO22_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO22_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO22_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO22_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO22_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO22_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO22_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO22_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO22_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO22_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO22_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO22_PUE_MSB _u(3)
#define PADS_BANK0_GPIO22_PUE_LSB _u(3)
#define PADS_BANK0_GPIO22_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO22_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO22_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO22_PDE_MSB _u(2)
#define PADS_BANK0_GPIO22_PDE_LSB _u(2)
#define PADS_BANK0_GPIO22_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO22_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO22_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO22_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO22_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO22_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO22_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO22_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO22_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO22_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO22_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO23_OFFSET _u(0x00000060)
#define PADS_BANK0_GPIO23_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO23_RESET _u(0x00000116)
#define PADS_BANK0_GPIO23_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO23_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO23_ISO_MSB _u(8)
#define PADS_BANK0_GPIO23_ISO_LSB _u(8)
#define PADS_BANK0_GPIO23_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO23_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO23_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO23_OD_MSB _u(7)
#define PADS_BANK0_GPIO23_OD_LSB _u(7)
#define PADS_BANK0_GPIO23_OD_ACCESS "RW"
#define PADS_BANK0_GPIO23_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO23_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO23_IE_MSB _u(6)
#define PADS_BANK0_GPIO23_IE_LSB _u(6)
#define PADS_BANK0_GPIO23_IE_ACCESS "RW"
#define PADS_BANK0_GPIO23_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO23_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO23_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO23_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO23_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO23_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO23_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO23_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO23_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO23_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO23_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO23_PUE_MSB _u(3)
#define PADS_BANK0_GPIO23_PUE_LSB _u(3)
#define PADS_BANK0_GPIO23_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO23_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO23_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO23_PDE_MSB _u(2)
#define PADS_BANK0_GPIO23_PDE_LSB _u(2)
#define PADS_BANK0_GPIO23_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO23_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO23_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO23_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO23_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO23_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO23_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO23_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO23_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO23_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO23_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO24_OFFSET _u(0x00000064)
#define PADS_BANK0_GPIO24_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO24_RESET _u(0x00000116)
#define PADS_BANK0_GPIO24_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO24_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO24_ISO_MSB _u(8)
#define PADS_BANK0_GPIO24_ISO_LSB _u(8)
#define PADS_BANK0_GPIO24_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO24_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO24_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO24_OD_MSB _u(7)
#define PADS_BANK0_GPIO24_OD_LSB _u(7)
#define PADS_BANK0_GPIO24_OD_ACCESS "RW"
#define PADS_BANK0_GPIO24_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO24_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO24_IE_MSB _u(6)
#define PADS_BANK0_GPIO24_IE_LSB _u(6)
#define PADS_BANK0_GPIO24_IE_ACCESS "RW"
#define PADS_BANK0_GPIO24_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO24_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO24_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO24_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO24_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO24_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO24_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO24_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO24_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO24_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO24_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO24_PUE_MSB _u(3)
#define PADS_BANK0_GPIO24_PUE_LSB _u(3)
#define PADS_BANK0_GPIO24_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO24_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO24_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO24_PDE_MSB _u(2)
#define PADS_BANK0_GPIO24_PDE_LSB _u(2)
#define PADS_BANK0_GPIO24_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO24_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO24_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO24_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO24_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO24_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO24_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO24_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO24_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO24_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO24_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO25_OFFSET _u(0x00000068)
#define PADS_BANK0_GPIO25_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO25_RESET _u(0x00000116)
#define PADS_BANK0_GPIO25_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO25_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO25_ISO_MSB _u(8)
#define PADS_BANK0_GPIO25_ISO_LSB _u(8)
#define PADS_BANK0_GPIO25_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO25_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO25_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO25_OD_MSB _u(7)
#define PADS_BANK0_GPIO25_OD_LSB _u(7)
#define PADS_BANK0_GPIO25_OD_ACCESS "RW"
#define PADS_BANK0_GPIO25_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO25_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO25_IE_MSB _u(6)
#define PADS_BANK0_GPIO25_IE_LSB _u(6)
#define PADS_BANK0_GPIO25_IE_ACCESS "RW"
#define PADS_BANK0_GPIO25_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO25_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO25_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO25_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO25_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO25_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO25_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO25_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO25_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO25_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO25_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO25_PUE_MSB _u(3)
#define PADS_BANK0_GPIO25_PUE_LSB _u(3)
#define PADS_BANK0_GPIO25_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO25_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO25_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO25_PDE_MSB _u(2)
#define PADS_BANK0_GPIO25_PDE_LSB _u(2)
#define PADS_BANK0_GPIO25_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO25_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO25_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO25_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO25_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO25_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO25_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO25_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO25_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO25_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO25_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO26_OFFSET _u(0x0000006c)
#define PADS_BANK0_GPIO26_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO26_RESET _u(0x00000116)
#define PADS_BANK0_GPIO26_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO26_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO26_ISO_MSB _u(8)
#define PADS_BANK0_GPIO26_ISO_LSB _u(8)
#define PADS_BANK0_GPIO26_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO26_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO26_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO26_OD_MSB _u(7)
#define PADS_BANK0_GPIO26_OD_LSB _u(7)
#define PADS_BANK0_GPIO26_OD_ACCESS "RW"
#define PADS_BANK0_GPIO26_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO26_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO26_IE_MSB _u(6)
#define PADS_BANK0_GPIO26_IE_LSB _u(6)
#define PADS_BANK0_GPIO26_IE_ACCESS "RW"
#define PADS_BANK0_GPIO26_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO26_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO26_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO26_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO26_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO26_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO26_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO26_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO26_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO26_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO26_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO26_PUE_MSB _u(3)
#define PADS_BANK0_GPIO26_PUE_LSB _u(3)
#define PADS_BANK0_GPIO26_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO26_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO26_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO26_PDE_MSB _u(2)
#define PADS_BANK0_GPIO26_PDE_LSB _u(2)
#define PADS_BANK0_GPIO26_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO26_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO26_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO26_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO26_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO26_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO26_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO26_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO26_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO26_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO26_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO27_OFFSET _u(0x00000070)
#define PADS_BANK0_GPIO27_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO27_RESET _u(0x00000116)
#define PADS_BANK0_GPIO27_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO27_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO27_ISO_MSB _u(8)
#define PADS_BANK0_GPIO27_ISO_LSB _u(8)
#define PADS_BANK0_GPIO27_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO27_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO27_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO27_OD_MSB _u(7)
#define PADS_BANK0_GPIO27_OD_LSB _u(7)
#define PADS_BANK0_GPIO27_OD_ACCESS "RW"
#define PADS_BANK0_GPIO27_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO27_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO27_IE_MSB _u(6)
#define PADS_BANK0_GPIO27_IE_LSB _u(6)
#define PADS_BANK0_GPIO27_IE_ACCESS "RW"
#define PADS_BANK0_GPIO27_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO27_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO27_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO27_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO27_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO27_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO27_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO27_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO27_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO27_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO27_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO27_PUE_MSB _u(3)
#define PADS_BANK0_GPIO27_PUE_LSB _u(3)
#define PADS_BANK0_GPIO27_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO27_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO27_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO27_PDE_MSB _u(2)
#define PADS_BANK0_GPIO27_PDE_LSB _u(2)
#define PADS_BANK0_GPIO27_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO27_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO27_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO27_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO27_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO27_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO27_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO27_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO27_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO27_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO27_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO28_OFFSET _u(0x00000074)
#define PADS_BANK0_GPIO28_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO28_RESET _u(0x00000116)
#define PADS_BANK0_GPIO28_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO28_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO28_ISO_MSB _u(8)
#define PADS_BANK0_GPIO28_ISO_LSB _u(8)
#define PADS_BANK0_GPIO28_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO28_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO28_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO28_OD_MSB _u(7)
#define PADS_BANK0_GPIO28_OD_LSB _u(7)
#define PADS_BANK0_GPIO28_OD_ACCESS "RW"
#define PADS_BANK0_GPIO28_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO28_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO28_IE_MSB _u(6)
#define PADS_BANK0_GPIO28_IE_LSB _u(6)
#define PADS_BANK0_GPIO28_IE_ACCESS "RW"
#define PADS_BANK0_GPIO28_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO28_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO28_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO28_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO28_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO28_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO28_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO28_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO28_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO28_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO28_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO28_PUE_MSB _u(3)
#define PADS_BANK0_GPIO28_PUE_LSB _u(3)
#define PADS_BANK0_GPIO28_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO28_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO28_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO28_PDE_MSB _u(2)
#define PADS_BANK0_GPIO28_PDE_LSB _u(2)
#define PADS_BANK0_GPIO28_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO28_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO28_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO28_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO28_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO28_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO28_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO28_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO28_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO28_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO28_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO29_OFFSET _u(0x00000078)
#define PADS_BANK0_GPIO29_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO29_RESET _u(0x00000116)
#define PADS_BANK0_GPIO29_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO29_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO29_ISO_MSB _u(8)
#define PADS_BANK0_GPIO29_ISO_LSB _u(8)
#define PADS_BANK0_GPIO29_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO29_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO29_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO29_OD_MSB _u(7)
#define PADS_BANK0_GPIO29_OD_LSB _u(7)
#define PADS_BANK0_GPIO29_OD_ACCESS "RW"
#define PADS_BANK0_GPIO29_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO29_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO29_IE_MSB _u(6)
#define PADS_BANK0_GPIO29_IE_LSB _u(6)
#define PADS_BANK0_GPIO29_IE_ACCESS "RW"
#define PADS_BANK0_GPIO29_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO29_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO29_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO29_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO29_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO29_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO29_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO29_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO29_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO29_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO29_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO29_PUE_MSB _u(3)
#define PADS_BANK0_GPIO29_PUE_LSB _u(3)
#define PADS_BANK0_GPIO29_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO29_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO29_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO29_PDE_MSB _u(2)
#define PADS_BANK0_GPIO29_PDE_LSB _u(2)
#define PADS_BANK0_GPIO29_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO29_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO29_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO29_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO29_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO29_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO29_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO29_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO29_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO29_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO29_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO30_OFFSET _u(0x0000007c)
#define PADS_BANK0_GPIO30_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO30_RESET _u(0x00000116)
#define PADS_BANK0_GPIO30_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO30_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO30_ISO_MSB _u(8)
#define PADS_BANK0_GPIO30_ISO_LSB _u(8)
#define PADS_BANK0_GPIO30_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO30_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO30_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO30_OD_MSB _u(7)
#define PADS_BANK0_GPIO30_OD_LSB _u(7)
#define PADS_BANK0_GPIO30_OD_ACCESS "RW"
#define PADS_BANK0_GPIO30_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO30_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO30_IE_MSB _u(6)
#define PADS_BANK0_GPIO30_IE_LSB _u(6)
#define PADS_BANK0_GPIO30_IE_ACCESS "RW"
#define PADS_BANK0_GPIO30_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO30_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO30_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO30_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO30_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO30_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO30_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO30_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO30_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO30_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO30_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO30_PUE_MSB _u(3)
#define PADS_BANK0_GPIO30_PUE_LSB _u(3)
#define PADS_BANK0_GPIO30_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO30_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO30_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO30_PDE_MSB _u(2)
#define PADS_BANK0_GPIO30_PDE_LSB _u(2)
#define PADS_BANK0_GPIO30_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO30_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO30_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO30_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO30_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO30_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO30_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO30_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO30_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO30_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO30_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO31_OFFSET _u(0x00000080)
#define PADS_BANK0_GPIO31_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO31_RESET _u(0x00000116)
#define PADS_BANK0_GPIO31_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO31_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO31_ISO_MSB _u(8)
#define PADS_BANK0_GPIO31_ISO_LSB _u(8)
#define PADS_BANK0_GPIO31_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO31_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO31_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO31_OD_MSB _u(7)
#define PADS_BANK0_GPIO31_OD_LSB _u(7)
#define PADS_BANK0_GPIO31_OD_ACCESS "RW"
#define PADS_BANK0_GPIO31_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO31_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO31_IE_MSB _u(6)
#define PADS_BANK0_GPIO31_IE_LSB _u(6)
#define PADS_BANK0_GPIO31_IE_ACCESS "RW"
#define PADS_BANK0_GPIO31_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO31_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO31_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO31_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO31_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO31_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO31_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO31_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO31_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO31_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO31_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO31_PUE_MSB _u(3)
#define PADS_BANK0_GPIO31_PUE_LSB _u(3)
#define PADS_BANK0_GPIO31_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO31_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO31_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO31_PDE_MSB _u(2)
#define PADS_BANK0_GPIO31_PDE_LSB _u(2)
#define PADS_BANK0_GPIO31_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO31_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO31_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO31_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO31_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO31_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO31_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO31_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO31_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO31_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO31_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO32_OFFSET _u(0x00000084)
#define PADS_BANK0_GPIO32_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO32_RESET _u(0x00000116)
#define PADS_BANK0_GPIO32_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO32_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO32_ISO_MSB _u(8)
#define PADS_BANK0_GPIO32_ISO_LSB _u(8)
#define PADS_BANK0_GPIO32_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO32_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO32_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO32_OD_MSB _u(7)
#define PADS_BANK0_GPIO32_OD_LSB _u(7)
#define PADS_BANK0_GPIO32_OD_ACCESS "RW"
#define PADS_BANK0_GPIO32_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO32_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO32_IE_MSB _u(6)
#define PADS_BANK0_GPIO32_IE_LSB _u(6)
#define PADS_BANK0_GPIO32_IE_ACCESS "RW"
#define PADS_BANK0_GPIO32_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO32_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO32_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO32_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO32_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO32_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO32_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO32_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO32_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO32_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO32_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO32_PUE_MSB _u(3)
#define PADS_BANK0_GPIO32_PUE_LSB _u(3)
#define PADS_BANK0_GPIO32_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO32_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO32_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO32_PDE_MSB _u(2)
#define PADS_BANK0_GPIO32_PDE_LSB _u(2)
#define PADS_BANK0_GPIO32_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO32_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO32_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO32_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO32_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO32_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO32_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO32_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO32_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO32_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO32_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO33_OFFSET _u(0x00000088)
#define PADS_BANK0_GPIO33_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO33_RESET _u(0x00000116)
#define PADS_BANK0_GPIO33_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO33_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO33_ISO_MSB _u(8)
#define PADS_BANK0_GPIO33_ISO_LSB _u(8)
#define PADS_BANK0_GPIO33_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO33_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO33_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO33_OD_MSB _u(7)
#define PADS_BANK0_GPIO33_OD_LSB _u(7)
#define PADS_BANK0_GPIO33_OD_ACCESS "RW"
#define PADS_BANK0_GPIO33_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO33_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO33_IE_MSB _u(6)
#define PADS_BANK0_GPIO33_IE_LSB _u(6)
#define PADS_BANK0_GPIO33_IE_ACCESS "RW"
#define PADS_BANK0_GPIO33_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO33_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO33_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO33_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO33_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO33_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO33_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO33_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO33_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO33_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO33_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO33_PUE_MSB _u(3)
#define PADS_BANK0_GPIO33_PUE_LSB _u(3)
#define PADS_BANK0_GPIO33_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO33_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO33_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO33_PDE_MSB _u(2)
#define PADS_BANK0_GPIO33_PDE_LSB _u(2)
#define PADS_BANK0_GPIO33_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO33_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO33_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO33_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO33_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO33_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO33_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO33_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO33_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO33_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO33_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO34_OFFSET _u(0x0000008c)
#define PADS_BANK0_GPIO34_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO34_RESET _u(0x00000116)
#define PADS_BANK0_GPIO34_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO34_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO34_ISO_MSB _u(8)
#define PADS_BANK0_GPIO34_ISO_LSB _u(8)
#define PADS_BANK0_GPIO34_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO34_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO34_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO34_OD_MSB _u(7)
#define PADS_BANK0_GPIO34_OD_LSB _u(7)
#define PADS_BANK0_GPIO34_OD_ACCESS "RW"
#define PADS_BANK0_GPIO34_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO34_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO34_IE_MSB _u(6)
#define PADS_BANK0_GPIO34_IE_LSB _u(6)
#define PADS_BANK0_GPIO34_IE_ACCESS "RW"
#define PADS_BANK0_GPIO34_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO34_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO34_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO34_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO34_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO34_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO34_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO34_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO34_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO34_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO34_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO34_PUE_MSB _u(3)
#define PADS_BANK0_GPIO34_PUE_LSB _u(3)
#define PADS_BANK0_GPIO34_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO34_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO34_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO34_PDE_MSB _u(2)
#define PADS_BANK0_GPIO34_PDE_LSB _u(2)
#define PADS_BANK0_GPIO34_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO34_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO34_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO34_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO34_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO34_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO34_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO34_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO34_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO34_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO34_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO35_OFFSET _u(0x00000090)
#define PADS_BANK0_GPIO35_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO35_RESET _u(0x00000116)
#define PADS_BANK0_GPIO35_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO35_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO35_ISO_MSB _u(8)
#define PADS_BANK0_GPIO35_ISO_LSB _u(8)
#define PADS_BANK0_GPIO35_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO35_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO35_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO35_OD_MSB _u(7)
#define PADS_BANK0_GPIO35_OD_LSB _u(7)
#define PADS_BANK0_GPIO35_OD_ACCESS "RW"
#define PADS_BANK0_GPIO35_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO35_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO35_IE_MSB _u(6)
#define PADS_BANK0_GPIO35_IE_LSB _u(6)
#define PADS_BANK0_GPIO35_IE_ACCESS "RW"
#define PADS_BANK0_GPIO35_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO35_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO35_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO35_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO35_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO35_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO35_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO35_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO35_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO35_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO35_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO35_PUE_MSB _u(3)
#define PADS_BANK0_GPIO35_PUE_LSB _u(3)
#define PADS_BANK0_GPIO35_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO35_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO35_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO35_PDE_MSB _u(2)
#define PADS_BANK0_GPIO35_PDE_LSB _u(2)
#define PADS_BANK0_GPIO35_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO35_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO35_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO35_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO35_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO35_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO35_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO35_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO35_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO35_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO35_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO36_OFFSET _u(0x00000094)
#define PADS_BANK0_GPIO36_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO36_RESET _u(0x00000116)
#define PADS_BANK0_GPIO36_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO36_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO36_ISO_MSB _u(8)
#define PADS_BANK0_GPIO36_ISO_LSB _u(8)
#define PADS_BANK0_GPIO36_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO36_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO36_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO36_OD_MSB _u(7)
#define PADS_BANK0_GPIO36_OD_LSB _u(7)
#define PADS_BANK0_GPIO36_OD_ACCESS "RW"
#define PADS_BANK0_GPIO36_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO36_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO36_IE_MSB _u(6)
#define PADS_BANK0_GPIO36_IE_LSB _u(6)
#define PADS_BANK0_GPIO36_IE_ACCESS "RW"
#define PADS_BANK0_GPIO36_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO36_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO36_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO36_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO36_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO36_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO36_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO36_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO36_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO36_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO36_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO36_PUE_MSB _u(3)
#define PADS_BANK0_GPIO36_PUE_LSB _u(3)
#define PADS_BANK0_GPIO36_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO36_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO36_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO36_PDE_MSB _u(2)
#define PADS_BANK0_GPIO36_PDE_LSB _u(2)
#define PADS_BANK0_GPIO36_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO36_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO36_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO36_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO36_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO36_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO36_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO36_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO36_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO36_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO36_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO37_OFFSET _u(0x00000098)
#define PADS_BANK0_GPIO37_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO37_RESET _u(0x00000116)
#define PADS_BANK0_GPIO37_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO37_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO37_ISO_MSB _u(8)
#define PADS_BANK0_GPIO37_ISO_LSB _u(8)
#define PADS_BANK0_GPIO37_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO37_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO37_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO37_OD_MSB _u(7)
#define PADS_BANK0_GPIO37_OD_LSB _u(7)
#define PADS_BANK0_GPIO37_OD_ACCESS "RW"
#define PADS_BANK0_GPIO37_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO37_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO37_IE_MSB _u(6)
#define PADS_BANK0_GPIO37_IE_LSB _u(6)
#define PADS_BANK0_GPIO37_IE_ACCESS "RW"
#define PADS_BANK0_GPIO37_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO37_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO37_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO37_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO37_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO37_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO37_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO37_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO37_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO37_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO37_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO37_PUE_MSB _u(3)
#define PADS_BANK0_GPIO37_PUE_LSB _u(3)
#define PADS_BANK0_GPIO37_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO37_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO37_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO37_PDE_MSB _u(2)
#define PADS_BANK0_GPIO37_PDE_LSB _u(2)
#define PADS_BANK0_GPIO37_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO37_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO37_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO37_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO37_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO37_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO37_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO37_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO37_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO37_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO37_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO38_OFFSET _u(0x0000009c)
#define PADS_BANK0_GPIO38_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO38_RESET _u(0x00000116)
#define PADS_BANK0_GPIO38_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO38_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO38_ISO_MSB _u(8)
#define PADS_BANK0_GPIO38_ISO_LSB _u(8)
#define PADS_BANK0_GPIO38_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO38_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO38_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO38_OD_MSB _u(7)
#define PADS_BANK0_GPIO38_OD_LSB _u(7)
#define PADS_BANK0_GPIO38_OD_ACCESS "RW"
#define PADS_BANK0_GPIO38_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO38_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO38_IE_MSB _u(6)
#define PADS_BANK0_GPIO38_IE_LSB _u(6)
#define PADS_BANK0_GPIO38_IE_ACCESS "RW"
#define PADS_BANK0_GPIO38_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO38_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO38_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO38_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO38_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO38_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO38_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO38_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO38_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO38_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO38_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO38_PUE_MSB _u(3)
#define PADS_BANK0_GPIO38_PUE_LSB _u(3)
#define PADS_BANK0_GPIO38_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO38_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO38_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO38_PDE_MSB _u(2)
#define PADS_BANK0_GPIO38_PDE_LSB _u(2)
#define PADS_BANK0_GPIO38_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO38_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO38_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO38_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO38_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO38_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO38_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO38_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO38_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO38_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO38_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO39_OFFSET _u(0x000000a0)
#define PADS_BANK0_GPIO39_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO39_RESET _u(0x00000116)
#define PADS_BANK0_GPIO39_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO39_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO39_ISO_MSB _u(8)
#define PADS_BANK0_GPIO39_ISO_LSB _u(8)
#define PADS_BANK0_GPIO39_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO39_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO39_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO39_OD_MSB _u(7)
#define PADS_BANK0_GPIO39_OD_LSB _u(7)
#define PADS_BANK0_GPIO39_OD_ACCESS "RW"
#define PADS_BANK0_GPIO39_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO39_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO39_IE_MSB _u(6)
#define PADS_BANK0_GPIO39_IE_LSB _u(6)
#define PADS_BANK0_GPIO39_IE_ACCESS "RW"
#define PADS_BANK0_GPIO39_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO39_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO39_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO39_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO39_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO39_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO39_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO39_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO39_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO39_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO39_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO39_PUE_MSB _u(3)
#define PADS_BANK0_GPIO39_PUE_LSB _u(3)
#define PADS_BANK0_GPIO39_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO39_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO39_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO39_PDE_MSB _u(2)
#define PADS_BANK0_GPIO39_PDE_LSB _u(2)
#define PADS_BANK0_GPIO39_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO39_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO39_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO39_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO39_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO39_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO39_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO39_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO39_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO39_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO39_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO40_OFFSET _u(0x000000a4)
#define PADS_BANK0_GPIO40_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO40_RESET _u(0x00000116)
#define PADS_BANK0_GPIO40_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO40_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO40_ISO_MSB _u(8)
#define PADS_BANK0_GPIO40_ISO_LSB _u(8)
#define PADS_BANK0_GPIO40_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO40_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO40_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO40_OD_MSB _u(7)
#define PADS_BANK0_GPIO40_OD_LSB _u(7)
#define PADS_BANK0_GPIO40_OD_ACCESS "RW"
#define PADS_BANK0_GPIO40_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO40_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO40_IE_MSB _u(6)
#define PADS_BANK0_GPIO40_IE_LSB _u(6)
#define PADS_BANK0_GPIO40_IE_ACCESS "RW"
#define PADS_BANK0_GPIO40_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO40_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO40_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO40_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO40_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO40_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO40_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO40_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO40_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO40_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO40_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO40_PUE_MSB _u(3)
#define PADS_BANK0_GPIO40_PUE_LSB _u(3)
#define PADS_BANK0_GPIO40_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO40_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO40_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO40_PDE_MSB _u(2)
#define PADS_BANK0_GPIO40_PDE_LSB _u(2)
#define PADS_BANK0_GPIO40_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO40_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO40_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO40_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO40_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO40_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO40_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO40_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO40_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO40_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO40_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO41_OFFSET _u(0x000000a8)
#define PADS_BANK0_GPIO41_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO41_RESET _u(0x00000116)
#define PADS_BANK0_GPIO41_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO41_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO41_ISO_MSB _u(8)
#define PADS_BANK0_GPIO41_ISO_LSB _u(8)
#define PADS_BANK0_GPIO41_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO41_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO41_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO41_OD_MSB _u(7)
#define PADS_BANK0_GPIO41_OD_LSB _u(7)
#define PADS_BANK0_GPIO41_OD_ACCESS "RW"
#define PADS_BANK0_GPIO41_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO41_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO41_IE_MSB _u(6)
#define PADS_BANK0_GPIO41_IE_LSB _u(6)
#define PADS_BANK0_GPIO41_IE_ACCESS "RW"
#define PADS_BANK0_GPIO41_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO41_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO41_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO41_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO41_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO41_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO41_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO41_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO41_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO41_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO41_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO41_PUE_MSB _u(3)
#define PADS_BANK0_GPIO41_PUE_LSB _u(3)
#define PADS_BANK0_GPIO41_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO41_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO41_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO41_PDE_MSB _u(2)
#define PADS_BANK0_GPIO41_PDE_LSB _u(2)
#define PADS_BANK0_GPIO41_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO41_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO41_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO41_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO41_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO41_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO41_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO41_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO41_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO41_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO41_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO42_OFFSET _u(0x000000ac)
#define PADS_BANK0_GPIO42_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO42_RESET _u(0x00000116)
#define PADS_BANK0_GPIO42_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO42_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO42_ISO_MSB _u(8)
#define PADS_BANK0_GPIO42_ISO_LSB _u(8)
#define PADS_BANK0_GPIO42_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO42_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO42_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO42_OD_MSB _u(7)
#define PADS_BANK0_GPIO42_OD_LSB _u(7)
#define PADS_BANK0_GPIO42_OD_ACCESS "RW"
#define PADS_BANK0_GPIO42_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO42_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO42_IE_MSB _u(6)
#define PADS_BANK0_GPIO42_IE_LSB _u(6)
#define PADS_BANK0_GPIO42_IE_ACCESS "RW"
#define PADS_BANK0_GPIO42_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO42_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO42_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO42_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO42_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO42_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO42_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO42_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO42_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO42_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO42_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO42_PUE_MSB _u(3)
#define PADS_BANK0_GPIO42_PUE_LSB _u(3)
#define PADS_BANK0_GPIO42_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO42_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO42_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO42_PDE_MSB _u(2)
#define PADS_BANK0_GPIO42_PDE_LSB _u(2)
#define PADS_BANK0_GPIO42_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO42_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO42_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO42_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO42_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO42_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO42_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO42_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO42_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO42_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO42_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO43_OFFSET _u(0x000000b0)
#define PADS_BANK0_GPIO43_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO43_RESET _u(0x00000116)
#define PADS_BANK0_GPIO43_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO43_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO43_ISO_MSB _u(8)
#define PADS_BANK0_GPIO43_ISO_LSB _u(8)
#define PADS_BANK0_GPIO43_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO43_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO43_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO43_OD_MSB _u(7)
#define PADS_BANK0_GPIO43_OD_LSB _u(7)
#define PADS_BANK0_GPIO43_OD_ACCESS "RW"
#define PADS_BANK0_GPIO43_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO43_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO43_IE_MSB _u(6)
#define PADS_BANK0_GPIO43_IE_LSB _u(6)
#define PADS_BANK0_GPIO43_IE_ACCESS "RW"
#define PADS_BANK0_GPIO43_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO43_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO43_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO43_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO43_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO43_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO43_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO43_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO43_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO43_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO43_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO43_PUE_MSB _u(3)
#define PADS_BANK0_GPIO43_PUE_LSB _u(3)
#define PADS_BANK0_GPIO43_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO43_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO43_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO43_PDE_MSB _u(2)
#define PADS_BANK0_GPIO43_PDE_LSB _u(2)
#define PADS_BANK0_GPIO43_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO43_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO43_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO43_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO43_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO43_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO43_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO43_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO43_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO43_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO43_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO44_OFFSET _u(0x000000b4)
#define PADS_BANK0_GPIO44_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO44_RESET _u(0x00000116)
#define PADS_BANK0_GPIO44_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO44_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO44_ISO_MSB _u(8)
#define PADS_BANK0_GPIO44_ISO_LSB _u(8)
#define PADS_BANK0_GPIO44_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO44_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO44_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO44_OD_MSB _u(7)
#define PADS_BANK0_GPIO44_OD_LSB _u(7)
#define PADS_BANK0_GPIO44_OD_ACCESS "RW"
#define PADS_BANK0_GPIO44_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO44_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO44_IE_MSB _u(6)
#define PADS_BANK0_GPIO44_IE_LSB _u(6)
#define PADS_BANK0_GPIO44_IE_ACCESS "RW"
#define PADS_BANK0_GPIO44_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO44_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO44_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO44_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO44_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO44_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO44_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO44_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO44_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO44_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO44_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO44_PUE_MSB _u(3)
#define PADS_BANK0_GPIO44_PUE_LSB _u(3)
#define PADS_BANK0_GPIO44_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO44_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO44_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO44_PDE_MSB _u(2)
#define PADS_BANK0_GPIO44_PDE_LSB _u(2)
#define PADS_BANK0_GPIO44_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO44_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO44_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO44_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO44_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO44_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO44_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO44_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO44_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO44_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO44_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO45_OFFSET _u(0x000000b8)
#define PADS_BANK0_GPIO45_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO45_RESET _u(0x00000116)
#define PADS_BANK0_GPIO45_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO45_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO45_ISO_MSB _u(8)
#define PADS_BANK0_GPIO45_ISO_LSB _u(8)
#define PADS_BANK0_GPIO45_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO45_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO45_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO45_OD_MSB _u(7)
#define PADS_BANK0_GPIO45_OD_LSB _u(7)
#define PADS_BANK0_GPIO45_OD_ACCESS "RW"
#define PADS_BANK0_GPIO45_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO45_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO45_IE_MSB _u(6)
#define PADS_BANK0_GPIO45_IE_LSB _u(6)
#define PADS_BANK0_GPIO45_IE_ACCESS "RW"
#define PADS_BANK0_GPIO45_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO45_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO45_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO45_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO45_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO45_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO45_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO45_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO45_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO45_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO45_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO45_PUE_MSB _u(3)
#define PADS_BANK0_GPIO45_PUE_LSB _u(3)
#define PADS_BANK0_GPIO45_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO45_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO45_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO45_PDE_MSB _u(2)
#define PADS_BANK0_GPIO45_PDE_LSB _u(2)
#define PADS_BANK0_GPIO45_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO45_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO45_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO45_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO45_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO45_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO45_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO45_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO45_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO45_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO45_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO46_OFFSET _u(0x000000bc)
#define PADS_BANK0_GPIO46_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO46_RESET _u(0x00000116)
#define PADS_BANK0_GPIO46_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO46_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO46_ISO_MSB _u(8)
#define PADS_BANK0_GPIO46_ISO_LSB _u(8)
#define PADS_BANK0_GPIO46_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO46_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO46_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO46_OD_MSB _u(7)
#define PADS_BANK0_GPIO46_OD_LSB _u(7)
#define PADS_BANK0_GPIO46_OD_ACCESS "RW"
#define PADS_BANK0_GPIO46_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO46_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO46_IE_MSB _u(6)
#define PADS_BANK0_GPIO46_IE_LSB _u(6)
#define PADS_BANK0_GPIO46_IE_ACCESS "RW"
#define PADS_BANK0_GPIO46_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO46_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO46_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO46_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO46_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO46_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO46_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO46_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO46_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO46_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO46_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO46_PUE_MSB _u(3)
#define PADS_BANK0_GPIO46_PUE_LSB _u(3)
#define PADS_BANK0_GPIO46_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO46_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO46_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO46_PDE_MSB _u(2)
#define PADS_BANK0_GPIO46_PDE_LSB _u(2)
#define PADS_BANK0_GPIO46_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO46_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO46_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO46_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO46_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO46_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO46_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO46_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO46_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO46_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO46_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_GPIO47_OFFSET _u(0x000000c0)
#define PADS_BANK0_GPIO47_BITS _u(0x000001ff)
#define PADS_BANK0_GPIO47_RESET _u(0x00000116)
#define PADS_BANK0_GPIO47_ISO_RESET _u(0x1)
#define PADS_BANK0_GPIO47_ISO_BITS _u(0x00000100)
#define PADS_BANK0_GPIO47_ISO_MSB _u(8)
#define PADS_BANK0_GPIO47_ISO_LSB _u(8)
#define PADS_BANK0_GPIO47_ISO_ACCESS "RW"
#define PADS_BANK0_GPIO47_OD_RESET _u(0x0)
#define PADS_BANK0_GPIO47_OD_BITS _u(0x00000080)
#define PADS_BANK0_GPIO47_OD_MSB _u(7)
#define PADS_BANK0_GPIO47_OD_LSB _u(7)
#define PADS_BANK0_GPIO47_OD_ACCESS "RW"
#define PADS_BANK0_GPIO47_IE_RESET _u(0x0)
#define PADS_BANK0_GPIO47_IE_BITS _u(0x00000040)
#define PADS_BANK0_GPIO47_IE_MSB _u(6)
#define PADS_BANK0_GPIO47_IE_LSB _u(6)
#define PADS_BANK0_GPIO47_IE_ACCESS "RW"
#define PADS_BANK0_GPIO47_DRIVE_RESET _u(0x1)
#define PADS_BANK0_GPIO47_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_GPIO47_DRIVE_MSB _u(5)
#define PADS_BANK0_GPIO47_DRIVE_LSB _u(4)
#define PADS_BANK0_GPIO47_DRIVE_ACCESS "RW"
#define PADS_BANK0_GPIO47_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_GPIO47_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_GPIO47_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_GPIO47_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_GPIO47_PUE_RESET _u(0x0)
#define PADS_BANK0_GPIO47_PUE_BITS _u(0x00000008)
#define PADS_BANK0_GPIO47_PUE_MSB _u(3)
#define PADS_BANK0_GPIO47_PUE_LSB _u(3)
#define PADS_BANK0_GPIO47_PUE_ACCESS "RW"
#define PADS_BANK0_GPIO47_PDE_RESET _u(0x1)
#define PADS_BANK0_GPIO47_PDE_BITS _u(0x00000004)
#define PADS_BANK0_GPIO47_PDE_MSB _u(2)
#define PADS_BANK0_GPIO47_PDE_LSB _u(2)
#define PADS_BANK0_GPIO47_PDE_ACCESS "RW"
#define PADS_BANK0_GPIO47_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_GPIO47_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_GPIO47_SCHMITT_MSB _u(1)
#define PADS_BANK0_GPIO47_SCHMITT_LSB _u(1)
#define PADS_BANK0_GPIO47_SCHMITT_ACCESS "RW"
#define PADS_BANK0_GPIO47_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_GPIO47_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_GPIO47_SLEWFAST_MSB _u(0)
#define PADS_BANK0_GPIO47_SLEWFAST_LSB _u(0)
#define PADS_BANK0_GPIO47_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_SWCLK_OFFSET _u(0x000000c4)
#define PADS_BANK0_SWCLK_BITS _u(0x000001ff)
#define PADS_BANK0_SWCLK_RESET _u(0x0000005a)
#define PADS_BANK0_SWCLK_ISO_RESET _u(0x0)
#define PADS_BANK0_SWCLK_ISO_BITS _u(0x00000100)
#define PADS_BANK0_SWCLK_ISO_MSB _u(8)
#define PADS_BANK0_SWCLK_ISO_LSB _u(8)
#define PADS_BANK0_SWCLK_ISO_ACCESS "RW"
#define PADS_BANK0_SWCLK_OD_RESET _u(0x0)
#define PADS_BANK0_SWCLK_OD_BITS _u(0x00000080)
#define PADS_BANK0_SWCLK_OD_MSB _u(7)
#define PADS_BANK0_SWCLK_OD_LSB _u(7)
#define PADS_BANK0_SWCLK_OD_ACCESS "RW"
#define PADS_BANK0_SWCLK_IE_RESET _u(0x1)
#define PADS_BANK0_SWCLK_IE_BITS _u(0x00000040)
#define PADS_BANK0_SWCLK_IE_MSB _u(6)
#define PADS_BANK0_SWCLK_IE_LSB _u(6)
#define PADS_BANK0_SWCLK_IE_ACCESS "RW"
#define PADS_BANK0_SWCLK_DRIVE_RESET _u(0x1)
#define PADS_BANK0_SWCLK_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_SWCLK_DRIVE_MSB _u(5)
#define PADS_BANK0_SWCLK_DRIVE_LSB _u(4)
#define PADS_BANK0_SWCLK_DRIVE_ACCESS "RW"
#define PADS_BANK0_SWCLK_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_SWCLK_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_SWCLK_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_SWCLK_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_SWCLK_PUE_RESET _u(0x1)
#define PADS_BANK0_SWCLK_PUE_BITS _u(0x00000008)
#define PADS_BANK0_SWCLK_PUE_MSB _u(3)
#define PADS_BANK0_SWCLK_PUE_LSB _u(3)
#define PADS_BANK0_SWCLK_PUE_ACCESS "RW"
#define PADS_BANK0_SWCLK_PDE_RESET _u(0x0)
#define PADS_BANK0_SWCLK_PDE_BITS _u(0x00000004)
#define PADS_BANK0_SWCLK_PDE_MSB _u(2)
#define PADS_BANK0_SWCLK_PDE_LSB _u(2)
#define PADS_BANK0_SWCLK_PDE_ACCESS "RW"
#define PADS_BANK0_SWCLK_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_SWCLK_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_SWCLK_SCHMITT_MSB _u(1)
#define PADS_BANK0_SWCLK_SCHMITT_LSB _u(1)
#define PADS_BANK0_SWCLK_SCHMITT_ACCESS "RW"
#define PADS_BANK0_SWCLK_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_SWCLK_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_SWCLK_SLEWFAST_MSB _u(0)
#define PADS_BANK0_SWCLK_SLEWFAST_LSB _u(0)
#define PADS_BANK0_SWCLK_SLEWFAST_ACCESS "RW"
#define PADS_BANK0_SWD_OFFSET _u(0x000000c8)
#define PADS_BANK0_SWD_BITS _u(0x000001ff)
#define PADS_BANK0_SWD_RESET _u(0x0000005a)
#define PADS_BANK0_SWD_ISO_RESET _u(0x0)
#define PADS_BANK0_SWD_ISO_BITS _u(0x00000100)
#define PADS_BANK0_SWD_ISO_MSB _u(8)
#define PADS_BANK0_SWD_ISO_LSB _u(8)
#define PADS_BANK0_SWD_ISO_ACCESS "RW"
#define PADS_BANK0_SWD_OD_RESET _u(0x0)
#define PADS_BANK0_SWD_OD_BITS _u(0x00000080)
#define PADS_BANK0_SWD_OD_MSB _u(7)
#define PADS_BANK0_SWD_OD_LSB _u(7)
#define PADS_BANK0_SWD_OD_ACCESS "RW"
#define PADS_BANK0_SWD_IE_RESET _u(0x1)
#define PADS_BANK0_SWD_IE_BITS _u(0x00000040)
#define PADS_BANK0_SWD_IE_MSB _u(6)
#define PADS_BANK0_SWD_IE_LSB _u(6)
#define PADS_BANK0_SWD_IE_ACCESS "RW"
#define PADS_BANK0_SWD_DRIVE_RESET _u(0x1)
#define PADS_BANK0_SWD_DRIVE_BITS _u(0x00000030)
#define PADS_BANK0_SWD_DRIVE_MSB _u(5)
#define PADS_BANK0_SWD_DRIVE_LSB _u(4)
#define PADS_BANK0_SWD_DRIVE_ACCESS "RW"
#define PADS_BANK0_SWD_DRIVE_VALUE_2MA _u(0x0)
#define PADS_BANK0_SWD_DRIVE_VALUE_4MA _u(0x1)
#define PADS_BANK0_SWD_DRIVE_VALUE_8MA _u(0x2)
#define PADS_BANK0_SWD_DRIVE_VALUE_12MA _u(0x3)
#define PADS_BANK0_SWD_PUE_RESET _u(0x1)
#define PADS_BANK0_SWD_PUE_BITS _u(0x00000008)
#define PADS_BANK0_SWD_PUE_MSB _u(3)
#define PADS_BANK0_SWD_PUE_LSB _u(3)
#define PADS_BANK0_SWD_PUE_ACCESS "RW"
#define PADS_BANK0_SWD_PDE_RESET _u(0x0)
#define PADS_BANK0_SWD_PDE_BITS _u(0x00000004)
#define PADS_BANK0_SWD_PDE_MSB _u(2)
#define PADS_BANK0_SWD_PDE_LSB _u(2)
#define PADS_BANK0_SWD_PDE_ACCESS "RW"
#define PADS_BANK0_SWD_SCHMITT_RESET _u(0x1)
#define PADS_BANK0_SWD_SCHMITT_BITS _u(0x00000002)
#define PADS_BANK0_SWD_SCHMITT_MSB _u(1)
#define PADS_BANK0_SWD_SCHMITT_LSB _u(1)
#define PADS_BANK0_SWD_SCHMITT_ACCESS "RW"
#define PADS_BANK0_SWD_SLEWFAST_RESET _u(0x0)
#define PADS_BANK0_SWD_SLEWFAST_BITS _u(0x00000001)
#define PADS_BANK0_SWD_SLEWFAST_MSB _u(0)
#define PADS_BANK0_SWD_SLEWFAST_LSB _u(0)
#define PADS_BANK0_SWD_SLEWFAST_ACCESS "RW"
typedef struct {
   
    io_rw_32 voltage_select;
   
    io_rw_32 io[48];
} pads_bank0_hw_t;
#define pads_bank0_hw ((pads_bank0_hw_t *)PADS_BANK0_BASE)
_Static_assert(sizeof (pads_bank0_hw_t) == 0x00c4, "");
#define _HARDWARE_STRUCTS_IO_BANK0_H 
#define _HARDWARE_REGS_IO_BANK0_H 
#define IO_BANK0_GPIO0_STATUS_OFFSET _u(0x00000000)
#define IO_BANK0_GPIO0_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO0_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO0_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO0_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO0_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO0_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO0_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO0_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO0_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO0_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO0_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO0_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO0_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO0_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO0_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO0_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO0_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO0_CTRL_OFFSET _u(0x00000004)
#define IO_BANK0_GPIO0_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO0_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO0_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO0_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO0_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO0_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO0_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO0_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO0_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO0_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO0_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO0_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO0_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO0_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO0_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO0_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO0_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO0_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO0_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO0_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO0_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO0_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_JTAG_TCK _u(0x00)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_SPI0_RX _u(0x01)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_PWM_A_0 _u(0x04)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_SIOB_PROC_0 _u(0x05)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_PIO0_0 _u(0x06)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_PIO1_0 _u(0x07)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_PIO2_0 _u(0x08)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_XIP_SS_N_1 _u(0x09)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO1_STATUS_OFFSET _u(0x00000008)
#define IO_BANK0_GPIO1_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO1_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO1_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO1_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO1_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO1_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO1_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO1_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO1_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO1_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO1_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO1_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO1_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO1_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO1_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO1_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO1_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO1_CTRL_OFFSET _u(0x0000000c)
#define IO_BANK0_GPIO1_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO1_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO1_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO1_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO1_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO1_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO1_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO1_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO1_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO1_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO1_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO1_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO1_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO1_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO1_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO1_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO1_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO1_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO1_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO1_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO1_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO1_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_JTAG_TMS _u(0x00)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_SPI0_SS_N _u(0x01)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_PWM_B_0 _u(0x04)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_SIOB_PROC_1 _u(0x05)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_PIO0_1 _u(0x06)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_PIO1_1 _u(0x07)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_PIO2_1 _u(0x08)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_CORESIGHT_TRACECLK _u(0x09)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO2_STATUS_OFFSET _u(0x00000010)
#define IO_BANK0_GPIO2_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO2_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO2_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO2_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO2_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO2_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO2_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO2_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO2_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO2_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO2_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO2_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO2_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO2_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO2_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO2_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO2_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO2_CTRL_OFFSET _u(0x00000014)
#define IO_BANK0_GPIO2_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO2_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO2_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO2_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO2_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO2_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO2_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO2_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO2_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO2_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO2_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO2_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO2_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO2_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO2_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO2_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO2_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO2_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO2_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO2_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO2_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO2_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_JTAG_TDI _u(0x00)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_SPI0_SCLK _u(0x01)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_PWM_A_1 _u(0x04)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_SIOB_PROC_2 _u(0x05)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_PIO0_2 _u(0x06)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_PIO1_2 _u(0x07)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_PIO2_2 _u(0x08)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_CORESIGHT_TRACEDATA_0 _u(0x09)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO3_STATUS_OFFSET _u(0x00000018)
#define IO_BANK0_GPIO3_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO3_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO3_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO3_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO3_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO3_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO3_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO3_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO3_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO3_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO3_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO3_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO3_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO3_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO3_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO3_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO3_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO3_CTRL_OFFSET _u(0x0000001c)
#define IO_BANK0_GPIO3_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO3_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO3_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO3_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO3_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO3_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO3_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO3_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO3_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO3_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO3_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO3_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO3_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO3_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO3_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO3_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO3_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO3_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO3_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO3_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO3_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO3_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_JTAG_TDO _u(0x00)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_SPI0_TX _u(0x01)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_PWM_B_1 _u(0x04)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_SIOB_PROC_3 _u(0x05)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_PIO0_3 _u(0x06)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_PIO1_3 _u(0x07)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_PIO2_3 _u(0x08)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_CORESIGHT_TRACEDATA_1 _u(0x09)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO4_STATUS_OFFSET _u(0x00000020)
#define IO_BANK0_GPIO4_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO4_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO4_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO4_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO4_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO4_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO4_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO4_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO4_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO4_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO4_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO4_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO4_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO4_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO4_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO4_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO4_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO4_CTRL_OFFSET _u(0x00000024)
#define IO_BANK0_GPIO4_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO4_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO4_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO4_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO4_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO4_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO4_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO4_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO4_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO4_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO4_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO4_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO4_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO4_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO4_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO4_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO4_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO4_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO4_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO4_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO4_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO4_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_SPI0_RX _u(0x01)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_PWM_A_2 _u(0x04)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_SIOB_PROC_4 _u(0x05)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_PIO0_4 _u(0x06)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_PIO1_4 _u(0x07)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_PIO2_4 _u(0x08)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_CORESIGHT_TRACEDATA_2 _u(0x09)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO5_STATUS_OFFSET _u(0x00000028)
#define IO_BANK0_GPIO5_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO5_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO5_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO5_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO5_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO5_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO5_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO5_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO5_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO5_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO5_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO5_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO5_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO5_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO5_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO5_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO5_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO5_CTRL_OFFSET _u(0x0000002c)
#define IO_BANK0_GPIO5_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO5_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO5_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO5_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO5_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO5_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO5_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO5_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO5_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO5_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO5_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO5_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO5_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO5_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO5_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO5_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO5_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO5_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO5_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO5_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO5_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO5_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_SPI0_SS_N _u(0x01)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_PWM_B_2 _u(0x04)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_SIOB_PROC_5 _u(0x05)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_PIO0_5 _u(0x06)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_PIO1_5 _u(0x07)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_PIO2_5 _u(0x08)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_CORESIGHT_TRACEDATA_3 _u(0x09)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO6_STATUS_OFFSET _u(0x00000030)
#define IO_BANK0_GPIO6_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO6_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO6_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO6_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO6_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO6_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO6_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO6_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO6_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO6_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO6_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO6_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO6_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO6_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO6_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO6_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO6_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO6_CTRL_OFFSET _u(0x00000034)
#define IO_BANK0_GPIO6_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO6_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO6_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO6_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO6_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO6_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO6_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO6_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO6_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO6_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO6_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO6_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO6_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO6_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO6_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO6_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO6_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO6_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO6_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO6_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO6_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO6_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_SPI0_SCLK _u(0x01)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_PWM_A_3 _u(0x04)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_SIOB_PROC_6 _u(0x05)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_PIO0_6 _u(0x06)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_PIO1_6 _u(0x07)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_PIO2_6 _u(0x08)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO7_STATUS_OFFSET _u(0x00000038)
#define IO_BANK0_GPIO7_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO7_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO7_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO7_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO7_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO7_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO7_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO7_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO7_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO7_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO7_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO7_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO7_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO7_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO7_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO7_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO7_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO7_CTRL_OFFSET _u(0x0000003c)
#define IO_BANK0_GPIO7_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO7_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO7_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO7_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO7_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO7_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO7_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO7_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO7_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO7_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO7_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO7_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO7_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO7_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO7_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO7_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO7_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO7_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO7_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO7_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO7_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO7_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_SPI0_TX _u(0x01)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_PWM_B_3 _u(0x04)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_SIOB_PROC_7 _u(0x05)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_PIO0_7 _u(0x06)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_PIO1_7 _u(0x07)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_PIO2_7 _u(0x08)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO8_STATUS_OFFSET _u(0x00000040)
#define IO_BANK0_GPIO8_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO8_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO8_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO8_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO8_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO8_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO8_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO8_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO8_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO8_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO8_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO8_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO8_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO8_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO8_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO8_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO8_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO8_CTRL_OFFSET _u(0x00000044)
#define IO_BANK0_GPIO8_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO8_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO8_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO8_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO8_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO8_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO8_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO8_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO8_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO8_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO8_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO8_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO8_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO8_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO8_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO8_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO8_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO8_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO8_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO8_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO8_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO8_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_SPI1_RX _u(0x01)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_PWM_A_4 _u(0x04)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_SIOB_PROC_8 _u(0x05)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_PIO0_8 _u(0x06)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_PIO1_8 _u(0x07)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_PIO2_8 _u(0x08)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_XIP_SS_N_1 _u(0x09)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO9_STATUS_OFFSET _u(0x00000048)
#define IO_BANK0_GPIO9_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO9_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO9_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO9_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO9_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO9_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO9_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO9_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO9_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO9_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO9_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO9_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO9_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO9_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO9_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO9_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO9_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO9_CTRL_OFFSET _u(0x0000004c)
#define IO_BANK0_GPIO9_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO9_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO9_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO9_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO9_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO9_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO9_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO9_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO9_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO9_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO9_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO9_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO9_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO9_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO9_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO9_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO9_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO9_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO9_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO9_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO9_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO9_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_SPI1_SS_N _u(0x01)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_PWM_B_4 _u(0x04)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_SIOB_PROC_9 _u(0x05)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_PIO0_9 _u(0x06)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_PIO1_9 _u(0x07)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_PIO2_9 _u(0x08)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO10_STATUS_OFFSET _u(0x00000050)
#define IO_BANK0_GPIO10_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO10_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO10_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO10_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO10_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO10_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO10_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO10_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO10_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO10_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO10_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO10_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO10_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO10_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO10_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO10_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO10_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO10_CTRL_OFFSET _u(0x00000054)
#define IO_BANK0_GPIO10_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO10_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO10_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO10_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO10_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO10_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO10_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO10_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO10_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO10_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO10_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO10_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO10_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO10_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO10_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO10_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO10_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO10_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO10_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO10_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO10_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO10_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_SPI1_SCLK _u(0x01)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_PWM_A_5 _u(0x04)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_SIOB_PROC_10 _u(0x05)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_PIO0_10 _u(0x06)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_PIO1_10 _u(0x07)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_PIO2_10 _u(0x08)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO11_STATUS_OFFSET _u(0x00000058)
#define IO_BANK0_GPIO11_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO11_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO11_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO11_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO11_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO11_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO11_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO11_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO11_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO11_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO11_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO11_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO11_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO11_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO11_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO11_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO11_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO11_CTRL_OFFSET _u(0x0000005c)
#define IO_BANK0_GPIO11_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO11_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO11_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO11_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO11_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO11_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO11_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO11_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO11_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO11_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO11_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO11_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO11_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO11_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO11_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO11_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO11_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO11_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO11_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO11_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO11_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO11_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_SPI1_TX _u(0x01)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_PWM_B_5 _u(0x04)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_SIOB_PROC_11 _u(0x05)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_PIO0_11 _u(0x06)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_PIO1_11 _u(0x07)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_PIO2_11 _u(0x08)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO12_STATUS_OFFSET _u(0x00000060)
#define IO_BANK0_GPIO12_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO12_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO12_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO12_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO12_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO12_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO12_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO12_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO12_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO12_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO12_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO12_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO12_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO12_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO12_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO12_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO12_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO12_CTRL_OFFSET _u(0x00000064)
#define IO_BANK0_GPIO12_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO12_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO12_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO12_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO12_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO12_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO12_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO12_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO12_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO12_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO12_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO12_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO12_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO12_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO12_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO12_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO12_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO12_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO12_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO12_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO12_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO12_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_HSTX_0 _u(0x00)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_SPI1_RX _u(0x01)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_PWM_A_6 _u(0x04)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_SIOB_PROC_12 _u(0x05)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_PIO0_12 _u(0x06)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_PIO1_12 _u(0x07)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_PIO2_12 _u(0x08)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_CLOCKS_GPIN_0 _u(0x09)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO13_STATUS_OFFSET _u(0x00000068)
#define IO_BANK0_GPIO13_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO13_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO13_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO13_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO13_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO13_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO13_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO13_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO13_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO13_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO13_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO13_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO13_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO13_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO13_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO13_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO13_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO13_CTRL_OFFSET _u(0x0000006c)
#define IO_BANK0_GPIO13_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO13_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO13_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO13_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO13_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO13_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO13_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO13_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO13_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO13_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO13_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO13_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO13_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO13_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO13_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO13_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO13_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO13_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO13_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO13_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO13_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO13_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_HSTX_1 _u(0x00)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_SPI1_SS_N _u(0x01)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_PWM_B_6 _u(0x04)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_SIOB_PROC_13 _u(0x05)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_PIO0_13 _u(0x06)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_PIO1_13 _u(0x07)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_PIO2_13 _u(0x08)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_CLOCKS_GPOUT_0 _u(0x09)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO14_STATUS_OFFSET _u(0x00000070)
#define IO_BANK0_GPIO14_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO14_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO14_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO14_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO14_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO14_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO14_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO14_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO14_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO14_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO14_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO14_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO14_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO14_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO14_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO14_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO14_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO14_CTRL_OFFSET _u(0x00000074)
#define IO_BANK0_GPIO14_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO14_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO14_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO14_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO14_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO14_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO14_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO14_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO14_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO14_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO14_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO14_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO14_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO14_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO14_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO14_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO14_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO14_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO14_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO14_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO14_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO14_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_HSTX_2 _u(0x00)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_SPI1_SCLK _u(0x01)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_PWM_A_7 _u(0x04)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_SIOB_PROC_14 _u(0x05)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_PIO0_14 _u(0x06)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_PIO1_14 _u(0x07)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_PIO2_14 _u(0x08)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_CLOCKS_GPIN_1 _u(0x09)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO15_STATUS_OFFSET _u(0x00000078)
#define IO_BANK0_GPIO15_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO15_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO15_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO15_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO15_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO15_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO15_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO15_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO15_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO15_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO15_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO15_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO15_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO15_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO15_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO15_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO15_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO15_CTRL_OFFSET _u(0x0000007c)
#define IO_BANK0_GPIO15_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO15_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO15_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO15_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO15_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO15_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO15_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO15_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO15_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO15_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO15_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO15_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO15_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO15_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO15_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO15_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO15_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO15_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO15_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO15_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO15_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO15_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_HSTX_3 _u(0x00)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_SPI1_TX _u(0x01)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_PWM_B_7 _u(0x04)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_SIOB_PROC_15 _u(0x05)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_PIO0_15 _u(0x06)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_PIO1_15 _u(0x07)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_PIO2_15 _u(0x08)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_CLOCKS_GPOUT_1 _u(0x09)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO16_STATUS_OFFSET _u(0x00000080)
#define IO_BANK0_GPIO16_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO16_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO16_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO16_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO16_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO16_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO16_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO16_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO16_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO16_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO16_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO16_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO16_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO16_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO16_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO16_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO16_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO16_CTRL_OFFSET _u(0x00000084)
#define IO_BANK0_GPIO16_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO16_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO16_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO16_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO16_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO16_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO16_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO16_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO16_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO16_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO16_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO16_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO16_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO16_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO16_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO16_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO16_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO16_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO16_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO16_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO16_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO16_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_HSTX_4 _u(0x00)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_SPI0_RX _u(0x01)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_PWM_A_0 _u(0x04)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_SIOB_PROC_16 _u(0x05)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_PIO0_16 _u(0x06)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_PIO1_16 _u(0x07)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_PIO2_16 _u(0x08)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO17_STATUS_OFFSET _u(0x00000088)
#define IO_BANK0_GPIO17_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO17_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO17_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO17_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO17_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO17_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO17_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO17_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO17_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO17_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO17_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO17_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO17_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO17_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO17_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO17_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO17_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO17_CTRL_OFFSET _u(0x0000008c)
#define IO_BANK0_GPIO17_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO17_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO17_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO17_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO17_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO17_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO17_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO17_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO17_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO17_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO17_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO17_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO17_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO17_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO17_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO17_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO17_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO17_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO17_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO17_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO17_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO17_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_HSTX_5 _u(0x00)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_SPI0_SS_N _u(0x01)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_PWM_B_0 _u(0x04)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_SIOB_PROC_17 _u(0x05)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_PIO0_17 _u(0x06)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_PIO1_17 _u(0x07)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_PIO2_17 _u(0x08)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO18_STATUS_OFFSET _u(0x00000090)
#define IO_BANK0_GPIO18_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO18_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO18_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO18_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO18_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO18_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO18_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO18_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO18_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO18_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO18_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO18_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO18_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO18_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO18_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO18_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO18_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO18_CTRL_OFFSET _u(0x00000094)
#define IO_BANK0_GPIO18_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO18_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO18_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO18_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO18_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO18_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO18_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO18_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO18_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO18_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO18_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO18_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO18_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO18_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO18_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO18_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO18_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO18_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO18_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO18_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO18_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO18_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_HSTX_6 _u(0x00)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_SPI0_SCLK _u(0x01)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_PWM_A_1 _u(0x04)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_SIOB_PROC_18 _u(0x05)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_PIO0_18 _u(0x06)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_PIO1_18 _u(0x07)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_PIO2_18 _u(0x08)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO19_STATUS_OFFSET _u(0x00000098)
#define IO_BANK0_GPIO19_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO19_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO19_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO19_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO19_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO19_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO19_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO19_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO19_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO19_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO19_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO19_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO19_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO19_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO19_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO19_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO19_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO19_CTRL_OFFSET _u(0x0000009c)
#define IO_BANK0_GPIO19_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO19_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO19_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO19_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO19_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO19_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO19_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO19_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO19_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO19_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO19_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO19_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO19_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO19_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO19_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO19_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO19_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO19_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO19_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO19_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO19_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO19_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_HSTX_7 _u(0x00)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_SPI0_TX _u(0x01)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_PWM_B_1 _u(0x04)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_SIOB_PROC_19 _u(0x05)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_PIO0_19 _u(0x06)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_PIO1_19 _u(0x07)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_PIO2_19 _u(0x08)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_XIP_SS_N_1 _u(0x09)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO20_STATUS_OFFSET _u(0x000000a0)
#define IO_BANK0_GPIO20_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO20_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO20_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO20_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO20_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO20_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO20_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO20_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO20_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO20_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO20_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO20_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO20_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO20_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO20_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO20_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO20_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO20_CTRL_OFFSET _u(0x000000a4)
#define IO_BANK0_GPIO20_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO20_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO20_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO20_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO20_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO20_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO20_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO20_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO20_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO20_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO20_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO20_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO20_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO20_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO20_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO20_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO20_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO20_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO20_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO20_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO20_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO20_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_SPI0_RX _u(0x01)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_PWM_A_2 _u(0x04)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_SIOB_PROC_20 _u(0x05)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_PIO0_20 _u(0x06)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_PIO1_20 _u(0x07)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_PIO2_20 _u(0x08)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_CLOCKS_GPIN_0 _u(0x09)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO21_STATUS_OFFSET _u(0x000000a8)
#define IO_BANK0_GPIO21_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO21_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO21_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO21_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO21_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO21_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO21_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO21_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO21_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO21_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO21_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO21_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO21_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO21_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO21_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO21_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO21_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO21_CTRL_OFFSET _u(0x000000ac)
#define IO_BANK0_GPIO21_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO21_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO21_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO21_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO21_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO21_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO21_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO21_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO21_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO21_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO21_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO21_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO21_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO21_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO21_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO21_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO21_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO21_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO21_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO21_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO21_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO21_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_SPI0_SS_N _u(0x01)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_PWM_B_2 _u(0x04)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_SIOB_PROC_21 _u(0x05)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_PIO0_21 _u(0x06)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_PIO1_21 _u(0x07)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_PIO2_21 _u(0x08)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_CLOCKS_GPOUT_0 _u(0x09)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO22_STATUS_OFFSET _u(0x000000b0)
#define IO_BANK0_GPIO22_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO22_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO22_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO22_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO22_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO22_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO22_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO22_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO22_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO22_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO22_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO22_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO22_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO22_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO22_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO22_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO22_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO22_CTRL_OFFSET _u(0x000000b4)
#define IO_BANK0_GPIO22_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO22_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO22_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO22_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO22_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO22_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO22_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO22_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO22_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO22_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO22_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO22_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO22_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO22_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO22_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO22_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO22_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO22_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO22_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO22_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO22_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO22_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_SPI0_SCLK _u(0x01)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_PWM_A_3 _u(0x04)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_SIOB_PROC_22 _u(0x05)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_PIO0_22 _u(0x06)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_PIO1_22 _u(0x07)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_PIO2_22 _u(0x08)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_CLOCKS_GPIN_1 _u(0x09)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO23_STATUS_OFFSET _u(0x000000b8)
#define IO_BANK0_GPIO23_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO23_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO23_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO23_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO23_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO23_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO23_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO23_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO23_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO23_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO23_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO23_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO23_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO23_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO23_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO23_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO23_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO23_CTRL_OFFSET _u(0x000000bc)
#define IO_BANK0_GPIO23_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO23_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO23_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO23_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO23_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO23_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO23_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO23_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO23_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO23_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO23_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO23_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO23_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO23_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO23_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO23_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO23_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO23_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO23_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO23_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO23_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO23_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_SPI0_TX _u(0x01)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_PWM_B_3 _u(0x04)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_SIOB_PROC_23 _u(0x05)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_PIO0_23 _u(0x06)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_PIO1_23 _u(0x07)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_PIO2_23 _u(0x08)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_CLOCKS_GPOUT_1 _u(0x09)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO24_STATUS_OFFSET _u(0x000000c0)
#define IO_BANK0_GPIO24_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO24_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO24_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO24_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO24_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO24_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO24_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO24_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO24_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO24_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO24_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO24_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO24_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO24_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO24_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO24_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO24_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO24_CTRL_OFFSET _u(0x000000c4)
#define IO_BANK0_GPIO24_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO24_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO24_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO24_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO24_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO24_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO24_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO24_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO24_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO24_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO24_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO24_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO24_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO24_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO24_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO24_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO24_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO24_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO24_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO24_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO24_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO24_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_SPI1_RX _u(0x01)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_PWM_A_4 _u(0x04)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_SIOB_PROC_24 _u(0x05)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_PIO0_24 _u(0x06)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_PIO1_24 _u(0x07)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_PIO2_24 _u(0x08)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_CLOCKS_GPOUT_2 _u(0x09)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO25_STATUS_OFFSET _u(0x000000c8)
#define IO_BANK0_GPIO25_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO25_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO25_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO25_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO25_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO25_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO25_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO25_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO25_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO25_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO25_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO25_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO25_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO25_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO25_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO25_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO25_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO25_CTRL_OFFSET _u(0x000000cc)
#define IO_BANK0_GPIO25_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO25_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO25_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO25_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO25_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO25_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO25_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO25_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO25_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO25_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO25_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO25_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO25_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO25_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO25_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO25_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO25_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO25_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO25_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO25_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO25_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO25_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_SPI1_SS_N _u(0x01)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_PWM_B_4 _u(0x04)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_SIOB_PROC_25 _u(0x05)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_PIO0_25 _u(0x06)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_PIO1_25 _u(0x07)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_PIO2_25 _u(0x08)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_CLOCKS_GPOUT_3 _u(0x09)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO26_STATUS_OFFSET _u(0x000000d0)
#define IO_BANK0_GPIO26_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO26_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO26_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO26_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO26_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO26_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO26_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO26_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO26_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO26_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO26_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO26_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO26_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO26_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO26_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO26_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO26_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO26_CTRL_OFFSET _u(0x000000d4)
#define IO_BANK0_GPIO26_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO26_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO26_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO26_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO26_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO26_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO26_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO26_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO26_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO26_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO26_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO26_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO26_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO26_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO26_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO26_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO26_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO26_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO26_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO26_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO26_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO26_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_SPI1_SCLK _u(0x01)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_PWM_A_5 _u(0x04)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_SIOB_PROC_26 _u(0x05)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_PIO0_26 _u(0x06)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_PIO1_26 _u(0x07)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_PIO2_26 _u(0x08)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO27_STATUS_OFFSET _u(0x000000d8)
#define IO_BANK0_GPIO27_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO27_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO27_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO27_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO27_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO27_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO27_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO27_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO27_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO27_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO27_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO27_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO27_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO27_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO27_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO27_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO27_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO27_CTRL_OFFSET _u(0x000000dc)
#define IO_BANK0_GPIO27_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO27_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO27_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO27_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO27_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO27_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO27_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO27_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO27_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO27_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO27_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO27_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO27_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO27_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO27_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO27_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO27_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO27_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO27_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO27_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO27_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO27_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_SPI1_TX _u(0x01)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_PWM_B_5 _u(0x04)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_SIOB_PROC_27 _u(0x05)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_PIO0_27 _u(0x06)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_PIO1_27 _u(0x07)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_PIO2_27 _u(0x08)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO28_STATUS_OFFSET _u(0x000000e0)
#define IO_BANK0_GPIO28_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO28_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO28_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO28_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO28_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO28_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO28_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO28_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO28_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO28_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO28_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO28_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO28_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO28_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO28_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO28_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO28_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO28_CTRL_OFFSET _u(0x000000e4)
#define IO_BANK0_GPIO28_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO28_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO28_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO28_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO28_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO28_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO28_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO28_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO28_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO28_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO28_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO28_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO28_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO28_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO28_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO28_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO28_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO28_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO28_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO28_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO28_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO28_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_SPI1_RX _u(0x01)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_PWM_A_6 _u(0x04)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_SIOB_PROC_28 _u(0x05)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_PIO0_28 _u(0x06)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_PIO1_28 _u(0x07)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_PIO2_28 _u(0x08)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO29_STATUS_OFFSET _u(0x000000e8)
#define IO_BANK0_GPIO29_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO29_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO29_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO29_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO29_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO29_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO29_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO29_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO29_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO29_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO29_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO29_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO29_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO29_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO29_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO29_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO29_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO29_CTRL_OFFSET _u(0x000000ec)
#define IO_BANK0_GPIO29_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO29_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO29_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO29_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO29_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO29_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO29_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO29_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO29_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO29_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO29_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO29_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO29_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO29_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO29_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO29_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO29_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO29_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO29_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO29_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO29_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO29_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_SPI1_SS_N _u(0x01)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_PWM_B_6 _u(0x04)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_SIOB_PROC_29 _u(0x05)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_PIO0_29 _u(0x06)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_PIO1_29 _u(0x07)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_PIO2_29 _u(0x08)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO30_STATUS_OFFSET _u(0x000000f0)
#define IO_BANK0_GPIO30_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO30_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO30_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO30_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO30_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO30_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO30_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO30_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO30_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO30_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO30_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO30_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO30_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO30_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO30_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO30_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO30_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO30_CTRL_OFFSET _u(0x000000f4)
#define IO_BANK0_GPIO30_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO30_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO30_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO30_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO30_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO30_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO30_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO30_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO30_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO30_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO30_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO30_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO30_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO30_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO30_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO30_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO30_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO30_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO30_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO30_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO30_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO30_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_SPI1_SCLK _u(0x01)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_PWM_A_7 _u(0x04)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_SIOB_PROC_30 _u(0x05)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_PIO0_30 _u(0x06)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_PIO1_30 _u(0x07)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_PIO2_30 _u(0x08)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO31_STATUS_OFFSET _u(0x000000f8)
#define IO_BANK0_GPIO31_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO31_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO31_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO31_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO31_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO31_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO31_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO31_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO31_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO31_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO31_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO31_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO31_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO31_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO31_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO31_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO31_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO31_CTRL_OFFSET _u(0x000000fc)
#define IO_BANK0_GPIO31_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO31_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO31_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO31_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO31_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO31_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO31_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO31_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO31_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO31_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO31_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO31_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO31_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO31_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO31_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO31_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO31_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO31_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO31_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO31_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO31_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO31_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_SPI1_TX _u(0x01)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_PWM_B_7 _u(0x04)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_SIOB_PROC_31 _u(0x05)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_PIO0_31 _u(0x06)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_PIO1_31 _u(0x07)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_PIO2_31 _u(0x08)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO32_STATUS_OFFSET _u(0x00000100)
#define IO_BANK0_GPIO32_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO32_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO32_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO32_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO32_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO32_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO32_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO32_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO32_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO32_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO32_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO32_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO32_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO32_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO32_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO32_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO32_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO32_CTRL_OFFSET _u(0x00000104)
#define IO_BANK0_GPIO32_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO32_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO32_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO32_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO32_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO32_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO32_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO32_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO32_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO32_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO32_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO32_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO32_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO32_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO32_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO32_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO32_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO32_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO32_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO32_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO32_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO32_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_SPI0_RX _u(0x01)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_PWM_A_8 _u(0x04)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_SIOB_PROC_32 _u(0x05)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_PIO0_32 _u(0x06)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_PIO1_32 _u(0x07)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_PIO2_32 _u(0x08)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO33_STATUS_OFFSET _u(0x00000108)
#define IO_BANK0_GPIO33_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO33_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO33_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO33_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO33_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO33_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO33_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO33_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO33_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO33_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO33_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO33_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO33_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO33_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO33_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO33_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO33_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO33_CTRL_OFFSET _u(0x0000010c)
#define IO_BANK0_GPIO33_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO33_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO33_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO33_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO33_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO33_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO33_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO33_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO33_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO33_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO33_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO33_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO33_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO33_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO33_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO33_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO33_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO33_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO33_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO33_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO33_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO33_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_SPI0_SS_N _u(0x01)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_PWM_B_8 _u(0x04)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_SIOB_PROC_33 _u(0x05)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_PIO0_33 _u(0x06)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_PIO1_33 _u(0x07)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_PIO2_33 _u(0x08)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO34_STATUS_OFFSET _u(0x00000110)
#define IO_BANK0_GPIO34_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO34_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO34_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO34_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO34_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO34_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO34_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO34_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO34_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO34_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO34_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO34_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO34_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO34_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO34_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO34_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO34_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO34_CTRL_OFFSET _u(0x00000114)
#define IO_BANK0_GPIO34_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO34_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO34_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO34_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO34_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO34_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO34_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO34_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO34_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO34_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO34_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO34_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO34_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO34_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO34_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO34_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO34_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO34_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO34_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO34_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO34_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO34_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_SPI0_SCLK _u(0x01)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_PWM_A_9 _u(0x04)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_SIOB_PROC_34 _u(0x05)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_PIO0_34 _u(0x06)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_PIO1_34 _u(0x07)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_PIO2_34 _u(0x08)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO35_STATUS_OFFSET _u(0x00000118)
#define IO_BANK0_GPIO35_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO35_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO35_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO35_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO35_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO35_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO35_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO35_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO35_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO35_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO35_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO35_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO35_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO35_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO35_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO35_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO35_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO35_CTRL_OFFSET _u(0x0000011c)
#define IO_BANK0_GPIO35_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO35_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO35_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO35_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO35_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO35_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO35_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO35_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO35_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO35_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO35_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO35_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO35_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO35_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO35_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO35_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO35_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO35_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO35_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO35_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO35_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO35_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_SPI0_TX _u(0x01)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_PWM_B_9 _u(0x04)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_SIOB_PROC_35 _u(0x05)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_PIO0_35 _u(0x06)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_PIO1_35 _u(0x07)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_PIO2_35 _u(0x08)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO36_STATUS_OFFSET _u(0x00000120)
#define IO_BANK0_GPIO36_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO36_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO36_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO36_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO36_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO36_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO36_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO36_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO36_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO36_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO36_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO36_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO36_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO36_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO36_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO36_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO36_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO36_CTRL_OFFSET _u(0x00000124)
#define IO_BANK0_GPIO36_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO36_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO36_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO36_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO36_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO36_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO36_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO36_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO36_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO36_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO36_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO36_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO36_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO36_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO36_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO36_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO36_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO36_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO36_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO36_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO36_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO36_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_SPI0_RX _u(0x01)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_PWM_A_10 _u(0x04)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_SIOB_PROC_36 _u(0x05)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_PIO0_36 _u(0x06)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_PIO1_36 _u(0x07)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_PIO2_36 _u(0x08)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO37_STATUS_OFFSET _u(0x00000128)
#define IO_BANK0_GPIO37_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO37_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO37_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO37_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO37_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO37_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO37_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO37_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO37_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO37_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO37_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO37_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO37_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO37_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO37_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO37_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO37_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO37_CTRL_OFFSET _u(0x0000012c)
#define IO_BANK0_GPIO37_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO37_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO37_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO37_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO37_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO37_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO37_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO37_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO37_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO37_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO37_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO37_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO37_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO37_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO37_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO37_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO37_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO37_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO37_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO37_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO37_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO37_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_SPI0_SS_N _u(0x01)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_PWM_B_10 _u(0x04)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_SIOB_PROC_37 _u(0x05)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_PIO0_37 _u(0x06)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_PIO1_37 _u(0x07)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_PIO2_37 _u(0x08)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO38_STATUS_OFFSET _u(0x00000130)
#define IO_BANK0_GPIO38_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO38_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO38_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO38_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO38_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO38_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO38_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO38_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO38_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO38_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO38_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO38_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO38_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO38_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO38_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO38_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO38_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO38_CTRL_OFFSET _u(0x00000134)
#define IO_BANK0_GPIO38_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO38_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO38_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO38_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO38_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO38_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO38_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO38_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO38_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO38_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO38_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO38_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO38_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO38_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO38_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO38_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO38_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO38_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO38_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO38_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO38_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO38_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_SPI0_SCLK _u(0x01)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_PWM_A_11 _u(0x04)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_SIOB_PROC_38 _u(0x05)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_PIO0_38 _u(0x06)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_PIO1_38 _u(0x07)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_PIO2_38 _u(0x08)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO39_STATUS_OFFSET _u(0x00000138)
#define IO_BANK0_GPIO39_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO39_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO39_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO39_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO39_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO39_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO39_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO39_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO39_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO39_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO39_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO39_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO39_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO39_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO39_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO39_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO39_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO39_CTRL_OFFSET _u(0x0000013c)
#define IO_BANK0_GPIO39_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO39_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO39_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO39_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO39_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO39_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO39_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO39_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO39_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO39_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO39_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO39_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO39_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO39_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO39_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO39_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO39_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO39_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO39_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO39_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO39_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO39_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_SPI0_TX _u(0x01)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_PWM_B_11 _u(0x04)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_SIOB_PROC_39 _u(0x05)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_PIO0_39 _u(0x06)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_PIO1_39 _u(0x07)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_PIO2_39 _u(0x08)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO40_STATUS_OFFSET _u(0x00000140)
#define IO_BANK0_GPIO40_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO40_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO40_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO40_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO40_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO40_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO40_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO40_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO40_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO40_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO40_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO40_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO40_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO40_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO40_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO40_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO40_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO40_CTRL_OFFSET _u(0x00000144)
#define IO_BANK0_GPIO40_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO40_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO40_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO40_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO40_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO40_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO40_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO40_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO40_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO40_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO40_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO40_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO40_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO40_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO40_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO40_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO40_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO40_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO40_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO40_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO40_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO40_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_SPI1_RX _u(0x01)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_PWM_A_8 _u(0x04)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_SIOB_PROC_40 _u(0x05)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_PIO0_40 _u(0x06)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_PIO1_40 _u(0x07)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_PIO2_40 _u(0x08)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO41_STATUS_OFFSET _u(0x00000148)
#define IO_BANK0_GPIO41_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO41_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO41_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO41_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO41_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO41_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO41_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO41_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO41_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO41_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO41_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO41_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO41_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO41_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO41_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO41_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO41_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO41_CTRL_OFFSET _u(0x0000014c)
#define IO_BANK0_GPIO41_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO41_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO41_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO41_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO41_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO41_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO41_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO41_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO41_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO41_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO41_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO41_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO41_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO41_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO41_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO41_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO41_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO41_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO41_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO41_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO41_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO41_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_SPI1_SS_N _u(0x01)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_PWM_B_8 _u(0x04)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_SIOB_PROC_41 _u(0x05)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_PIO0_41 _u(0x06)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_PIO1_41 _u(0x07)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_PIO2_41 _u(0x08)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO42_STATUS_OFFSET _u(0x00000150)
#define IO_BANK0_GPIO42_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO42_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO42_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO42_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO42_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO42_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO42_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO42_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO42_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO42_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO42_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO42_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO42_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO42_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO42_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO42_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO42_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO42_CTRL_OFFSET _u(0x00000154)
#define IO_BANK0_GPIO42_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO42_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO42_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO42_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO42_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO42_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO42_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO42_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO42_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO42_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO42_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO42_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO42_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO42_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO42_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO42_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO42_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO42_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO42_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO42_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO42_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO42_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_SPI1_SCLK _u(0x01)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_PWM_A_9 _u(0x04)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_SIOB_PROC_42 _u(0x05)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_PIO0_42 _u(0x06)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_PIO1_42 _u(0x07)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_PIO2_42 _u(0x08)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO43_STATUS_OFFSET _u(0x00000158)
#define IO_BANK0_GPIO43_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO43_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO43_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO43_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO43_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO43_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO43_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO43_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO43_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO43_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO43_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO43_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO43_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO43_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO43_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO43_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO43_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO43_CTRL_OFFSET _u(0x0000015c)
#define IO_BANK0_GPIO43_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO43_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO43_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO43_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO43_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO43_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO43_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO43_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO43_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO43_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO43_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO43_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO43_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO43_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO43_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO43_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO43_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO43_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO43_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO43_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO43_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO43_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_SPI1_TX _u(0x01)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_PWM_B_9 _u(0x04)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_SIOB_PROC_43 _u(0x05)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_PIO0_43 _u(0x06)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_PIO1_43 _u(0x07)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_PIO2_43 _u(0x08)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO44_STATUS_OFFSET _u(0x00000160)
#define IO_BANK0_GPIO44_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO44_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO44_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO44_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO44_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO44_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO44_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO44_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO44_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO44_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO44_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO44_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO44_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO44_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO44_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO44_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO44_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO44_CTRL_OFFSET _u(0x00000164)
#define IO_BANK0_GPIO44_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO44_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO44_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO44_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO44_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO44_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO44_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO44_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO44_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO44_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO44_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO44_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO44_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO44_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO44_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO44_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO44_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO44_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO44_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO44_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO44_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO44_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_SPI1_RX _u(0x01)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_PWM_A_10 _u(0x04)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_SIOB_PROC_44 _u(0x05)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_PIO0_44 _u(0x06)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_PIO1_44 _u(0x07)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_PIO2_44 _u(0x08)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO45_STATUS_OFFSET _u(0x00000168)
#define IO_BANK0_GPIO45_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO45_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO45_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO45_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO45_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO45_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO45_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO45_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO45_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO45_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO45_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO45_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO45_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO45_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO45_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO45_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO45_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO45_CTRL_OFFSET _u(0x0000016c)
#define IO_BANK0_GPIO45_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO45_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO45_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO45_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO45_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO45_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO45_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO45_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO45_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO45_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO45_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO45_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO45_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO45_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO45_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO45_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO45_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO45_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO45_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO45_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO45_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO45_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_SPI1_SS_N _u(0x01)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_PWM_B_10 _u(0x04)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_SIOB_PROC_45 _u(0x05)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_PIO0_45 _u(0x06)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_PIO1_45 _u(0x07)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_PIO2_45 _u(0x08)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_USB_MUXING_OVERCURR_DETECT _u(0x0a)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO46_STATUS_OFFSET _u(0x00000170)
#define IO_BANK0_GPIO46_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO46_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO46_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO46_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO46_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO46_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO46_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO46_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO46_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO46_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO46_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO46_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO46_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO46_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO46_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO46_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO46_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO46_CTRL_OFFSET _u(0x00000174)
#define IO_BANK0_GPIO46_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO46_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO46_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO46_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO46_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO46_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO46_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO46_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO46_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO46_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO46_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO46_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO46_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO46_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO46_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO46_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO46_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO46_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO46_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO46_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO46_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO46_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_SPI1_SCLK _u(0x01)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_PWM_A_11 _u(0x04)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_SIOB_PROC_46 _u(0x05)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_PIO0_46 _u(0x06)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_PIO1_46 _u(0x07)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_PIO2_46 _u(0x08)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_DETECT _u(0x0a)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_GPIO47_STATUS_OFFSET _u(0x00000178)
#define IO_BANK0_GPIO47_STATUS_BITS _u(0x04022200)
#define IO_BANK0_GPIO47_STATUS_RESET _u(0x00000000)
#define IO_BANK0_GPIO47_STATUS_IRQTOPROC_RESET _u(0x0)
#define IO_BANK0_GPIO47_STATUS_IRQTOPROC_BITS _u(0x04000000)
#define IO_BANK0_GPIO47_STATUS_IRQTOPROC_MSB _u(26)
#define IO_BANK0_GPIO47_STATUS_IRQTOPROC_LSB _u(26)
#define IO_BANK0_GPIO47_STATUS_IRQTOPROC_ACCESS "RO"
#define IO_BANK0_GPIO47_STATUS_INFROMPAD_RESET _u(0x0)
#define IO_BANK0_GPIO47_STATUS_INFROMPAD_BITS _u(0x00020000)
#define IO_BANK0_GPIO47_STATUS_INFROMPAD_MSB _u(17)
#define IO_BANK0_GPIO47_STATUS_INFROMPAD_LSB _u(17)
#define IO_BANK0_GPIO47_STATUS_INFROMPAD_ACCESS "RO"
#define IO_BANK0_GPIO47_STATUS_OETOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO47_STATUS_OETOPAD_BITS _u(0x00002000)
#define IO_BANK0_GPIO47_STATUS_OETOPAD_MSB _u(13)
#define IO_BANK0_GPIO47_STATUS_OETOPAD_LSB _u(13)
#define IO_BANK0_GPIO47_STATUS_OETOPAD_ACCESS "RO"
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD_RESET _u(0x0)
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD_BITS _u(0x00000200)
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD_MSB _u(9)
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD_LSB _u(9)
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD_ACCESS "RO"
#define IO_BANK0_GPIO47_CTRL_OFFSET _u(0x0000017c)
#define IO_BANK0_GPIO47_CTRL_BITS _u(0x3003f01f)
#define IO_BANK0_GPIO47_CTRL_RESET _u(0x0000001f)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_RESET _u(0x0)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_BITS _u(0x30000000)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_MSB _u(29)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_LSB _u(28)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_ACCESS "RW"
#define IO_BANK0_GPIO47_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO47_CTRL_INOVER_RESET _u(0x0)
#define IO_BANK0_GPIO47_CTRL_INOVER_BITS _u(0x00030000)
#define IO_BANK0_GPIO47_CTRL_INOVER_MSB _u(17)
#define IO_BANK0_GPIO47_CTRL_INOVER_LSB _u(16)
#define IO_BANK0_GPIO47_CTRL_INOVER_ACCESS "RW"
#define IO_BANK0_GPIO47_CTRL_INOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO47_CTRL_INOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO47_CTRL_INOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO47_CTRL_INOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO47_CTRL_OEOVER_RESET _u(0x0)
#define IO_BANK0_GPIO47_CTRL_OEOVER_BITS _u(0x0000c000)
#define IO_BANK0_GPIO47_CTRL_OEOVER_MSB _u(15)
#define IO_BANK0_GPIO47_CTRL_OEOVER_LSB _u(14)
#define IO_BANK0_GPIO47_CTRL_OEOVER_ACCESS "RW"
#define IO_BANK0_GPIO47_CTRL_OEOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO47_CTRL_OEOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO47_CTRL_OEOVER_VALUE_DISABLE _u(0x2)
#define IO_BANK0_GPIO47_CTRL_OEOVER_VALUE_ENABLE _u(0x3)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_RESET _u(0x0)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_BITS _u(0x00003000)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_MSB _u(13)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_LSB _u(12)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_ACCESS "RW"
#define IO_BANK0_GPIO47_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_VALUE_INVERT _u(0x1)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_VALUE_LOW _u(0x2)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_VALUE_HIGH _u(0x3)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_RESET _u(0x1f)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_BITS _u(0x0000001f)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_MSB _u(4)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_LSB _u(0)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_ACCESS "RW"
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_SPI1_TX _u(0x01)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_PWM_B_11 _u(0x04)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_SIOB_PROC_47 _u(0x05)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_PIO0_47 _u(0x06)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_PIO1_47 _u(0x07)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_PIO2_47 _u(0x08)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_XIP_SS_N_1 _u(0x09)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_USB_MUXING_VBUS_EN _u(0x0a)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_OFFSET _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_BITS _u(0xffffffff)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31_BITS _u(0x80000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31_MSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31_LSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30_BITS _u(0x40000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30_MSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30_LSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29_BITS _u(0x20000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29_MSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29_LSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28_BITS _u(0x10000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28_MSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28_LSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27_BITS _u(0x08000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27_MSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27_LSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26_BITS _u(0x04000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26_MSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26_LSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25_BITS _u(0x02000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25_MSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25_LSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24_BITS _u(0x01000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24_MSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24_LSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23_BITS _u(0x00800000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23_MSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23_LSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22_BITS _u(0x00400000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22_MSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22_LSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21_BITS _u(0x00200000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21_MSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21_LSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20_BITS _u(0x00100000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20_MSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20_LSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19_BITS _u(0x00080000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19_MSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19_LSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18_BITS _u(0x00040000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18_MSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18_LSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17_BITS _u(0x00020000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17_MSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17_LSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16_BITS _u(0x00010000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16_MSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16_LSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_OFFSET _u(0x00000204)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_BITS _u(0x0000ffff)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_OFFSET _u(0x00000208)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_BITS _u(0xffffffff)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31_BITS _u(0x80000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31_MSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31_LSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30_BITS _u(0x40000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30_MSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30_LSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29_BITS _u(0x20000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29_MSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29_LSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28_BITS _u(0x10000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28_MSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28_LSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27_BITS _u(0x08000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27_MSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27_LSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26_BITS _u(0x04000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26_MSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26_LSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25_BITS _u(0x02000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25_MSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25_LSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24_BITS _u(0x01000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24_MSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24_LSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23_BITS _u(0x00800000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23_MSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23_LSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22_BITS _u(0x00400000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22_MSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22_LSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21_BITS _u(0x00200000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21_MSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21_LSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20_BITS _u(0x00100000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20_MSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20_LSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19_BITS _u(0x00080000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19_MSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19_LSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18_BITS _u(0x00040000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18_MSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18_LSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17_BITS _u(0x00020000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17_MSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17_LSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16_BITS _u(0x00010000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16_MSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16_LSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_OFFSET _u(0x0000020c)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_BITS _u(0x0000ffff)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_OFFSET _u(0x00000210)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_BITS _u(0xffffffff)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31_BITS _u(0x80000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31_MSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31_LSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30_BITS _u(0x40000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30_MSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30_LSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29_BITS _u(0x20000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29_MSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29_LSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28_BITS _u(0x10000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28_MSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28_LSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27_BITS _u(0x08000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27_MSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27_LSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26_BITS _u(0x04000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26_MSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26_LSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25_BITS _u(0x02000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25_MSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25_LSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24_BITS _u(0x01000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24_MSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24_LSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23_BITS _u(0x00800000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23_MSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23_LSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22_BITS _u(0x00400000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22_MSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22_LSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21_BITS _u(0x00200000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21_MSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21_LSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20_BITS _u(0x00100000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20_MSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20_LSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19_BITS _u(0x00080000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19_MSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19_LSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18_BITS _u(0x00040000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18_MSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18_LSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17_BITS _u(0x00020000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17_MSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17_LSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16_BITS _u(0x00010000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16_MSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16_LSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_OFFSET _u(0x00000214)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_BITS _u(0x0000ffff)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_OFFSET _u(0x00000218)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_BITS _u(0xffffffff)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31_BITS _u(0x80000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31_MSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31_LSB _u(31)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30_BITS _u(0x40000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30_MSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30_LSB _u(30)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29_BITS _u(0x20000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29_MSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29_LSB _u(29)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28_BITS _u(0x10000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28_MSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28_LSB _u(28)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27_BITS _u(0x08000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27_MSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27_LSB _u(27)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26_BITS _u(0x04000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26_MSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26_LSB _u(26)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25_BITS _u(0x02000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25_MSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25_LSB _u(25)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24_BITS _u(0x01000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24_MSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24_LSB _u(24)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23_BITS _u(0x00800000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23_MSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23_LSB _u(23)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22_BITS _u(0x00400000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22_MSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22_LSB _u(22)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21_BITS _u(0x00200000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21_MSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21_LSB _u(21)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20_BITS _u(0x00100000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20_MSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20_LSB _u(20)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19_BITS _u(0x00080000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19_MSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19_LSB _u(19)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18_BITS _u(0x00040000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18_MSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18_LSB _u(18)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17_BITS _u(0x00020000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17_MSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17_LSB _u(17)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16_BITS _u(0x00010000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16_MSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16_LSB _u(16)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_OFFSET _u(0x0000021c)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_BITS _u(0x0000ffff)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_OFFSET _u(0x00000220)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_BITS _u(0xffffffff)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31_BITS _u(0x80000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31_MSB _u(31)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31_LSB _u(31)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30_BITS _u(0x40000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30_MSB _u(30)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30_LSB _u(30)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29_BITS _u(0x20000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29_MSB _u(29)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29_LSB _u(29)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28_BITS _u(0x10000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28_MSB _u(28)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28_LSB _u(28)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27_BITS _u(0x08000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27_MSB _u(27)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27_LSB _u(27)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26_BITS _u(0x04000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26_MSB _u(26)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26_LSB _u(26)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25_BITS _u(0x02000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25_MSB _u(25)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25_LSB _u(25)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24_BITS _u(0x01000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24_MSB _u(24)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24_LSB _u(24)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23_BITS _u(0x00800000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23_MSB _u(23)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23_LSB _u(23)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22_BITS _u(0x00400000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22_MSB _u(22)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22_LSB _u(22)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21_BITS _u(0x00200000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21_MSB _u(21)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21_LSB _u(21)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20_BITS _u(0x00100000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20_MSB _u(20)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20_LSB _u(20)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19_BITS _u(0x00080000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19_MSB _u(19)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19_LSB _u(19)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18_BITS _u(0x00040000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18_MSB _u(18)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18_LSB _u(18)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17_BITS _u(0x00020000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17_MSB _u(17)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17_LSB _u(17)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16_BITS _u(0x00010000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16_MSB _u(16)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16_LSB _u(16)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_OFFSET _u(0x00000224)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_BITS _u(0x0000ffff)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_OFFSET _u(0x00000228)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_BITS _u(0xffffffff)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31_BITS _u(0x80000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31_MSB _u(31)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31_LSB _u(31)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30_BITS _u(0x40000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30_MSB _u(30)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30_LSB _u(30)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29_BITS _u(0x20000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29_MSB _u(29)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29_LSB _u(29)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28_BITS _u(0x10000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28_MSB _u(28)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28_LSB _u(28)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27_BITS _u(0x08000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27_MSB _u(27)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27_LSB _u(27)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26_BITS _u(0x04000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26_MSB _u(26)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26_LSB _u(26)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25_BITS _u(0x02000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25_MSB _u(25)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25_LSB _u(25)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24_BITS _u(0x01000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24_MSB _u(24)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24_LSB _u(24)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23_BITS _u(0x00800000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23_MSB _u(23)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23_LSB _u(23)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22_BITS _u(0x00400000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22_MSB _u(22)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22_LSB _u(22)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21_BITS _u(0x00200000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21_MSB _u(21)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21_LSB _u(21)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20_BITS _u(0x00100000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20_MSB _u(20)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20_LSB _u(20)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19_BITS _u(0x00080000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19_MSB _u(19)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19_LSB _u(19)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18_BITS _u(0x00040000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18_MSB _u(18)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18_LSB _u(18)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17_BITS _u(0x00020000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17_MSB _u(17)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17_LSB _u(17)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16_BITS _u(0x00010000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16_MSB _u(16)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16_LSB _u(16)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_OFFSET _u(0x0000022c)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_BITS _u(0x0000ffff)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_RESET _u(0x00000000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47_BITS _u(0x00008000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47_MSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47_LSB _u(15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46_BITS _u(0x00004000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46_MSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46_LSB _u(14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45_BITS _u(0x00002000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45_MSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45_LSB _u(13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44_BITS _u(0x00001000)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44_MSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44_LSB _u(12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43_BITS _u(0x00000800)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43_MSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43_LSB _u(11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42_BITS _u(0x00000400)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42_MSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42_LSB _u(10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41_BITS _u(0x00000200)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41_MSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41_LSB _u(9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40_BITS _u(0x00000100)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40_MSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40_LSB _u(8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39_BITS _u(0x00000080)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39_MSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39_LSB _u(7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38_BITS _u(0x00000040)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38_MSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38_LSB _u(6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37_BITS _u(0x00000020)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37_MSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37_LSB _u(5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36_BITS _u(0x00000010)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36_MSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36_LSB _u(4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35_BITS _u(0x00000008)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35_MSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35_LSB _u(3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34_BITS _u(0x00000004)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34_MSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34_LSB _u(2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33_BITS _u(0x00000002)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33_MSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33_LSB _u(1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33_ACCESS "RO"
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32_RESET _u(0x0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32_BITS _u(0x00000001)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32_MSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32_LSB _u(0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32_ACCESS "RO"
#define IO_BANK0_INTR0_OFFSET _u(0x00000230)
#define IO_BANK0_INTR0_BITS _u(0xffffffff)
#define IO_BANK0_INTR0_RESET _u(0x00000000)
#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_OFFSET _u(0x00000234)
#define IO_BANK0_INTR1_BITS _u(0xffffffff)
#define IO_BANK0_INTR1_RESET _u(0x00000000)
#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_OFFSET _u(0x00000238)
#define IO_BANK0_INTR2_BITS _u(0xffffffff)
#define IO_BANK0_INTR2_RESET _u(0x00000000)
#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_OFFSET _u(0x0000023c)
#define IO_BANK0_INTR3_BITS _u(0xffffffff)
#define IO_BANK0_INTR3_RESET _u(0x00000000)
#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_OFFSET _u(0x00000240)
#define IO_BANK0_INTR4_BITS _u(0xffffffff)
#define IO_BANK0_INTR4_RESET _u(0x00000000)
#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_OFFSET _u(0x00000244)
#define IO_BANK0_INTR5_BITS _u(0xffffffff)
#define IO_BANK0_INTR5_RESET _u(0x00000000)
#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW_ACCESS "WC"
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTE0_OFFSET _u(0x00000248)
#define IO_BANK0_PROC0_INTE0_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTE0_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_OFFSET _u(0x0000024c)
#define IO_BANK0_PROC0_INTE1_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTE1_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_OFFSET _u(0x00000250)
#define IO_BANK0_PROC0_INTE2_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTE2_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_OFFSET _u(0x00000254)
#define IO_BANK0_PROC0_INTE3_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTE3_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_OFFSET _u(0x00000258)
#define IO_BANK0_PROC0_INTE4_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTE4_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_OFFSET _u(0x0000025c)
#define IO_BANK0_PROC0_INTE5_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTE5_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_OFFSET _u(0x00000260)
#define IO_BANK0_PROC0_INTF0_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTF0_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_OFFSET _u(0x00000264)
#define IO_BANK0_PROC0_INTF1_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTF1_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_OFFSET _u(0x00000268)
#define IO_BANK0_PROC0_INTF2_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTF2_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_OFFSET _u(0x0000026c)
#define IO_BANK0_PROC0_INTF3_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTF3_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_OFFSET _u(0x00000270)
#define IO_BANK0_PROC0_INTF4_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTF4_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_OFFSET _u(0x00000274)
#define IO_BANK0_PROC0_INTF5_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTF5_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC0_INTS0_OFFSET _u(0x00000278)
#define IO_BANK0_PROC0_INTS0_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTS0_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_OFFSET _u(0x0000027c)
#define IO_BANK0_PROC0_INTS1_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTS1_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_OFFSET _u(0x00000280)
#define IO_BANK0_PROC0_INTS2_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTS2_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_OFFSET _u(0x00000284)
#define IO_BANK0_PROC0_INTS3_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTS3_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_OFFSET _u(0x00000288)
#define IO_BANK0_PROC0_INTS4_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTS4_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_OFFSET _u(0x0000028c)
#define IO_BANK0_PROC0_INTS5_BITS _u(0xffffffff)
#define IO_BANK0_PROC0_INTS5_RESET _u(0x00000000)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTE0_OFFSET _u(0x00000290)
#define IO_BANK0_PROC1_INTE0_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTE0_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_OFFSET _u(0x00000294)
#define IO_BANK0_PROC1_INTE1_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTE1_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_OFFSET _u(0x00000298)
#define IO_BANK0_PROC1_INTE2_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTE2_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_OFFSET _u(0x0000029c)
#define IO_BANK0_PROC1_INTE3_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTE3_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_OFFSET _u(0x000002a0)
#define IO_BANK0_PROC1_INTE4_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTE4_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_OFFSET _u(0x000002a4)
#define IO_BANK0_PROC1_INTE5_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTE5_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_OFFSET _u(0x000002a8)
#define IO_BANK0_PROC1_INTF0_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTF0_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_OFFSET _u(0x000002ac)
#define IO_BANK0_PROC1_INTF1_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTF1_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_OFFSET _u(0x000002b0)
#define IO_BANK0_PROC1_INTF2_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTF2_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_OFFSET _u(0x000002b4)
#define IO_BANK0_PROC1_INTF3_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTF3_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_OFFSET _u(0x000002b8)
#define IO_BANK0_PROC1_INTF4_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTF4_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_OFFSET _u(0x000002bc)
#define IO_BANK0_PROC1_INTF5_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTF5_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_PROC1_INTS0_OFFSET _u(0x000002c0)
#define IO_BANK0_PROC1_INTS0_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTS0_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_OFFSET _u(0x000002c4)
#define IO_BANK0_PROC1_INTS1_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTS1_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_OFFSET _u(0x000002c8)
#define IO_BANK0_PROC1_INTS2_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTS2_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_OFFSET _u(0x000002cc)
#define IO_BANK0_PROC1_INTS3_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTS3_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_OFFSET _u(0x000002d0)
#define IO_BANK0_PROC1_INTS4_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTS4_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_OFFSET _u(0x000002d4)
#define IO_BANK0_PROC1_INTS5_BITS _u(0xffffffff)
#define IO_BANK0_PROC1_INTS5_RESET _u(0x00000000)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTE0_OFFSET _u(0x000002d8)
#define IO_BANK0_DORMANT_WAKE_INTE0_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTE0_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_OFFSET _u(0x000002dc)
#define IO_BANK0_DORMANT_WAKE_INTE1_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTE1_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_OFFSET _u(0x000002e0)
#define IO_BANK0_DORMANT_WAKE_INTE2_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTE2_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_OFFSET _u(0x000002e4)
#define IO_BANK0_DORMANT_WAKE_INTE3_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTE3_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_OFFSET _u(0x000002e8)
#define IO_BANK0_DORMANT_WAKE_INTE4_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTE4_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_OFFSET _u(0x000002ec)
#define IO_BANK0_DORMANT_WAKE_INTE5_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTE5_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_OFFSET _u(0x000002f0)
#define IO_BANK0_DORMANT_WAKE_INTF0_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTF0_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_OFFSET _u(0x000002f4)
#define IO_BANK0_DORMANT_WAKE_INTF1_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTF1_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_OFFSET _u(0x000002f8)
#define IO_BANK0_DORMANT_WAKE_INTF2_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTF2_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_OFFSET _u(0x000002fc)
#define IO_BANK0_DORMANT_WAKE_INTF3_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTF3_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_OFFSET _u(0x00000300)
#define IO_BANK0_DORMANT_WAKE_INTF4_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTF4_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_OFFSET _u(0x00000304)
#define IO_BANK0_DORMANT_WAKE_INTF5_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTF5_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW_ACCESS "RW"
#define IO_BANK0_DORMANT_WAKE_INTS0_OFFSET _u(0x00000308)
#define IO_BANK0_DORMANT_WAKE_INTS0_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTS0_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_OFFSET _u(0x0000030c)
#define IO_BANK0_DORMANT_WAKE_INTS1_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTS1_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_OFFSET _u(0x00000310)
#define IO_BANK0_DORMANT_WAKE_INTS2_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTS2_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_OFFSET _u(0x00000314)
#define IO_BANK0_DORMANT_WAKE_INTS3_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTS3_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_OFFSET _u(0x00000318)
#define IO_BANK0_DORMANT_WAKE_INTS4_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTS4_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_OFFSET _u(0x0000031c)
#define IO_BANK0_DORMANT_WAKE_INTS5_BITS _u(0xffffffff)
#define IO_BANK0_DORMANT_WAKE_INTS5_RESET _u(0x00000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH_BITS _u(0x80000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH_MSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH_LSB _u(31)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW_BITS _u(0x40000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW_MSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW_LSB _u(30)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH_BITS _u(0x20000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH_MSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH_LSB _u(29)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW_BITS _u(0x10000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW_MSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW_LSB _u(28)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH_BITS _u(0x08000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH_MSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH_LSB _u(27)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW_BITS _u(0x04000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW_MSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW_LSB _u(26)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH_BITS _u(0x02000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH_MSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH_LSB _u(25)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW_BITS _u(0x01000000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW_MSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW_LSB _u(24)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH_BITS _u(0x00800000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH_MSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH_LSB _u(23)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW_BITS _u(0x00400000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW_MSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW_LSB _u(22)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH_BITS _u(0x00200000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH_MSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH_LSB _u(21)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW_BITS _u(0x00100000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW_MSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW_LSB _u(20)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH_BITS _u(0x00080000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH_MSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH_LSB _u(19)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW_BITS _u(0x00040000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW_MSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW_LSB _u(18)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH_BITS _u(0x00020000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH_MSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH_LSB _u(17)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW_BITS _u(0x00010000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW_MSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW_LSB _u(16)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH_BITS _u(0x00008000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH_MSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH_LSB _u(15)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW_BITS _u(0x00004000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW_MSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW_LSB _u(14)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH_BITS _u(0x00002000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH_MSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH_LSB _u(13)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW_BITS _u(0x00001000)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW_MSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW_LSB _u(12)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH_BITS _u(0x00000800)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH_MSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH_LSB _u(11)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW_BITS _u(0x00000400)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW_MSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW_LSB _u(10)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH_BITS _u(0x00000200)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH_MSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH_LSB _u(9)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW_BITS _u(0x00000100)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW_MSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW_LSB _u(8)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH_BITS _u(0x00000080)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH_MSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH_LSB _u(7)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW_BITS _u(0x00000040)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW_MSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW_LSB _u(6)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH_BITS _u(0x00000020)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH_MSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH_LSB _u(5)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW_BITS _u(0x00000010)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW_MSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW_LSB _u(4)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH_BITS _u(0x00000008)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH_MSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH_LSB _u(3)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW_BITS _u(0x00000004)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW_MSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW_LSB _u(2)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH_BITS _u(0x00000002)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH_MSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH_LSB _u(1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH_ACCESS "RO"
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW_RESET _u(0x0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW_BITS _u(0x00000001)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW_MSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW_LSB _u(0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW_ACCESS "RO"
typedef enum gpio_function_rp2350 {
    GPIO_FUNC_HSTX = 0,
    GPIO_FUNC_SPI = 1,
    GPIO_FUNC_UART = 2,
    GPIO_FUNC_I2C = 3,
    GPIO_FUNC_PWM = 4,
    GPIO_FUNC_SIO = 5,
    GPIO_FUNC_PIO0 = 6,
    GPIO_FUNC_PIO1 = 7,
    GPIO_FUNC_PIO2 = 8,
    GPIO_FUNC_GPCK = 9,
    GPIO_FUNC_XIP_CS1 = 9,
    GPIO_FUNC_CORESIGHT_TRACE = 9,
    GPIO_FUNC_USB = 10,
    GPIO_FUNC_UART_AUX = 11,
    GPIO_FUNC_NULL = 0x1f,
} gpio_function_t;
typedef struct {
   
    io_ro_32 status;
   
    io_rw_32 ctrl;
} io_bank0_status_ctrl_hw_t;
typedef struct {
   
    io_rw_32 inte[6];
   
    io_rw_32 intf[6];
   
    io_ro_32 ints[6];
} io_bank0_irq_ctrl_hw_t;
typedef struct {
    io_bank0_status_ctrl_hw_t io[48];
    uint32_t _pad0[32];
   
    io_ro_32 irqsummary_proc0_secure[2];
   
    io_ro_32 irqsummary_proc0_nonsecure[2];
   
    io_ro_32 irqsummary_proc1_secure[2];
   
    io_ro_32 irqsummary_proc1_nonsecure[2];
   
    io_ro_32 irqsummary_dormant_wake_secure[2];
   
    io_ro_32 irqsummary_dormant_wake_nonsecure[2];
   
    io_rw_32 intr[6];
    union {
        struct {
            io_bank0_irq_ctrl_hw_t proc0_irq_ctrl;
            io_bank0_irq_ctrl_hw_t proc1_irq_ctrl;
            io_bank0_irq_ctrl_hw_t dormant_wake_irq_ctrl;
        };
        io_bank0_irq_ctrl_hw_t irq_ctrl[3];
    };
} io_bank0_hw_t;
#define io_bank0_hw ((io_bank0_hw_t *)IO_BANK0_BASE)
_Static_assert(sizeof (io_bank0_hw_t) == 0x0320, "");
#define _HARDWARE_IRQ_H 
#define PICO_MAX_SHARED_IRQ_HANDLERS 4
#define PICO_DISABLE_SHARED_IRQ_HANDLERS 0
#define PICO_VTABLE_PER_CORE 0
#define _INTCTRL_H 
typedef enum irq_num_rp2350 {
    TIMER0_IRQ_0 = 0,
    TIMER0_IRQ_1 = 1,
    TIMER0_IRQ_2 = 2,
    TIMER0_IRQ_3 = 3,
    TIMER1_IRQ_0 = 4,
    TIMER1_IRQ_1 = 5,
    TIMER1_IRQ_2 = 6,
    TIMER1_IRQ_3 = 7,
    PWM_IRQ_WRAP_0 = 8,
    PWM_IRQ_WRAP_1 = 9,
    DMA_IRQ_0 = 10,
    DMA_IRQ_1 = 11,
    DMA_IRQ_2 = 12,
    DMA_IRQ_3 = 13,
    USBCTRL_IRQ = 14,
    PIO0_IRQ_0 = 15,
    PIO0_IRQ_1 = 16,
    PIO1_IRQ_0 = 17,
    PIO1_IRQ_1 = 18,
    PIO2_IRQ_0 = 19,
    PIO2_IRQ_1 = 20,
    IO_IRQ_BANK0 = 21,
    IO_IRQ_BANK0_NS = 22,
    IO_IRQ_QSPI = 23,
    IO_IRQ_QSPI_NS = 24,
    SIO_IRQ_FIFO = 25,
    SIO_IRQ_BELL = 26,
    SIO_IRQ_FIFO_NS = 27,
    SIO_IRQ_BELL_NS = 28,
    SIO_IRQ_MTIMECMP = 29,
    CLOCKS_IRQ = 30,
    SPI0_IRQ = 31,
    SPI1_IRQ = 32,
    UART0_IRQ = 33,
    UART1_IRQ = 34,
    ADC_IRQ_FIFO = 35,
    I2C0_IRQ = 36,
    I2C1_IRQ = 37,
    OTP_IRQ = 38,
    TRNG_IRQ = 39,
    PROC0_IRQ_CTI = 40,
    PROC1_IRQ_CTI = 41,
    PLL_SYS_IRQ = 42,
    PLL_USB_IRQ = 43,
    POWMAN_IRQ_POW = 44,
    POWMAN_IRQ_TIMER = 45,
    SPARE_IRQ_0 = 46,
    SPARE_IRQ_1 = 47,
    SPARE_IRQ_2 = 48,
    SPARE_IRQ_3 = 49,
    SPARE_IRQ_4 = 50,
    SPARE_IRQ_5 = 51,
    IRQ_COUNT
} irq_num_t;
#define isr_timer0_0 isr_irq0
#define isr_timer0_1 isr_irq1
#define isr_timer0_2 isr_irq2
#define isr_timer0_3 isr_irq3
#define isr_timer1_0 isr_irq4
#define isr_timer1_1 isr_irq5
#define isr_timer1_2 isr_irq6
#define isr_timer1_3 isr_irq7
#define isr_pwm_wrap_0 isr_irq8
#define isr_pwm_wrap_1 isr_irq9
#define isr_dma_0 isr_irq10
#define isr_dma_1 isr_irq11
#define isr_dma_2 isr_irq12
#define isr_dma_3 isr_irq13
#define isr_usbctrl isr_irq14
#define isr_pio0_0 isr_irq15
#define isr_pio0_1 isr_irq16
#define isr_pio1_0 isr_irq17
#define isr_pio1_1 isr_irq18
#define isr_pio2_0 isr_irq19
#define isr_pio2_1 isr_irq20
#define isr_io_bank0 isr_irq21
#define isr_io_bank0_ns isr_irq22
#define isr_io_qspi isr_irq23
#define isr_io_qspi_ns isr_irq24
#define isr_sio_fifo isr_irq25
#define isr_sio_bell isr_irq26
#define isr_sio_fifo_ns isr_irq27
#define isr_sio_bell_ns isr_irq28
#define isr_sio_mtimecmp isr_irq29
#define isr_clocks isr_irq30
#define isr_spi0 isr_irq31
#define isr_spi1 isr_irq32
#define isr_uart0 isr_irq33
#define isr_uart1 isr_irq34
#define isr_adc_fifo isr_irq35
#define isr_i2c0 isr_irq36
#define isr_i2c1 isr_irq37
#define isr_otp isr_irq38
#define isr_trng isr_irq39
#define isr_proc0_cti isr_irq40
#define isr_proc1_cti isr_irq41
#define isr_pll_sys isr_irq42
#define isr_pll_usb isr_irq43
#define isr_powman_pow isr_irq44
#define isr_powman_timer isr_irq45
#define isr_spare_0 isr_irq46
#define isr_spare_1 isr_irq47
#define isr_spare_2 isr_irq48
#define isr_spare_3 isr_irq49
#define isr_spare_4 isr_irq50
#define isr_spare_5 isr_irq51
#define _PICO_PLATFORM_CPU_REGS_H 
#define _HARDWARE_REGS_M33_H 
#define M33_ITM_STIM0_OFFSET _u(0x00000000)
#define M33_ITM_STIM0_BITS _u(0xffffffff)
#define M33_ITM_STIM0_RESET _u(0x00000000)
#define M33_ITM_STIM0_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM0_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM0_STIMULUS_MSB _u(31)
#define M33_ITM_STIM0_STIMULUS_LSB _u(0)
#define M33_ITM_STIM0_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM1_OFFSET _u(0x00000004)
#define M33_ITM_STIM1_BITS _u(0xffffffff)
#define M33_ITM_STIM1_RESET _u(0x00000000)
#define M33_ITM_STIM1_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM1_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM1_STIMULUS_MSB _u(31)
#define M33_ITM_STIM1_STIMULUS_LSB _u(0)
#define M33_ITM_STIM1_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM2_OFFSET _u(0x00000008)
#define M33_ITM_STIM2_BITS _u(0xffffffff)
#define M33_ITM_STIM2_RESET _u(0x00000000)
#define M33_ITM_STIM2_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM2_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM2_STIMULUS_MSB _u(31)
#define M33_ITM_STIM2_STIMULUS_LSB _u(0)
#define M33_ITM_STIM2_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM3_OFFSET _u(0x0000000c)
#define M33_ITM_STIM3_BITS _u(0xffffffff)
#define M33_ITM_STIM3_RESET _u(0x00000000)
#define M33_ITM_STIM3_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM3_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM3_STIMULUS_MSB _u(31)
#define M33_ITM_STIM3_STIMULUS_LSB _u(0)
#define M33_ITM_STIM3_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM4_OFFSET _u(0x00000010)
#define M33_ITM_STIM4_BITS _u(0xffffffff)
#define M33_ITM_STIM4_RESET _u(0x00000000)
#define M33_ITM_STIM4_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM4_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM4_STIMULUS_MSB _u(31)
#define M33_ITM_STIM4_STIMULUS_LSB _u(0)
#define M33_ITM_STIM4_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM5_OFFSET _u(0x00000014)
#define M33_ITM_STIM5_BITS _u(0xffffffff)
#define M33_ITM_STIM5_RESET _u(0x00000000)
#define M33_ITM_STIM5_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM5_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM5_STIMULUS_MSB _u(31)
#define M33_ITM_STIM5_STIMULUS_LSB _u(0)
#define M33_ITM_STIM5_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM6_OFFSET _u(0x00000018)
#define M33_ITM_STIM6_BITS _u(0xffffffff)
#define M33_ITM_STIM6_RESET _u(0x00000000)
#define M33_ITM_STIM6_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM6_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM6_STIMULUS_MSB _u(31)
#define M33_ITM_STIM6_STIMULUS_LSB _u(0)
#define M33_ITM_STIM6_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM7_OFFSET _u(0x0000001c)
#define M33_ITM_STIM7_BITS _u(0xffffffff)
#define M33_ITM_STIM7_RESET _u(0x00000000)
#define M33_ITM_STIM7_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM7_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM7_STIMULUS_MSB _u(31)
#define M33_ITM_STIM7_STIMULUS_LSB _u(0)
#define M33_ITM_STIM7_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM8_OFFSET _u(0x00000020)
#define M33_ITM_STIM8_BITS _u(0xffffffff)
#define M33_ITM_STIM8_RESET _u(0x00000000)
#define M33_ITM_STIM8_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM8_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM8_STIMULUS_MSB _u(31)
#define M33_ITM_STIM8_STIMULUS_LSB _u(0)
#define M33_ITM_STIM8_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM9_OFFSET _u(0x00000024)
#define M33_ITM_STIM9_BITS _u(0xffffffff)
#define M33_ITM_STIM9_RESET _u(0x00000000)
#define M33_ITM_STIM9_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM9_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM9_STIMULUS_MSB _u(31)
#define M33_ITM_STIM9_STIMULUS_LSB _u(0)
#define M33_ITM_STIM9_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM10_OFFSET _u(0x00000028)
#define M33_ITM_STIM10_BITS _u(0xffffffff)
#define M33_ITM_STIM10_RESET _u(0x00000000)
#define M33_ITM_STIM10_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM10_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM10_STIMULUS_MSB _u(31)
#define M33_ITM_STIM10_STIMULUS_LSB _u(0)
#define M33_ITM_STIM10_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM11_OFFSET _u(0x0000002c)
#define M33_ITM_STIM11_BITS _u(0xffffffff)
#define M33_ITM_STIM11_RESET _u(0x00000000)
#define M33_ITM_STIM11_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM11_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM11_STIMULUS_MSB _u(31)
#define M33_ITM_STIM11_STIMULUS_LSB _u(0)
#define M33_ITM_STIM11_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM12_OFFSET _u(0x00000030)
#define M33_ITM_STIM12_BITS _u(0xffffffff)
#define M33_ITM_STIM12_RESET _u(0x00000000)
#define M33_ITM_STIM12_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM12_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM12_STIMULUS_MSB _u(31)
#define M33_ITM_STIM12_STIMULUS_LSB _u(0)
#define M33_ITM_STIM12_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM13_OFFSET _u(0x00000034)
#define M33_ITM_STIM13_BITS _u(0xffffffff)
#define M33_ITM_STIM13_RESET _u(0x00000000)
#define M33_ITM_STIM13_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM13_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM13_STIMULUS_MSB _u(31)
#define M33_ITM_STIM13_STIMULUS_LSB _u(0)
#define M33_ITM_STIM13_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM14_OFFSET _u(0x00000038)
#define M33_ITM_STIM14_BITS _u(0xffffffff)
#define M33_ITM_STIM14_RESET _u(0x00000000)
#define M33_ITM_STIM14_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM14_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM14_STIMULUS_MSB _u(31)
#define M33_ITM_STIM14_STIMULUS_LSB _u(0)
#define M33_ITM_STIM14_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM15_OFFSET _u(0x0000003c)
#define M33_ITM_STIM15_BITS _u(0xffffffff)
#define M33_ITM_STIM15_RESET _u(0x00000000)
#define M33_ITM_STIM15_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM15_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM15_STIMULUS_MSB _u(31)
#define M33_ITM_STIM15_STIMULUS_LSB _u(0)
#define M33_ITM_STIM15_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM16_OFFSET _u(0x00000040)
#define M33_ITM_STIM16_BITS _u(0xffffffff)
#define M33_ITM_STIM16_RESET _u(0x00000000)
#define M33_ITM_STIM16_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM16_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM16_STIMULUS_MSB _u(31)
#define M33_ITM_STIM16_STIMULUS_LSB _u(0)
#define M33_ITM_STIM16_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM17_OFFSET _u(0x00000044)
#define M33_ITM_STIM17_BITS _u(0xffffffff)
#define M33_ITM_STIM17_RESET _u(0x00000000)
#define M33_ITM_STIM17_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM17_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM17_STIMULUS_MSB _u(31)
#define M33_ITM_STIM17_STIMULUS_LSB _u(0)
#define M33_ITM_STIM17_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM18_OFFSET _u(0x00000048)
#define M33_ITM_STIM18_BITS _u(0xffffffff)
#define M33_ITM_STIM18_RESET _u(0x00000000)
#define M33_ITM_STIM18_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM18_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM18_STIMULUS_MSB _u(31)
#define M33_ITM_STIM18_STIMULUS_LSB _u(0)
#define M33_ITM_STIM18_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM19_OFFSET _u(0x0000004c)
#define M33_ITM_STIM19_BITS _u(0xffffffff)
#define M33_ITM_STIM19_RESET _u(0x00000000)
#define M33_ITM_STIM19_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM19_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM19_STIMULUS_MSB _u(31)
#define M33_ITM_STIM19_STIMULUS_LSB _u(0)
#define M33_ITM_STIM19_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM20_OFFSET _u(0x00000050)
#define M33_ITM_STIM20_BITS _u(0xffffffff)
#define M33_ITM_STIM20_RESET _u(0x00000000)
#define M33_ITM_STIM20_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM20_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM20_STIMULUS_MSB _u(31)
#define M33_ITM_STIM20_STIMULUS_LSB _u(0)
#define M33_ITM_STIM20_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM21_OFFSET _u(0x00000054)
#define M33_ITM_STIM21_BITS _u(0xffffffff)
#define M33_ITM_STIM21_RESET _u(0x00000000)
#define M33_ITM_STIM21_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM21_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM21_STIMULUS_MSB _u(31)
#define M33_ITM_STIM21_STIMULUS_LSB _u(0)
#define M33_ITM_STIM21_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM22_OFFSET _u(0x00000058)
#define M33_ITM_STIM22_BITS _u(0xffffffff)
#define M33_ITM_STIM22_RESET _u(0x00000000)
#define M33_ITM_STIM22_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM22_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM22_STIMULUS_MSB _u(31)
#define M33_ITM_STIM22_STIMULUS_LSB _u(0)
#define M33_ITM_STIM22_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM23_OFFSET _u(0x0000005c)
#define M33_ITM_STIM23_BITS _u(0xffffffff)
#define M33_ITM_STIM23_RESET _u(0x00000000)
#define M33_ITM_STIM23_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM23_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM23_STIMULUS_MSB _u(31)
#define M33_ITM_STIM23_STIMULUS_LSB _u(0)
#define M33_ITM_STIM23_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM24_OFFSET _u(0x00000060)
#define M33_ITM_STIM24_BITS _u(0xffffffff)
#define M33_ITM_STIM24_RESET _u(0x00000000)
#define M33_ITM_STIM24_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM24_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM24_STIMULUS_MSB _u(31)
#define M33_ITM_STIM24_STIMULUS_LSB _u(0)
#define M33_ITM_STIM24_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM25_OFFSET _u(0x00000064)
#define M33_ITM_STIM25_BITS _u(0xffffffff)
#define M33_ITM_STIM25_RESET _u(0x00000000)
#define M33_ITM_STIM25_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM25_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM25_STIMULUS_MSB _u(31)
#define M33_ITM_STIM25_STIMULUS_LSB _u(0)
#define M33_ITM_STIM25_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM26_OFFSET _u(0x00000068)
#define M33_ITM_STIM26_BITS _u(0xffffffff)
#define M33_ITM_STIM26_RESET _u(0x00000000)
#define M33_ITM_STIM26_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM26_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM26_STIMULUS_MSB _u(31)
#define M33_ITM_STIM26_STIMULUS_LSB _u(0)
#define M33_ITM_STIM26_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM27_OFFSET _u(0x0000006c)
#define M33_ITM_STIM27_BITS _u(0xffffffff)
#define M33_ITM_STIM27_RESET _u(0x00000000)
#define M33_ITM_STIM27_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM27_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM27_STIMULUS_MSB _u(31)
#define M33_ITM_STIM27_STIMULUS_LSB _u(0)
#define M33_ITM_STIM27_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM28_OFFSET _u(0x00000070)
#define M33_ITM_STIM28_BITS _u(0xffffffff)
#define M33_ITM_STIM28_RESET _u(0x00000000)
#define M33_ITM_STIM28_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM28_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM28_STIMULUS_MSB _u(31)
#define M33_ITM_STIM28_STIMULUS_LSB _u(0)
#define M33_ITM_STIM28_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM29_OFFSET _u(0x00000074)
#define M33_ITM_STIM29_BITS _u(0xffffffff)
#define M33_ITM_STIM29_RESET _u(0x00000000)
#define M33_ITM_STIM29_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM29_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM29_STIMULUS_MSB _u(31)
#define M33_ITM_STIM29_STIMULUS_LSB _u(0)
#define M33_ITM_STIM29_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM30_OFFSET _u(0x00000078)
#define M33_ITM_STIM30_BITS _u(0xffffffff)
#define M33_ITM_STIM30_RESET _u(0x00000000)
#define M33_ITM_STIM30_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM30_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM30_STIMULUS_MSB _u(31)
#define M33_ITM_STIM30_STIMULUS_LSB _u(0)
#define M33_ITM_STIM30_STIMULUS_ACCESS "RW"
#define M33_ITM_STIM31_OFFSET _u(0x0000007c)
#define M33_ITM_STIM31_BITS _u(0xffffffff)
#define M33_ITM_STIM31_RESET _u(0x00000000)
#define M33_ITM_STIM31_STIMULUS_RESET _u(0x00000000)
#define M33_ITM_STIM31_STIMULUS_BITS _u(0xffffffff)
#define M33_ITM_STIM31_STIMULUS_MSB _u(31)
#define M33_ITM_STIM31_STIMULUS_LSB _u(0)
#define M33_ITM_STIM31_STIMULUS_ACCESS "RW"
#define M33_ITM_TER0_OFFSET _u(0x00000e00)
#define M33_ITM_TER0_BITS _u(0xffffffff)
#define M33_ITM_TER0_RESET _u(0x00000000)
#define M33_ITM_TER0_STIMENA_RESET _u(0x00000000)
#define M33_ITM_TER0_STIMENA_BITS _u(0xffffffff)
#define M33_ITM_TER0_STIMENA_MSB _u(31)
#define M33_ITM_TER0_STIMENA_LSB _u(0)
#define M33_ITM_TER0_STIMENA_ACCESS "RW"
#define M33_ITM_TPR_OFFSET _u(0x00000e40)
#define M33_ITM_TPR_BITS _u(0x0000000f)
#define M33_ITM_TPR_RESET _u(0x00000000)
#define M33_ITM_TPR_PRIVMASK_RESET _u(0x0)
#define M33_ITM_TPR_PRIVMASK_BITS _u(0x0000000f)
#define M33_ITM_TPR_PRIVMASK_MSB _u(3)
#define M33_ITM_TPR_PRIVMASK_LSB _u(0)
#define M33_ITM_TPR_PRIVMASK_ACCESS "RW"
#define M33_ITM_TCR_OFFSET _u(0x00000e80)
#define M33_ITM_TCR_BITS _u(0x00ff0f3f)
#define M33_ITM_TCR_RESET _u(0x00000000)
#define M33_ITM_TCR_BUSY_RESET _u(0x0)
#define M33_ITM_TCR_BUSY_BITS _u(0x00800000)
#define M33_ITM_TCR_BUSY_MSB _u(23)
#define M33_ITM_TCR_BUSY_LSB _u(23)
#define M33_ITM_TCR_BUSY_ACCESS "RO"
#define M33_ITM_TCR_TRACEBUSID_RESET _u(0x00)
#define M33_ITM_TCR_TRACEBUSID_BITS _u(0x007f0000)
#define M33_ITM_TCR_TRACEBUSID_MSB _u(22)
#define M33_ITM_TCR_TRACEBUSID_LSB _u(16)
#define M33_ITM_TCR_TRACEBUSID_ACCESS "RW"
#define M33_ITM_TCR_GTSFREQ_RESET _u(0x0)
#define M33_ITM_TCR_GTSFREQ_BITS _u(0x00000c00)
#define M33_ITM_TCR_GTSFREQ_MSB _u(11)
#define M33_ITM_TCR_GTSFREQ_LSB _u(10)
#define M33_ITM_TCR_GTSFREQ_ACCESS "RW"
#define M33_ITM_TCR_TSPRESCALE_RESET _u(0x0)
#define M33_ITM_TCR_TSPRESCALE_BITS _u(0x00000300)
#define M33_ITM_TCR_TSPRESCALE_MSB _u(9)
#define M33_ITM_TCR_TSPRESCALE_LSB _u(8)
#define M33_ITM_TCR_TSPRESCALE_ACCESS "RW"
#define M33_ITM_TCR_STALLENA_RESET _u(0x0)
#define M33_ITM_TCR_STALLENA_BITS _u(0x00000020)
#define M33_ITM_TCR_STALLENA_MSB _u(5)
#define M33_ITM_TCR_STALLENA_LSB _u(5)
#define M33_ITM_TCR_STALLENA_ACCESS "RW"
#define M33_ITM_TCR_SWOENA_RESET _u(0x0)
#define M33_ITM_TCR_SWOENA_BITS _u(0x00000010)
#define M33_ITM_TCR_SWOENA_MSB _u(4)
#define M33_ITM_TCR_SWOENA_LSB _u(4)
#define M33_ITM_TCR_SWOENA_ACCESS "RW"
#define M33_ITM_TCR_TXENA_RESET _u(0x0)
#define M33_ITM_TCR_TXENA_BITS _u(0x00000008)
#define M33_ITM_TCR_TXENA_MSB _u(3)
#define M33_ITM_TCR_TXENA_LSB _u(3)
#define M33_ITM_TCR_TXENA_ACCESS "RW"
#define M33_ITM_TCR_SYNCENA_RESET _u(0x0)
#define M33_ITM_TCR_SYNCENA_BITS _u(0x00000004)
#define M33_ITM_TCR_SYNCENA_MSB _u(2)
#define M33_ITM_TCR_SYNCENA_LSB _u(2)
#define M33_ITM_TCR_SYNCENA_ACCESS "RW"
#define M33_ITM_TCR_TSENA_RESET _u(0x0)
#define M33_ITM_TCR_TSENA_BITS _u(0x00000002)
#define M33_ITM_TCR_TSENA_MSB _u(1)
#define M33_ITM_TCR_TSENA_LSB _u(1)
#define M33_ITM_TCR_TSENA_ACCESS "RW"
#define M33_ITM_TCR_ITMENA_RESET _u(0x0)
#define M33_ITM_TCR_ITMENA_BITS _u(0x00000001)
#define M33_ITM_TCR_ITMENA_MSB _u(0)
#define M33_ITM_TCR_ITMENA_LSB _u(0)
#define M33_ITM_TCR_ITMENA_ACCESS "RW"
#define M33_INT_ATREADY_OFFSET _u(0x00000ef0)
#define M33_INT_ATREADY_BITS _u(0x00000003)
#define M33_INT_ATREADY_RESET _u(0x00000000)
#define M33_INT_ATREADY_AFVALID_RESET _u(0x0)
#define M33_INT_ATREADY_AFVALID_BITS _u(0x00000002)
#define M33_INT_ATREADY_AFVALID_MSB _u(1)
#define M33_INT_ATREADY_AFVALID_LSB _u(1)
#define M33_INT_ATREADY_AFVALID_ACCESS "RO"
#define M33_INT_ATREADY_ATREADY_RESET _u(0x0)
#define M33_INT_ATREADY_ATREADY_BITS _u(0x00000001)
#define M33_INT_ATREADY_ATREADY_MSB _u(0)
#define M33_INT_ATREADY_ATREADY_LSB _u(0)
#define M33_INT_ATREADY_ATREADY_ACCESS "RO"
#define M33_INT_ATVALID_OFFSET _u(0x00000ef8)
#define M33_INT_ATVALID_BITS _u(0x00000003)
#define M33_INT_ATVALID_RESET _u(0x00000000)
#define M33_INT_ATVALID_AFREADY_RESET _u(0x0)
#define M33_INT_ATVALID_AFREADY_BITS _u(0x00000002)
#define M33_INT_ATVALID_AFREADY_MSB _u(1)
#define M33_INT_ATVALID_AFREADY_LSB _u(1)
#define M33_INT_ATVALID_AFREADY_ACCESS "RW"
#define M33_INT_ATVALID_ATREADY_RESET _u(0x0)
#define M33_INT_ATVALID_ATREADY_BITS _u(0x00000001)
#define M33_INT_ATVALID_ATREADY_MSB _u(0)
#define M33_INT_ATVALID_ATREADY_LSB _u(0)
#define M33_INT_ATVALID_ATREADY_ACCESS "RW"
#define M33_ITM_ITCTRL_OFFSET _u(0x00000f00)
#define M33_ITM_ITCTRL_BITS _u(0x00000001)
#define M33_ITM_ITCTRL_RESET _u(0x00000000)
#define M33_ITM_ITCTRL_IME_RESET _u(0x0)
#define M33_ITM_ITCTRL_IME_BITS _u(0x00000001)
#define M33_ITM_ITCTRL_IME_MSB _u(0)
#define M33_ITM_ITCTRL_IME_LSB _u(0)
#define M33_ITM_ITCTRL_IME_ACCESS "RW"
#define M33_ITM_DEVARCH_OFFSET _u(0x00000fbc)
#define M33_ITM_DEVARCH_BITS _u(0xffffffff)
#define M33_ITM_DEVARCH_RESET _u(0x47701a01)
#define M33_ITM_DEVARCH_ARCHITECT_RESET _u(0x23b)
#define M33_ITM_DEVARCH_ARCHITECT_BITS _u(0xffe00000)
#define M33_ITM_DEVARCH_ARCHITECT_MSB _u(31)
#define M33_ITM_DEVARCH_ARCHITECT_LSB _u(21)
#define M33_ITM_DEVARCH_ARCHITECT_ACCESS "RO"
#define M33_ITM_DEVARCH_PRESENT_RESET _u(0x1)
#define M33_ITM_DEVARCH_PRESENT_BITS _u(0x00100000)
#define M33_ITM_DEVARCH_PRESENT_MSB _u(20)
#define M33_ITM_DEVARCH_PRESENT_LSB _u(20)
#define M33_ITM_DEVARCH_PRESENT_ACCESS "RO"
#define M33_ITM_DEVARCH_REVISION_RESET _u(0x0)
#define M33_ITM_DEVARCH_REVISION_BITS _u(0x000f0000)
#define M33_ITM_DEVARCH_REVISION_MSB _u(19)
#define M33_ITM_DEVARCH_REVISION_LSB _u(16)
#define M33_ITM_DEVARCH_REVISION_ACCESS "RO"
#define M33_ITM_DEVARCH_ARCHVER_RESET _u(0x1)
#define M33_ITM_DEVARCH_ARCHVER_BITS _u(0x0000f000)
#define M33_ITM_DEVARCH_ARCHVER_MSB _u(15)
#define M33_ITM_DEVARCH_ARCHVER_LSB _u(12)
#define M33_ITM_DEVARCH_ARCHVER_ACCESS "RO"
#define M33_ITM_DEVARCH_ARCHPART_RESET _u(0xa01)
#define M33_ITM_DEVARCH_ARCHPART_BITS _u(0x00000fff)
#define M33_ITM_DEVARCH_ARCHPART_MSB _u(11)
#define M33_ITM_DEVARCH_ARCHPART_LSB _u(0)
#define M33_ITM_DEVARCH_ARCHPART_ACCESS "RO"
#define M33_ITM_DEVTYPE_OFFSET _u(0x00000fcc)
#define M33_ITM_DEVTYPE_BITS _u(0x000000ff)
#define M33_ITM_DEVTYPE_RESET _u(0x00000043)
#define M33_ITM_DEVTYPE_SUB_RESET _u(0x4)
#define M33_ITM_DEVTYPE_SUB_BITS _u(0x000000f0)
#define M33_ITM_DEVTYPE_SUB_MSB _u(7)
#define M33_ITM_DEVTYPE_SUB_LSB _u(4)
#define M33_ITM_DEVTYPE_SUB_ACCESS "RO"
#define M33_ITM_DEVTYPE_MAJOR_RESET _u(0x3)
#define M33_ITM_DEVTYPE_MAJOR_BITS _u(0x0000000f)
#define M33_ITM_DEVTYPE_MAJOR_MSB _u(3)
#define M33_ITM_DEVTYPE_MAJOR_LSB _u(0)
#define M33_ITM_DEVTYPE_MAJOR_ACCESS "RO"
#define M33_ITM_PIDR4_OFFSET _u(0x00000fd0)
#define M33_ITM_PIDR4_BITS _u(0x000000ff)
#define M33_ITM_PIDR4_RESET _u(0x00000004)
#define M33_ITM_PIDR4_SIZE_RESET _u(0x0)
#define M33_ITM_PIDR4_SIZE_BITS _u(0x000000f0)
#define M33_ITM_PIDR4_SIZE_MSB _u(7)
#define M33_ITM_PIDR4_SIZE_LSB _u(4)
#define M33_ITM_PIDR4_SIZE_ACCESS "RO"
#define M33_ITM_PIDR4_DES_2_RESET _u(0x4)
#define M33_ITM_PIDR4_DES_2_BITS _u(0x0000000f)
#define M33_ITM_PIDR4_DES_2_MSB _u(3)
#define M33_ITM_PIDR4_DES_2_LSB _u(0)
#define M33_ITM_PIDR4_DES_2_ACCESS "RO"
#define M33_ITM_PIDR5_OFFSET _u(0x00000fd4)
#define M33_ITM_PIDR5_BITS _u(0x00000000)
#define M33_ITM_PIDR5_RESET _u(0x00000000)
#define M33_ITM_PIDR5_MSB _u(31)
#define M33_ITM_PIDR5_LSB _u(0)
#define M33_ITM_PIDR5_ACCESS "RW"
#define M33_ITM_PIDR6_OFFSET _u(0x00000fd8)
#define M33_ITM_PIDR6_BITS _u(0x00000000)
#define M33_ITM_PIDR6_RESET _u(0x00000000)
#define M33_ITM_PIDR6_MSB _u(31)
#define M33_ITM_PIDR6_LSB _u(0)
#define M33_ITM_PIDR6_ACCESS "RW"
#define M33_ITM_PIDR7_OFFSET _u(0x00000fdc)
#define M33_ITM_PIDR7_BITS _u(0x00000000)
#define M33_ITM_PIDR7_RESET _u(0x00000000)
#define M33_ITM_PIDR7_MSB _u(31)
#define M33_ITM_PIDR7_LSB _u(0)
#define M33_ITM_PIDR7_ACCESS "RW"
#define M33_ITM_PIDR0_OFFSET _u(0x00000fe0)
#define M33_ITM_PIDR0_BITS _u(0x000000ff)
#define M33_ITM_PIDR0_RESET _u(0x00000021)
#define M33_ITM_PIDR0_PART_0_RESET _u(0x21)
#define M33_ITM_PIDR0_PART_0_BITS _u(0x000000ff)
#define M33_ITM_PIDR0_PART_0_MSB _u(7)
#define M33_ITM_PIDR0_PART_0_LSB _u(0)
#define M33_ITM_PIDR0_PART_0_ACCESS "RO"
#define M33_ITM_PIDR1_OFFSET _u(0x00000fe4)
#define M33_ITM_PIDR1_BITS _u(0x000000ff)
#define M33_ITM_PIDR1_RESET _u(0x000000bd)
#define M33_ITM_PIDR1_DES_0_RESET _u(0xb)
#define M33_ITM_PIDR1_DES_0_BITS _u(0x000000f0)
#define M33_ITM_PIDR1_DES_0_MSB _u(7)
#define M33_ITM_PIDR1_DES_0_LSB _u(4)
#define M33_ITM_PIDR1_DES_0_ACCESS "RO"
#define M33_ITM_PIDR1_PART_1_RESET _u(0xd)
#define M33_ITM_PIDR1_PART_1_BITS _u(0x0000000f)
#define M33_ITM_PIDR1_PART_1_MSB _u(3)
#define M33_ITM_PIDR1_PART_1_LSB _u(0)
#define M33_ITM_PIDR1_PART_1_ACCESS "RO"
#define M33_ITM_PIDR2_OFFSET _u(0x00000fe8)
#define M33_ITM_PIDR2_BITS _u(0x000000ff)
#define M33_ITM_PIDR2_RESET _u(0x0000000b)
#define M33_ITM_PIDR2_REVISION_RESET _u(0x0)
#define M33_ITM_PIDR2_REVISION_BITS _u(0x000000f0)
#define M33_ITM_PIDR2_REVISION_MSB _u(7)
#define M33_ITM_PIDR2_REVISION_LSB _u(4)
#define M33_ITM_PIDR2_REVISION_ACCESS "RO"
#define M33_ITM_PIDR2_JEDEC_RESET _u(0x1)
#define M33_ITM_PIDR2_JEDEC_BITS _u(0x00000008)
#define M33_ITM_PIDR2_JEDEC_MSB _u(3)
#define M33_ITM_PIDR2_JEDEC_LSB _u(3)
#define M33_ITM_PIDR2_JEDEC_ACCESS "RO"
#define M33_ITM_PIDR2_DES_1_RESET _u(0x3)
#define M33_ITM_PIDR2_DES_1_BITS _u(0x00000007)
#define M33_ITM_PIDR2_DES_1_MSB _u(2)
#define M33_ITM_PIDR2_DES_1_LSB _u(0)
#define M33_ITM_PIDR2_DES_1_ACCESS "RO"
#define M33_ITM_PIDR3_OFFSET _u(0x00000fec)
#define M33_ITM_PIDR3_BITS _u(0x000000ff)
#define M33_ITM_PIDR3_RESET _u(0x00000000)
#define M33_ITM_PIDR3_REVAND_RESET _u(0x0)
#define M33_ITM_PIDR3_REVAND_BITS _u(0x000000f0)
#define M33_ITM_PIDR3_REVAND_MSB _u(7)
#define M33_ITM_PIDR3_REVAND_LSB _u(4)
#define M33_ITM_PIDR3_REVAND_ACCESS "RO"
#define M33_ITM_PIDR3_CMOD_RESET _u(0x0)
#define M33_ITM_PIDR3_CMOD_BITS _u(0x0000000f)
#define M33_ITM_PIDR3_CMOD_MSB _u(3)
#define M33_ITM_PIDR3_CMOD_LSB _u(0)
#define M33_ITM_PIDR3_CMOD_ACCESS "RO"
#define M33_ITM_CIDR0_OFFSET _u(0x00000ff0)
#define M33_ITM_CIDR0_BITS _u(0x000000ff)
#define M33_ITM_CIDR0_RESET _u(0x0000000d)
#define M33_ITM_CIDR0_PRMBL_0_RESET _u(0x0d)
#define M33_ITM_CIDR0_PRMBL_0_BITS _u(0x000000ff)
#define M33_ITM_CIDR0_PRMBL_0_MSB _u(7)
#define M33_ITM_CIDR0_PRMBL_0_LSB _u(0)
#define M33_ITM_CIDR0_PRMBL_0_ACCESS "RO"
#define M33_ITM_CIDR1_OFFSET _u(0x00000ff4)
#define M33_ITM_CIDR1_BITS _u(0x000000ff)
#define M33_ITM_CIDR1_RESET _u(0x00000090)
#define M33_ITM_CIDR1_CLASS_RESET _u(0x9)
#define M33_ITM_CIDR1_CLASS_BITS _u(0x000000f0)
#define M33_ITM_CIDR1_CLASS_MSB _u(7)
#define M33_ITM_CIDR1_CLASS_LSB _u(4)
#define M33_ITM_CIDR1_CLASS_ACCESS "RO"
#define M33_ITM_CIDR1_PRMBL_1_RESET _u(0x0)
#define M33_ITM_CIDR1_PRMBL_1_BITS _u(0x0000000f)
#define M33_ITM_CIDR1_PRMBL_1_MSB _u(3)
#define M33_ITM_CIDR1_PRMBL_1_LSB _u(0)
#define M33_ITM_CIDR1_PRMBL_1_ACCESS "RO"
#define M33_ITM_CIDR2_OFFSET _u(0x00000ff8)
#define M33_ITM_CIDR2_BITS _u(0x000000ff)
#define M33_ITM_CIDR2_RESET _u(0x00000005)
#define M33_ITM_CIDR2_PRMBL_2_RESET _u(0x05)
#define M33_ITM_CIDR2_PRMBL_2_BITS _u(0x000000ff)
#define M33_ITM_CIDR2_PRMBL_2_MSB _u(7)
#define M33_ITM_CIDR2_PRMBL_2_LSB _u(0)
#define M33_ITM_CIDR2_PRMBL_2_ACCESS "RO"
#define M33_ITM_CIDR3_OFFSET _u(0x00000ffc)
#define M33_ITM_CIDR3_BITS _u(0x000000ff)
#define M33_ITM_CIDR3_RESET _u(0x000000b1)
#define M33_ITM_CIDR3_PRMBL_3_RESET _u(0xb1)
#define M33_ITM_CIDR3_PRMBL_3_BITS _u(0x000000ff)
#define M33_ITM_CIDR3_PRMBL_3_MSB _u(7)
#define M33_ITM_CIDR3_PRMBL_3_LSB _u(0)
#define M33_ITM_CIDR3_PRMBL_3_ACCESS "RO"
#define M33_DWT_CTRL_OFFSET _u(0x00001000)
#define M33_DWT_CTRL_BITS _u(0xffff1fff)
#define M33_DWT_CTRL_RESET _u(0x73741824)
#define M33_DWT_CTRL_NUMCOMP_RESET _u(0x7)
#define M33_DWT_CTRL_NUMCOMP_BITS _u(0xf0000000)
#define M33_DWT_CTRL_NUMCOMP_MSB _u(31)
#define M33_DWT_CTRL_NUMCOMP_LSB _u(28)
#define M33_DWT_CTRL_NUMCOMP_ACCESS "RO"
#define M33_DWT_CTRL_NOTRCPKT_RESET _u(0x0)
#define M33_DWT_CTRL_NOTRCPKT_BITS _u(0x08000000)
#define M33_DWT_CTRL_NOTRCPKT_MSB _u(27)
#define M33_DWT_CTRL_NOTRCPKT_LSB _u(27)
#define M33_DWT_CTRL_NOTRCPKT_ACCESS "RO"
#define M33_DWT_CTRL_NOEXTTRIG_RESET _u(0x0)
#define M33_DWT_CTRL_NOEXTTRIG_BITS _u(0x04000000)
#define M33_DWT_CTRL_NOEXTTRIG_MSB _u(26)
#define M33_DWT_CTRL_NOEXTTRIG_LSB _u(26)
#define M33_DWT_CTRL_NOEXTTRIG_ACCESS "RO"
#define M33_DWT_CTRL_NOCYCCNT_RESET _u(0x1)
#define M33_DWT_CTRL_NOCYCCNT_BITS _u(0x02000000)
#define M33_DWT_CTRL_NOCYCCNT_MSB _u(25)
#define M33_DWT_CTRL_NOCYCCNT_LSB _u(25)
#define M33_DWT_CTRL_NOCYCCNT_ACCESS "RO"
#define M33_DWT_CTRL_NOPRFCNT_RESET _u(0x1)
#define M33_DWT_CTRL_NOPRFCNT_BITS _u(0x01000000)
#define M33_DWT_CTRL_NOPRFCNT_MSB _u(24)
#define M33_DWT_CTRL_NOPRFCNT_LSB _u(24)
#define M33_DWT_CTRL_NOPRFCNT_ACCESS "RO"
#define M33_DWT_CTRL_CYCDISS_RESET _u(0x0)
#define M33_DWT_CTRL_CYCDISS_BITS _u(0x00800000)
#define M33_DWT_CTRL_CYCDISS_MSB _u(23)
#define M33_DWT_CTRL_CYCDISS_LSB _u(23)
#define M33_DWT_CTRL_CYCDISS_ACCESS "RW"
#define M33_DWT_CTRL_CYCEVTENA_RESET _u(0x1)
#define M33_DWT_CTRL_CYCEVTENA_BITS _u(0x00400000)
#define M33_DWT_CTRL_CYCEVTENA_MSB _u(22)
#define M33_DWT_CTRL_CYCEVTENA_LSB _u(22)
#define M33_DWT_CTRL_CYCEVTENA_ACCESS "RW"
#define M33_DWT_CTRL_FOLDEVTENA_RESET _u(0x1)
#define M33_DWT_CTRL_FOLDEVTENA_BITS _u(0x00200000)
#define M33_DWT_CTRL_FOLDEVTENA_MSB _u(21)
#define M33_DWT_CTRL_FOLDEVTENA_LSB _u(21)
#define M33_DWT_CTRL_FOLDEVTENA_ACCESS "RW"
#define M33_DWT_CTRL_LSUEVTENA_RESET _u(0x1)
#define M33_DWT_CTRL_LSUEVTENA_BITS _u(0x00100000)
#define M33_DWT_CTRL_LSUEVTENA_MSB _u(20)
#define M33_DWT_CTRL_LSUEVTENA_LSB _u(20)
#define M33_DWT_CTRL_LSUEVTENA_ACCESS "RW"
#define M33_DWT_CTRL_SLEEPEVTENA_RESET _u(0x0)
#define M33_DWT_CTRL_SLEEPEVTENA_BITS _u(0x00080000)
#define M33_DWT_CTRL_SLEEPEVTENA_MSB _u(19)
#define M33_DWT_CTRL_SLEEPEVTENA_LSB _u(19)
#define M33_DWT_CTRL_SLEEPEVTENA_ACCESS "RW"
#define M33_DWT_CTRL_EXCEVTENA_RESET _u(0x1)
#define M33_DWT_CTRL_EXCEVTENA_BITS _u(0x00040000)
#define M33_DWT_CTRL_EXCEVTENA_MSB _u(18)
#define M33_DWT_CTRL_EXCEVTENA_LSB _u(18)
#define M33_DWT_CTRL_EXCEVTENA_ACCESS "RW"
#define M33_DWT_CTRL_CPIEVTENA_RESET _u(0x0)
#define M33_DWT_CTRL_CPIEVTENA_BITS _u(0x00020000)
#define M33_DWT_CTRL_CPIEVTENA_MSB _u(17)
#define M33_DWT_CTRL_CPIEVTENA_LSB _u(17)
#define M33_DWT_CTRL_CPIEVTENA_ACCESS "RW"
#define M33_DWT_CTRL_EXTTRCENA_RESET _u(0x0)
#define M33_DWT_CTRL_EXTTRCENA_BITS _u(0x00010000)
#define M33_DWT_CTRL_EXTTRCENA_MSB _u(16)
#define M33_DWT_CTRL_EXTTRCENA_LSB _u(16)
#define M33_DWT_CTRL_EXTTRCENA_ACCESS "RW"
#define M33_DWT_CTRL_PCSAMPLENA_RESET _u(0x1)
#define M33_DWT_CTRL_PCSAMPLENA_BITS _u(0x00001000)
#define M33_DWT_CTRL_PCSAMPLENA_MSB _u(12)
#define M33_DWT_CTRL_PCSAMPLENA_LSB _u(12)
#define M33_DWT_CTRL_PCSAMPLENA_ACCESS "RW"
#define M33_DWT_CTRL_SYNCTAP_RESET _u(0x2)
#define M33_DWT_CTRL_SYNCTAP_BITS _u(0x00000c00)
#define M33_DWT_CTRL_SYNCTAP_MSB _u(11)
#define M33_DWT_CTRL_SYNCTAP_LSB _u(10)
#define M33_DWT_CTRL_SYNCTAP_ACCESS "RW"
#define M33_DWT_CTRL_CYCTAP_RESET _u(0x0)
#define M33_DWT_CTRL_CYCTAP_BITS _u(0x00000200)
#define M33_DWT_CTRL_CYCTAP_MSB _u(9)
#define M33_DWT_CTRL_CYCTAP_LSB _u(9)
#define M33_DWT_CTRL_CYCTAP_ACCESS "RW"
#define M33_DWT_CTRL_POSTINIT_RESET _u(0x1)
#define M33_DWT_CTRL_POSTINIT_BITS _u(0x000001e0)
#define M33_DWT_CTRL_POSTINIT_MSB _u(8)
#define M33_DWT_CTRL_POSTINIT_LSB _u(5)
#define M33_DWT_CTRL_POSTINIT_ACCESS "RW"
#define M33_DWT_CTRL_POSTPRESET_RESET _u(0x2)
#define M33_DWT_CTRL_POSTPRESET_BITS _u(0x0000001e)
#define M33_DWT_CTRL_POSTPRESET_MSB _u(4)
#define M33_DWT_CTRL_POSTPRESET_LSB _u(1)
#define M33_DWT_CTRL_POSTPRESET_ACCESS "RW"
#define M33_DWT_CTRL_CYCCNTENA_RESET _u(0x0)
#define M33_DWT_CTRL_CYCCNTENA_BITS _u(0x00000001)
#define M33_DWT_CTRL_CYCCNTENA_MSB _u(0)
#define M33_DWT_CTRL_CYCCNTENA_LSB _u(0)
#define M33_DWT_CTRL_CYCCNTENA_ACCESS "RW"
#define M33_DWT_CYCCNT_OFFSET _u(0x00001004)
#define M33_DWT_CYCCNT_BITS _u(0xffffffff)
#define M33_DWT_CYCCNT_RESET _u(0x00000000)
#define M33_DWT_CYCCNT_CYCCNT_RESET _u(0x00000000)
#define M33_DWT_CYCCNT_CYCCNT_BITS _u(0xffffffff)
#define M33_DWT_CYCCNT_CYCCNT_MSB _u(31)
#define M33_DWT_CYCCNT_CYCCNT_LSB _u(0)
#define M33_DWT_CYCCNT_CYCCNT_ACCESS "RW"
#define M33_DWT_EXCCNT_OFFSET _u(0x0000100c)
#define M33_DWT_EXCCNT_BITS _u(0x000000ff)
#define M33_DWT_EXCCNT_RESET _u(0x00000000)
#define M33_DWT_EXCCNT_EXCCNT_RESET _u(0x00)
#define M33_DWT_EXCCNT_EXCCNT_BITS _u(0x000000ff)
#define M33_DWT_EXCCNT_EXCCNT_MSB _u(7)
#define M33_DWT_EXCCNT_EXCCNT_LSB _u(0)
#define M33_DWT_EXCCNT_EXCCNT_ACCESS "RW"
#define M33_DWT_LSUCNT_OFFSET _u(0x00001014)
#define M33_DWT_LSUCNT_BITS _u(0x000000ff)
#define M33_DWT_LSUCNT_RESET _u(0x00000000)
#define M33_DWT_LSUCNT_LSUCNT_RESET _u(0x00)
#define M33_DWT_LSUCNT_LSUCNT_BITS _u(0x000000ff)
#define M33_DWT_LSUCNT_LSUCNT_MSB _u(7)
#define M33_DWT_LSUCNT_LSUCNT_LSB _u(0)
#define M33_DWT_LSUCNT_LSUCNT_ACCESS "RW"
#define M33_DWT_FOLDCNT_OFFSET _u(0x00001018)
#define M33_DWT_FOLDCNT_BITS _u(0x000000ff)
#define M33_DWT_FOLDCNT_RESET _u(0x00000000)
#define M33_DWT_FOLDCNT_FOLDCNT_RESET _u(0x00)
#define M33_DWT_FOLDCNT_FOLDCNT_BITS _u(0x000000ff)
#define M33_DWT_FOLDCNT_FOLDCNT_MSB _u(7)
#define M33_DWT_FOLDCNT_FOLDCNT_LSB _u(0)
#define M33_DWT_FOLDCNT_FOLDCNT_ACCESS "RW"
#define M33_DWT_COMP0_OFFSET _u(0x00001020)
#define M33_DWT_COMP0_BITS _u(0xffffffff)
#define M33_DWT_COMP0_RESET _u(0x00000000)
#define M33_DWT_COMP0_MSB _u(31)
#define M33_DWT_COMP0_LSB _u(0)
#define M33_DWT_COMP0_ACCESS "RW"
#define M33_DWT_FUNCTION0_OFFSET _u(0x00001028)
#define M33_DWT_FUNCTION0_BITS _u(0xf9000c3f)
#define M33_DWT_FUNCTION0_RESET _u(0x58000000)
#define M33_DWT_FUNCTION0_ID_RESET _u(0x0b)
#define M33_DWT_FUNCTION0_ID_BITS _u(0xf8000000)
#define M33_DWT_FUNCTION0_ID_MSB _u(31)
#define M33_DWT_FUNCTION0_ID_LSB _u(27)
#define M33_DWT_FUNCTION0_ID_ACCESS "RO"
#define M33_DWT_FUNCTION0_MATCHED_RESET _u(0x0)
#define M33_DWT_FUNCTION0_MATCHED_BITS _u(0x01000000)
#define M33_DWT_FUNCTION0_MATCHED_MSB _u(24)
#define M33_DWT_FUNCTION0_MATCHED_LSB _u(24)
#define M33_DWT_FUNCTION0_MATCHED_ACCESS "RO"
#define M33_DWT_FUNCTION0_DATAVSIZE_RESET _u(0x0)
#define M33_DWT_FUNCTION0_DATAVSIZE_BITS _u(0x00000c00)
#define M33_DWT_FUNCTION0_DATAVSIZE_MSB _u(11)
#define M33_DWT_FUNCTION0_DATAVSIZE_LSB _u(10)
#define M33_DWT_FUNCTION0_DATAVSIZE_ACCESS "RW"
#define M33_DWT_FUNCTION0_ACTION_RESET _u(0x0)
#define M33_DWT_FUNCTION0_ACTION_BITS _u(0x00000030)
#define M33_DWT_FUNCTION0_ACTION_MSB _u(5)
#define M33_DWT_FUNCTION0_ACTION_LSB _u(4)
#define M33_DWT_FUNCTION0_ACTION_ACCESS "RW"
#define M33_DWT_FUNCTION0_MATCH_RESET _u(0x0)
#define M33_DWT_FUNCTION0_MATCH_BITS _u(0x0000000f)
#define M33_DWT_FUNCTION0_MATCH_MSB _u(3)
#define M33_DWT_FUNCTION0_MATCH_LSB _u(0)
#define M33_DWT_FUNCTION0_MATCH_ACCESS "RW"
#define M33_DWT_COMP1_OFFSET _u(0x00001030)
#define M33_DWT_COMP1_BITS _u(0xffffffff)
#define M33_DWT_COMP1_RESET _u(0x00000000)
#define M33_DWT_COMP1_MSB _u(31)
#define M33_DWT_COMP1_LSB _u(0)
#define M33_DWT_COMP1_ACCESS "RW"
#define M33_DWT_FUNCTION1_OFFSET _u(0x00001038)
#define M33_DWT_FUNCTION1_BITS _u(0xf9000c3f)
#define M33_DWT_FUNCTION1_RESET _u(0x89000828)
#define M33_DWT_FUNCTION1_ID_RESET _u(0x11)
#define M33_DWT_FUNCTION1_ID_BITS _u(0xf8000000)
#define M33_DWT_FUNCTION1_ID_MSB _u(31)
#define M33_DWT_FUNCTION1_ID_LSB _u(27)
#define M33_DWT_FUNCTION1_ID_ACCESS "RO"
#define M33_DWT_FUNCTION1_MATCHED_RESET _u(0x1)
#define M33_DWT_FUNCTION1_MATCHED_BITS _u(0x01000000)
#define M33_DWT_FUNCTION1_MATCHED_MSB _u(24)
#define M33_DWT_FUNCTION1_MATCHED_LSB _u(24)
#define M33_DWT_FUNCTION1_MATCHED_ACCESS "RO"
#define M33_DWT_FUNCTION1_DATAVSIZE_RESET _u(0x2)
#define M33_DWT_FUNCTION1_DATAVSIZE_BITS _u(0x00000c00)
#define M33_DWT_FUNCTION1_DATAVSIZE_MSB _u(11)
#define M33_DWT_FUNCTION1_DATAVSIZE_LSB _u(10)
#define M33_DWT_FUNCTION1_DATAVSIZE_ACCESS "RW"
#define M33_DWT_FUNCTION1_ACTION_RESET _u(0x2)
#define M33_DWT_FUNCTION1_ACTION_BITS _u(0x00000030)
#define M33_DWT_FUNCTION1_ACTION_MSB _u(5)
#define M33_DWT_FUNCTION1_ACTION_LSB _u(4)
#define M33_DWT_FUNCTION1_ACTION_ACCESS "RW"
#define M33_DWT_FUNCTION1_MATCH_RESET _u(0x8)
#define M33_DWT_FUNCTION1_MATCH_BITS _u(0x0000000f)
#define M33_DWT_FUNCTION1_MATCH_MSB _u(3)
#define M33_DWT_FUNCTION1_MATCH_LSB _u(0)
#define M33_DWT_FUNCTION1_MATCH_ACCESS "RW"
#define M33_DWT_COMP2_OFFSET _u(0x00001040)
#define M33_DWT_COMP2_BITS _u(0xffffffff)
#define M33_DWT_COMP2_RESET _u(0x00000000)
#define M33_DWT_COMP2_MSB _u(31)
#define M33_DWT_COMP2_LSB _u(0)
#define M33_DWT_COMP2_ACCESS "RW"
#define M33_DWT_FUNCTION2_OFFSET _u(0x00001048)
#define M33_DWT_FUNCTION2_BITS _u(0xf9000c3f)
#define M33_DWT_FUNCTION2_RESET _u(0x50000000)
#define M33_DWT_FUNCTION2_ID_RESET _u(0x0a)
#define M33_DWT_FUNCTION2_ID_BITS _u(0xf8000000)
#define M33_DWT_FUNCTION2_ID_MSB _u(31)
#define M33_DWT_FUNCTION2_ID_LSB _u(27)
#define M33_DWT_FUNCTION2_ID_ACCESS "RO"
#define M33_DWT_FUNCTION2_MATCHED_RESET _u(0x0)
#define M33_DWT_FUNCTION2_MATCHED_BITS _u(0x01000000)
#define M33_DWT_FUNCTION2_MATCHED_MSB _u(24)
#define M33_DWT_FUNCTION2_MATCHED_LSB _u(24)
#define M33_DWT_FUNCTION2_MATCHED_ACCESS "RO"
#define M33_DWT_FUNCTION2_DATAVSIZE_RESET _u(0x0)
#define M33_DWT_FUNCTION2_DATAVSIZE_BITS _u(0x00000c00)
#define M33_DWT_FUNCTION2_DATAVSIZE_MSB _u(11)
#define M33_DWT_FUNCTION2_DATAVSIZE_LSB _u(10)
#define M33_DWT_FUNCTION2_DATAVSIZE_ACCESS "RW"
#define M33_DWT_FUNCTION2_ACTION_RESET _u(0x0)
#define M33_DWT_FUNCTION2_ACTION_BITS _u(0x00000030)
#define M33_DWT_FUNCTION2_ACTION_MSB _u(5)
#define M33_DWT_FUNCTION2_ACTION_LSB _u(4)
#define M33_DWT_FUNCTION2_ACTION_ACCESS "RW"
#define M33_DWT_FUNCTION2_MATCH_RESET _u(0x0)
#define M33_DWT_FUNCTION2_MATCH_BITS _u(0x0000000f)
#define M33_DWT_FUNCTION2_MATCH_MSB _u(3)
#define M33_DWT_FUNCTION2_MATCH_LSB _u(0)
#define M33_DWT_FUNCTION2_MATCH_ACCESS "RW"
#define M33_DWT_COMP3_OFFSET _u(0x00001050)
#define M33_DWT_COMP3_BITS _u(0xffffffff)
#define M33_DWT_COMP3_RESET _u(0x00000000)
#define M33_DWT_COMP3_MSB _u(31)
#define M33_DWT_COMP3_LSB _u(0)
#define M33_DWT_COMP3_ACCESS "RW"
#define M33_DWT_FUNCTION3_OFFSET _u(0x00001058)
#define M33_DWT_FUNCTION3_BITS _u(0xf9000c3f)
#define M33_DWT_FUNCTION3_RESET _u(0x20000800)
#define M33_DWT_FUNCTION3_ID_RESET _u(0x04)
#define M33_DWT_FUNCTION3_ID_BITS _u(0xf8000000)
#define M33_DWT_FUNCTION3_ID_MSB _u(31)
#define M33_DWT_FUNCTION3_ID_LSB _u(27)
#define M33_DWT_FUNCTION3_ID_ACCESS "RO"
#define M33_DWT_FUNCTION3_MATCHED_RESET _u(0x0)
#define M33_DWT_FUNCTION3_MATCHED_BITS _u(0x01000000)
#define M33_DWT_FUNCTION3_MATCHED_MSB _u(24)
#define M33_DWT_FUNCTION3_MATCHED_LSB _u(24)
#define M33_DWT_FUNCTION3_MATCHED_ACCESS "RO"
#define M33_DWT_FUNCTION3_DATAVSIZE_RESET _u(0x2)
#define M33_DWT_FUNCTION3_DATAVSIZE_BITS _u(0x00000c00)
#define M33_DWT_FUNCTION3_DATAVSIZE_MSB _u(11)
#define M33_DWT_FUNCTION3_DATAVSIZE_LSB _u(10)
#define M33_DWT_FUNCTION3_DATAVSIZE_ACCESS "RW"
#define M33_DWT_FUNCTION3_ACTION_RESET _u(0x0)
#define M33_DWT_FUNCTION3_ACTION_BITS _u(0x00000030)
#define M33_DWT_FUNCTION3_ACTION_MSB _u(5)
#define M33_DWT_FUNCTION3_ACTION_LSB _u(4)
#define M33_DWT_FUNCTION3_ACTION_ACCESS "RW"
#define M33_DWT_FUNCTION3_MATCH_RESET _u(0x0)
#define M33_DWT_FUNCTION3_MATCH_BITS _u(0x0000000f)
#define M33_DWT_FUNCTION3_MATCH_MSB _u(3)
#define M33_DWT_FUNCTION3_MATCH_LSB _u(0)
#define M33_DWT_FUNCTION3_MATCH_ACCESS "RW"
#define M33_DWT_DEVARCH_OFFSET _u(0x00001fbc)
#define M33_DWT_DEVARCH_BITS _u(0xffffffff)
#define M33_DWT_DEVARCH_RESET _u(0x47701a02)
#define M33_DWT_DEVARCH_ARCHITECT_RESET _u(0x23b)
#define M33_DWT_DEVARCH_ARCHITECT_BITS _u(0xffe00000)
#define M33_DWT_DEVARCH_ARCHITECT_MSB _u(31)
#define M33_DWT_DEVARCH_ARCHITECT_LSB _u(21)
#define M33_DWT_DEVARCH_ARCHITECT_ACCESS "RO"
#define M33_DWT_DEVARCH_PRESENT_RESET _u(0x1)
#define M33_DWT_DEVARCH_PRESENT_BITS _u(0x00100000)
#define M33_DWT_DEVARCH_PRESENT_MSB _u(20)
#define M33_DWT_DEVARCH_PRESENT_LSB _u(20)
#define M33_DWT_DEVARCH_PRESENT_ACCESS "RO"
#define M33_DWT_DEVARCH_REVISION_RESET _u(0x0)
#define M33_DWT_DEVARCH_REVISION_BITS _u(0x000f0000)
#define M33_DWT_DEVARCH_REVISION_MSB _u(19)
#define M33_DWT_DEVARCH_REVISION_LSB _u(16)
#define M33_DWT_DEVARCH_REVISION_ACCESS "RO"
#define M33_DWT_DEVARCH_ARCHVER_RESET _u(0x1)
#define M33_DWT_DEVARCH_ARCHVER_BITS _u(0x0000f000)
#define M33_DWT_DEVARCH_ARCHVER_MSB _u(15)
#define M33_DWT_DEVARCH_ARCHVER_LSB _u(12)
#define M33_DWT_DEVARCH_ARCHVER_ACCESS "RO"
#define M33_DWT_DEVARCH_ARCHPART_RESET _u(0xa02)
#define M33_DWT_DEVARCH_ARCHPART_BITS _u(0x00000fff)
#define M33_DWT_DEVARCH_ARCHPART_MSB _u(11)
#define M33_DWT_DEVARCH_ARCHPART_LSB _u(0)
#define M33_DWT_DEVARCH_ARCHPART_ACCESS "RO"
#define M33_DWT_DEVTYPE_OFFSET _u(0x00001fcc)
#define M33_DWT_DEVTYPE_BITS _u(0x000000ff)
#define M33_DWT_DEVTYPE_RESET _u(0x00000000)
#define M33_DWT_DEVTYPE_SUB_RESET _u(0x0)
#define M33_DWT_DEVTYPE_SUB_BITS _u(0x000000f0)
#define M33_DWT_DEVTYPE_SUB_MSB _u(7)
#define M33_DWT_DEVTYPE_SUB_LSB _u(4)
#define M33_DWT_DEVTYPE_SUB_ACCESS "RO"
#define M33_DWT_DEVTYPE_MAJOR_RESET _u(0x0)
#define M33_DWT_DEVTYPE_MAJOR_BITS _u(0x0000000f)
#define M33_DWT_DEVTYPE_MAJOR_MSB _u(3)
#define M33_DWT_DEVTYPE_MAJOR_LSB _u(0)
#define M33_DWT_DEVTYPE_MAJOR_ACCESS "RO"
#define M33_DWT_PIDR4_OFFSET _u(0x00001fd0)
#define M33_DWT_PIDR4_BITS _u(0x000000ff)
#define M33_DWT_PIDR4_RESET _u(0x00000004)
#define M33_DWT_PIDR4_SIZE_RESET _u(0x0)
#define M33_DWT_PIDR4_SIZE_BITS _u(0x000000f0)
#define M33_DWT_PIDR4_SIZE_MSB _u(7)
#define M33_DWT_PIDR4_SIZE_LSB _u(4)
#define M33_DWT_PIDR4_SIZE_ACCESS "RO"
#define M33_DWT_PIDR4_DES_2_RESET _u(0x4)
#define M33_DWT_PIDR4_DES_2_BITS _u(0x0000000f)
#define M33_DWT_PIDR4_DES_2_MSB _u(3)
#define M33_DWT_PIDR4_DES_2_LSB _u(0)
#define M33_DWT_PIDR4_DES_2_ACCESS "RO"
#define M33_DWT_PIDR5_OFFSET _u(0x00001fd4)
#define M33_DWT_PIDR5_BITS _u(0x00000000)
#define M33_DWT_PIDR5_RESET _u(0x00000000)
#define M33_DWT_PIDR5_MSB _u(31)
#define M33_DWT_PIDR5_LSB _u(0)
#define M33_DWT_PIDR5_ACCESS "RW"
#define M33_DWT_PIDR6_OFFSET _u(0x00001fd8)
#define M33_DWT_PIDR6_BITS _u(0x00000000)
#define M33_DWT_PIDR6_RESET _u(0x00000000)
#define M33_DWT_PIDR6_MSB _u(31)
#define M33_DWT_PIDR6_LSB _u(0)
#define M33_DWT_PIDR6_ACCESS "RW"
#define M33_DWT_PIDR7_OFFSET _u(0x00001fdc)
#define M33_DWT_PIDR7_BITS _u(0x00000000)
#define M33_DWT_PIDR7_RESET _u(0x00000000)
#define M33_DWT_PIDR7_MSB _u(31)
#define M33_DWT_PIDR7_LSB _u(0)
#define M33_DWT_PIDR7_ACCESS "RW"
#define M33_DWT_PIDR0_OFFSET _u(0x00001fe0)
#define M33_DWT_PIDR0_BITS _u(0x000000ff)
#define M33_DWT_PIDR0_RESET _u(0x00000021)
#define M33_DWT_PIDR0_PART_0_RESET _u(0x21)
#define M33_DWT_PIDR0_PART_0_BITS _u(0x000000ff)
#define M33_DWT_PIDR0_PART_0_MSB _u(7)
#define M33_DWT_PIDR0_PART_0_LSB _u(0)
#define M33_DWT_PIDR0_PART_0_ACCESS "RO"
#define M33_DWT_PIDR1_OFFSET _u(0x00001fe4)
#define M33_DWT_PIDR1_BITS _u(0x000000ff)
#define M33_DWT_PIDR1_RESET _u(0x000000bd)
#define M33_DWT_PIDR1_DES_0_RESET _u(0xb)
#define M33_DWT_PIDR1_DES_0_BITS _u(0x000000f0)
#define M33_DWT_PIDR1_DES_0_MSB _u(7)
#define M33_DWT_PIDR1_DES_0_LSB _u(4)
#define M33_DWT_PIDR1_DES_0_ACCESS "RO"
#define M33_DWT_PIDR1_PART_1_RESET _u(0xd)
#define M33_DWT_PIDR1_PART_1_BITS _u(0x0000000f)
#define M33_DWT_PIDR1_PART_1_MSB _u(3)
#define M33_DWT_PIDR1_PART_1_LSB _u(0)
#define M33_DWT_PIDR1_PART_1_ACCESS "RO"
#define M33_DWT_PIDR2_OFFSET _u(0x00001fe8)
#define M33_DWT_PIDR2_BITS _u(0x000000ff)
#define M33_DWT_PIDR2_RESET _u(0x0000000b)
#define M33_DWT_PIDR2_REVISION_RESET _u(0x0)
#define M33_DWT_PIDR2_REVISION_BITS _u(0x000000f0)
#define M33_DWT_PIDR2_REVISION_MSB _u(7)
#define M33_DWT_PIDR2_REVISION_LSB _u(4)
#define M33_DWT_PIDR2_REVISION_ACCESS "RO"
#define M33_DWT_PIDR2_JEDEC_RESET _u(0x1)
#define M33_DWT_PIDR2_JEDEC_BITS _u(0x00000008)
#define M33_DWT_PIDR2_JEDEC_MSB _u(3)
#define M33_DWT_PIDR2_JEDEC_LSB _u(3)
#define M33_DWT_PIDR2_JEDEC_ACCESS "RO"
#define M33_DWT_PIDR2_DES_1_RESET _u(0x3)
#define M33_DWT_PIDR2_DES_1_BITS _u(0x00000007)
#define M33_DWT_PIDR2_DES_1_MSB _u(2)
#define M33_DWT_PIDR2_DES_1_LSB _u(0)
#define M33_DWT_PIDR2_DES_1_ACCESS "RO"
#define M33_DWT_PIDR3_OFFSET _u(0x00001fec)
#define M33_DWT_PIDR3_BITS _u(0x000000ff)
#define M33_DWT_PIDR3_RESET _u(0x00000000)
#define M33_DWT_PIDR3_REVAND_RESET _u(0x0)
#define M33_DWT_PIDR3_REVAND_BITS _u(0x000000f0)
#define M33_DWT_PIDR3_REVAND_MSB _u(7)
#define M33_DWT_PIDR3_REVAND_LSB _u(4)
#define M33_DWT_PIDR3_REVAND_ACCESS "RO"
#define M33_DWT_PIDR3_CMOD_RESET _u(0x0)
#define M33_DWT_PIDR3_CMOD_BITS _u(0x0000000f)
#define M33_DWT_PIDR3_CMOD_MSB _u(3)
#define M33_DWT_PIDR3_CMOD_LSB _u(0)
#define M33_DWT_PIDR3_CMOD_ACCESS "RO"
#define M33_DWT_CIDR0_OFFSET _u(0x00001ff0)
#define M33_DWT_CIDR0_BITS _u(0x000000ff)
#define M33_DWT_CIDR0_RESET _u(0x0000000d)
#define M33_DWT_CIDR0_PRMBL_0_RESET _u(0x0d)
#define M33_DWT_CIDR0_PRMBL_0_BITS _u(0x000000ff)
#define M33_DWT_CIDR0_PRMBL_0_MSB _u(7)
#define M33_DWT_CIDR0_PRMBL_0_LSB _u(0)
#define M33_DWT_CIDR0_PRMBL_0_ACCESS "RO"
#define M33_DWT_CIDR1_OFFSET _u(0x00001ff4)
#define M33_DWT_CIDR1_BITS _u(0x000000ff)
#define M33_DWT_CIDR1_RESET _u(0x00000090)
#define M33_DWT_CIDR1_CLASS_RESET _u(0x9)
#define M33_DWT_CIDR1_CLASS_BITS _u(0x000000f0)
#define M33_DWT_CIDR1_CLASS_MSB _u(7)
#define M33_DWT_CIDR1_CLASS_LSB _u(4)
#define M33_DWT_CIDR1_CLASS_ACCESS "RO"
#define M33_DWT_CIDR1_PRMBL_1_RESET _u(0x0)
#define M33_DWT_CIDR1_PRMBL_1_BITS _u(0x0000000f)
#define M33_DWT_CIDR1_PRMBL_1_MSB _u(3)
#define M33_DWT_CIDR1_PRMBL_1_LSB _u(0)
#define M33_DWT_CIDR1_PRMBL_1_ACCESS "RO"
#define M33_DWT_CIDR2_OFFSET _u(0x00001ff8)
#define M33_DWT_CIDR2_BITS _u(0x000000ff)
#define M33_DWT_CIDR2_RESET _u(0x00000005)
#define M33_DWT_CIDR2_PRMBL_2_RESET _u(0x05)
#define M33_DWT_CIDR2_PRMBL_2_BITS _u(0x000000ff)
#define M33_DWT_CIDR2_PRMBL_2_MSB _u(7)
#define M33_DWT_CIDR2_PRMBL_2_LSB _u(0)
#define M33_DWT_CIDR2_PRMBL_2_ACCESS "RO"
#define M33_DWT_CIDR3_OFFSET _u(0x00001ffc)
#define M33_DWT_CIDR3_BITS _u(0x000000ff)
#define M33_DWT_CIDR3_RESET _u(0x000000b1)
#define M33_DWT_CIDR3_PRMBL_3_RESET _u(0xb1)
#define M33_DWT_CIDR3_PRMBL_3_BITS _u(0x000000ff)
#define M33_DWT_CIDR3_PRMBL_3_MSB _u(7)
#define M33_DWT_CIDR3_PRMBL_3_LSB _u(0)
#define M33_DWT_CIDR3_PRMBL_3_ACCESS "RO"
#define M33_FP_CTRL_OFFSET _u(0x00002000)
#define M33_FP_CTRL_BITS _u(0xf0007ff3)
#define M33_FP_CTRL_RESET _u(0x60005580)
#define M33_FP_CTRL_REV_RESET _u(0x6)
#define M33_FP_CTRL_REV_BITS _u(0xf0000000)
#define M33_FP_CTRL_REV_MSB _u(31)
#define M33_FP_CTRL_REV_LSB _u(28)
#define M33_FP_CTRL_REV_ACCESS "RO"
#define M33_FP_CTRL_NUM_CODE_14_12__RESET _u(0x5)
#define M33_FP_CTRL_NUM_CODE_14_12__BITS _u(0x00007000)
#define M33_FP_CTRL_NUM_CODE_14_12__MSB _u(14)
#define M33_FP_CTRL_NUM_CODE_14_12__LSB _u(12)
#define M33_FP_CTRL_NUM_CODE_14_12__ACCESS "RO"
#define M33_FP_CTRL_NUM_LIT_RESET _u(0x5)
#define M33_FP_CTRL_NUM_LIT_BITS _u(0x00000f00)
#define M33_FP_CTRL_NUM_LIT_MSB _u(11)
#define M33_FP_CTRL_NUM_LIT_LSB _u(8)
#define M33_FP_CTRL_NUM_LIT_ACCESS "RO"
#define M33_FP_CTRL_NUM_CODE_7_4__RESET _u(0x8)
#define M33_FP_CTRL_NUM_CODE_7_4__BITS _u(0x000000f0)
#define M33_FP_CTRL_NUM_CODE_7_4__MSB _u(7)
#define M33_FP_CTRL_NUM_CODE_7_4__LSB _u(4)
#define M33_FP_CTRL_NUM_CODE_7_4__ACCESS "RO"
#define M33_FP_CTRL_KEY_RESET _u(0x0)
#define M33_FP_CTRL_KEY_BITS _u(0x00000002)
#define M33_FP_CTRL_KEY_MSB _u(1)
#define M33_FP_CTRL_KEY_LSB _u(1)
#define M33_FP_CTRL_KEY_ACCESS "RW"
#define M33_FP_CTRL_ENABLE_RESET _u(0x0)
#define M33_FP_CTRL_ENABLE_BITS _u(0x00000001)
#define M33_FP_CTRL_ENABLE_MSB _u(0)
#define M33_FP_CTRL_ENABLE_LSB _u(0)
#define M33_FP_CTRL_ENABLE_ACCESS "RW"
#define M33_FP_REMAP_OFFSET _u(0x00002004)
#define M33_FP_REMAP_BITS _u(0x3fffffe0)
#define M33_FP_REMAP_RESET _u(0x00000000)
#define M33_FP_REMAP_RMPSPT_RESET _u(0x0)
#define M33_FP_REMAP_RMPSPT_BITS _u(0x20000000)
#define M33_FP_REMAP_RMPSPT_MSB _u(29)
#define M33_FP_REMAP_RMPSPT_LSB _u(29)
#define M33_FP_REMAP_RMPSPT_ACCESS "RO"
#define M33_FP_REMAP_REMAP_RESET _u(0x000000)
#define M33_FP_REMAP_REMAP_BITS _u(0x1fffffe0)
#define M33_FP_REMAP_REMAP_MSB _u(28)
#define M33_FP_REMAP_REMAP_LSB _u(5)
#define M33_FP_REMAP_REMAP_ACCESS "RO"
#define M33_FP_COMP0_OFFSET _u(0x00002008)
#define M33_FP_COMP0_BITS _u(0x00000001)
#define M33_FP_COMP0_RESET _u(0x00000000)
#define M33_FP_COMP0_BE_RESET _u(0x0)
#define M33_FP_COMP0_BE_BITS _u(0x00000001)
#define M33_FP_COMP0_BE_MSB _u(0)
#define M33_FP_COMP0_BE_LSB _u(0)
#define M33_FP_COMP0_BE_ACCESS "RW"
#define M33_FP_COMP1_OFFSET _u(0x0000200c)
#define M33_FP_COMP1_BITS _u(0x00000001)
#define M33_FP_COMP1_RESET _u(0x00000000)
#define M33_FP_COMP1_BE_RESET _u(0x0)
#define M33_FP_COMP1_BE_BITS _u(0x00000001)
#define M33_FP_COMP1_BE_MSB _u(0)
#define M33_FP_COMP1_BE_LSB _u(0)
#define M33_FP_COMP1_BE_ACCESS "RW"
#define M33_FP_COMP2_OFFSET _u(0x00002010)
#define M33_FP_COMP2_BITS _u(0x00000001)
#define M33_FP_COMP2_RESET _u(0x00000000)
#define M33_FP_COMP2_BE_RESET _u(0x0)
#define M33_FP_COMP2_BE_BITS _u(0x00000001)
#define M33_FP_COMP2_BE_MSB _u(0)
#define M33_FP_COMP2_BE_LSB _u(0)
#define M33_FP_COMP2_BE_ACCESS "RW"
#define M33_FP_COMP3_OFFSET _u(0x00002014)
#define M33_FP_COMP3_BITS _u(0x00000001)
#define M33_FP_COMP3_RESET _u(0x00000000)
#define M33_FP_COMP3_BE_RESET _u(0x0)
#define M33_FP_COMP3_BE_BITS _u(0x00000001)
#define M33_FP_COMP3_BE_MSB _u(0)
#define M33_FP_COMP3_BE_LSB _u(0)
#define M33_FP_COMP3_BE_ACCESS "RW"
#define M33_FP_COMP4_OFFSET _u(0x00002018)
#define M33_FP_COMP4_BITS _u(0x00000001)
#define M33_FP_COMP4_RESET _u(0x00000000)
#define M33_FP_COMP4_BE_RESET _u(0x0)
#define M33_FP_COMP4_BE_BITS _u(0x00000001)
#define M33_FP_COMP4_BE_MSB _u(0)
#define M33_FP_COMP4_BE_LSB _u(0)
#define M33_FP_COMP4_BE_ACCESS "RW"
#define M33_FP_COMP5_OFFSET _u(0x0000201c)
#define M33_FP_COMP5_BITS _u(0x00000001)
#define M33_FP_COMP5_RESET _u(0x00000000)
#define M33_FP_COMP5_BE_RESET _u(0x0)
#define M33_FP_COMP5_BE_BITS _u(0x00000001)
#define M33_FP_COMP5_BE_MSB _u(0)
#define M33_FP_COMP5_BE_LSB _u(0)
#define M33_FP_COMP5_BE_ACCESS "RW"
#define M33_FP_COMP6_OFFSET _u(0x00002020)
#define M33_FP_COMP6_BITS _u(0x00000001)
#define M33_FP_COMP6_RESET _u(0x00000000)
#define M33_FP_COMP6_BE_RESET _u(0x0)
#define M33_FP_COMP6_BE_BITS _u(0x00000001)
#define M33_FP_COMP6_BE_MSB _u(0)
#define M33_FP_COMP6_BE_LSB _u(0)
#define M33_FP_COMP6_BE_ACCESS "RW"
#define M33_FP_COMP7_OFFSET _u(0x00002024)
#define M33_FP_COMP7_BITS _u(0x00000001)
#define M33_FP_COMP7_RESET _u(0x00000000)
#define M33_FP_COMP7_BE_RESET _u(0x0)
#define M33_FP_COMP7_BE_BITS _u(0x00000001)
#define M33_FP_COMP7_BE_MSB _u(0)
#define M33_FP_COMP7_BE_LSB _u(0)
#define M33_FP_COMP7_BE_ACCESS "RW"
#define M33_FP_DEVARCH_OFFSET _u(0x00002fbc)
#define M33_FP_DEVARCH_BITS _u(0xffffffff)
#define M33_FP_DEVARCH_RESET _u(0x47701a03)
#define M33_FP_DEVARCH_ARCHITECT_RESET _u(0x23b)
#define M33_FP_DEVARCH_ARCHITECT_BITS _u(0xffe00000)
#define M33_FP_DEVARCH_ARCHITECT_MSB _u(31)
#define M33_FP_DEVARCH_ARCHITECT_LSB _u(21)
#define M33_FP_DEVARCH_ARCHITECT_ACCESS "RO"
#define M33_FP_DEVARCH_PRESENT_RESET _u(0x1)
#define M33_FP_DEVARCH_PRESENT_BITS _u(0x00100000)
#define M33_FP_DEVARCH_PRESENT_MSB _u(20)
#define M33_FP_DEVARCH_PRESENT_LSB _u(20)
#define M33_FP_DEVARCH_PRESENT_ACCESS "RO"
#define M33_FP_DEVARCH_REVISION_RESET _u(0x0)
#define M33_FP_DEVARCH_REVISION_BITS _u(0x000f0000)
#define M33_FP_DEVARCH_REVISION_MSB _u(19)
#define M33_FP_DEVARCH_REVISION_LSB _u(16)
#define M33_FP_DEVARCH_REVISION_ACCESS "RO"
#define M33_FP_DEVARCH_ARCHVER_RESET _u(0x1)
#define M33_FP_DEVARCH_ARCHVER_BITS _u(0x0000f000)
#define M33_FP_DEVARCH_ARCHVER_MSB _u(15)
#define M33_FP_DEVARCH_ARCHVER_LSB _u(12)
#define M33_FP_DEVARCH_ARCHVER_ACCESS "RO"
#define M33_FP_DEVARCH_ARCHPART_RESET _u(0xa03)
#define M33_FP_DEVARCH_ARCHPART_BITS _u(0x00000fff)
#define M33_FP_DEVARCH_ARCHPART_MSB _u(11)
#define M33_FP_DEVARCH_ARCHPART_LSB _u(0)
#define M33_FP_DEVARCH_ARCHPART_ACCESS "RO"
#define M33_FP_DEVTYPE_OFFSET _u(0x00002fcc)
#define M33_FP_DEVTYPE_BITS _u(0x000000ff)
#define M33_FP_DEVTYPE_RESET _u(0x00000000)
#define M33_FP_DEVTYPE_SUB_RESET _u(0x0)
#define M33_FP_DEVTYPE_SUB_BITS _u(0x000000f0)
#define M33_FP_DEVTYPE_SUB_MSB _u(7)
#define M33_FP_DEVTYPE_SUB_LSB _u(4)
#define M33_FP_DEVTYPE_SUB_ACCESS "RO"
#define M33_FP_DEVTYPE_MAJOR_RESET _u(0x0)
#define M33_FP_DEVTYPE_MAJOR_BITS _u(0x0000000f)
#define M33_FP_DEVTYPE_MAJOR_MSB _u(3)
#define M33_FP_DEVTYPE_MAJOR_LSB _u(0)
#define M33_FP_DEVTYPE_MAJOR_ACCESS "RO"
#define M33_FP_PIDR4_OFFSET _u(0x00002fd0)
#define M33_FP_PIDR4_BITS _u(0x000000ff)
#define M33_FP_PIDR4_RESET _u(0x00000004)
#define M33_FP_PIDR4_SIZE_RESET _u(0x0)
#define M33_FP_PIDR4_SIZE_BITS _u(0x000000f0)
#define M33_FP_PIDR4_SIZE_MSB _u(7)
#define M33_FP_PIDR4_SIZE_LSB _u(4)
#define M33_FP_PIDR4_SIZE_ACCESS "RO"
#define M33_FP_PIDR4_DES_2_RESET _u(0x4)
#define M33_FP_PIDR4_DES_2_BITS _u(0x0000000f)
#define M33_FP_PIDR4_DES_2_MSB _u(3)
#define M33_FP_PIDR4_DES_2_LSB _u(0)
#define M33_FP_PIDR4_DES_2_ACCESS "RO"
#define M33_FP_PIDR5_OFFSET _u(0x00002fd4)
#define M33_FP_PIDR5_BITS _u(0x00000000)
#define M33_FP_PIDR5_RESET _u(0x00000000)
#define M33_FP_PIDR5_MSB _u(31)
#define M33_FP_PIDR5_LSB _u(0)
#define M33_FP_PIDR5_ACCESS "RW"
#define M33_FP_PIDR6_OFFSET _u(0x00002fd8)
#define M33_FP_PIDR6_BITS _u(0x00000000)
#define M33_FP_PIDR6_RESET _u(0x00000000)
#define M33_FP_PIDR6_MSB _u(31)
#define M33_FP_PIDR6_LSB _u(0)
#define M33_FP_PIDR6_ACCESS "RW"
#define M33_FP_PIDR7_OFFSET _u(0x00002fdc)
#define M33_FP_PIDR7_BITS _u(0x00000000)
#define M33_FP_PIDR7_RESET _u(0x00000000)
#define M33_FP_PIDR7_MSB _u(31)
#define M33_FP_PIDR7_LSB _u(0)
#define M33_FP_PIDR7_ACCESS "RW"
#define M33_FP_PIDR0_OFFSET _u(0x00002fe0)
#define M33_FP_PIDR0_BITS _u(0x000000ff)
#define M33_FP_PIDR0_RESET _u(0x00000021)
#define M33_FP_PIDR0_PART_0_RESET _u(0x21)
#define M33_FP_PIDR0_PART_0_BITS _u(0x000000ff)
#define M33_FP_PIDR0_PART_0_MSB _u(7)
#define M33_FP_PIDR0_PART_0_LSB _u(0)
#define M33_FP_PIDR0_PART_0_ACCESS "RO"
#define M33_FP_PIDR1_OFFSET _u(0x00002fe4)
#define M33_FP_PIDR1_BITS _u(0x000000ff)
#define M33_FP_PIDR1_RESET _u(0x000000bd)
#define M33_FP_PIDR1_DES_0_RESET _u(0xb)
#define M33_FP_PIDR1_DES_0_BITS _u(0x000000f0)
#define M33_FP_PIDR1_DES_0_MSB _u(7)
#define M33_FP_PIDR1_DES_0_LSB _u(4)
#define M33_FP_PIDR1_DES_0_ACCESS "RO"
#define M33_FP_PIDR1_PART_1_RESET _u(0xd)
#define M33_FP_PIDR1_PART_1_BITS _u(0x0000000f)
#define M33_FP_PIDR1_PART_1_MSB _u(3)
#define M33_FP_PIDR1_PART_1_LSB _u(0)
#define M33_FP_PIDR1_PART_1_ACCESS "RO"
#define M33_FP_PIDR2_OFFSET _u(0x00002fe8)
#define M33_FP_PIDR2_BITS _u(0x000000ff)
#define M33_FP_PIDR2_RESET _u(0x0000000b)
#define M33_FP_PIDR2_REVISION_RESET _u(0x0)
#define M33_FP_PIDR2_REVISION_BITS _u(0x000000f0)
#define M33_FP_PIDR2_REVISION_MSB _u(7)
#define M33_FP_PIDR2_REVISION_LSB _u(4)
#define M33_FP_PIDR2_REVISION_ACCESS "RO"
#define M33_FP_PIDR2_JEDEC_RESET _u(0x1)
#define M33_FP_PIDR2_JEDEC_BITS _u(0x00000008)
#define M33_FP_PIDR2_JEDEC_MSB _u(3)
#define M33_FP_PIDR2_JEDEC_LSB _u(3)
#define M33_FP_PIDR2_JEDEC_ACCESS "RO"
#define M33_FP_PIDR2_DES_1_RESET _u(0x3)
#define M33_FP_PIDR2_DES_1_BITS _u(0x00000007)
#define M33_FP_PIDR2_DES_1_MSB _u(2)
#define M33_FP_PIDR2_DES_1_LSB _u(0)
#define M33_FP_PIDR2_DES_1_ACCESS "RO"
#define M33_FP_PIDR3_OFFSET _u(0x00002fec)
#define M33_FP_PIDR3_BITS _u(0x000000ff)
#define M33_FP_PIDR3_RESET _u(0x00000000)
#define M33_FP_PIDR3_REVAND_RESET _u(0x0)
#define M33_FP_PIDR3_REVAND_BITS _u(0x000000f0)
#define M33_FP_PIDR3_REVAND_MSB _u(7)
#define M33_FP_PIDR3_REVAND_LSB _u(4)
#define M33_FP_PIDR3_REVAND_ACCESS "RO"
#define M33_FP_PIDR3_CMOD_RESET _u(0x0)
#define M33_FP_PIDR3_CMOD_BITS _u(0x0000000f)
#define M33_FP_PIDR3_CMOD_MSB _u(3)
#define M33_FP_PIDR3_CMOD_LSB _u(0)
#define M33_FP_PIDR3_CMOD_ACCESS "RO"
#define M33_FP_CIDR0_OFFSET _u(0x00002ff0)
#define M33_FP_CIDR0_BITS _u(0x000000ff)
#define M33_FP_CIDR0_RESET _u(0x0000000d)
#define M33_FP_CIDR0_PRMBL_0_RESET _u(0x0d)
#define M33_FP_CIDR0_PRMBL_0_BITS _u(0x000000ff)
#define M33_FP_CIDR0_PRMBL_0_MSB _u(7)
#define M33_FP_CIDR0_PRMBL_0_LSB _u(0)
#define M33_FP_CIDR0_PRMBL_0_ACCESS "RO"
#define M33_FP_CIDR1_OFFSET _u(0x00002ff4)
#define M33_FP_CIDR1_BITS _u(0x000000ff)
#define M33_FP_CIDR1_RESET _u(0x00000090)
#define M33_FP_CIDR1_CLASS_RESET _u(0x9)
#define M33_FP_CIDR1_CLASS_BITS _u(0x000000f0)
#define M33_FP_CIDR1_CLASS_MSB _u(7)
#define M33_FP_CIDR1_CLASS_LSB _u(4)
#define M33_FP_CIDR1_CLASS_ACCESS "RO"
#define M33_FP_CIDR1_PRMBL_1_RESET _u(0x0)
#define M33_FP_CIDR1_PRMBL_1_BITS _u(0x0000000f)
#define M33_FP_CIDR1_PRMBL_1_MSB _u(3)
#define M33_FP_CIDR1_PRMBL_1_LSB _u(0)
#define M33_FP_CIDR1_PRMBL_1_ACCESS "RO"
#define M33_FP_CIDR2_OFFSET _u(0x00002ff8)
#define M33_FP_CIDR2_BITS _u(0x000000ff)
#define M33_FP_CIDR2_RESET _u(0x00000005)
#define M33_FP_CIDR2_PRMBL_2_RESET _u(0x05)
#define M33_FP_CIDR2_PRMBL_2_BITS _u(0x000000ff)
#define M33_FP_CIDR2_PRMBL_2_MSB _u(7)
#define M33_FP_CIDR2_PRMBL_2_LSB _u(0)
#define M33_FP_CIDR2_PRMBL_2_ACCESS "RO"
#define M33_FP_CIDR3_OFFSET _u(0x00002ffc)
#define M33_FP_CIDR3_BITS _u(0x000000ff)
#define M33_FP_CIDR3_RESET _u(0x000000b1)
#define M33_FP_CIDR3_PRMBL_3_RESET _u(0xb1)
#define M33_FP_CIDR3_PRMBL_3_BITS _u(0x000000ff)
#define M33_FP_CIDR3_PRMBL_3_MSB _u(7)
#define M33_FP_CIDR3_PRMBL_3_LSB _u(0)
#define M33_FP_CIDR3_PRMBL_3_ACCESS "RO"
#define M33_ICTR_OFFSET _u(0x0000e004)
#define M33_ICTR_BITS _u(0x0000000f)
#define M33_ICTR_RESET _u(0x00000001)
#define M33_ICTR_INTLINESNUM_RESET _u(0x1)
#define M33_ICTR_INTLINESNUM_BITS _u(0x0000000f)
#define M33_ICTR_INTLINESNUM_MSB _u(3)
#define M33_ICTR_INTLINESNUM_LSB _u(0)
#define M33_ICTR_INTLINESNUM_ACCESS "RO"
#define M33_ACTLR_OFFSET _u(0x0000e008)
#define M33_ACTLR_BITS _u(0x20001605)
#define M33_ACTLR_RESET _u(0x00000000)
#define M33_ACTLR_EXTEXCLALL_RESET _u(0x0)
#define M33_ACTLR_EXTEXCLALL_BITS _u(0x20000000)
#define M33_ACTLR_EXTEXCLALL_MSB _u(29)
#define M33_ACTLR_EXTEXCLALL_LSB _u(29)
#define M33_ACTLR_EXTEXCLALL_ACCESS "RW"
#define M33_ACTLR_DISITMATBFLUSH_RESET _u(0x0)
#define M33_ACTLR_DISITMATBFLUSH_BITS _u(0x00001000)
#define M33_ACTLR_DISITMATBFLUSH_MSB _u(12)
#define M33_ACTLR_DISITMATBFLUSH_LSB _u(12)
#define M33_ACTLR_DISITMATBFLUSH_ACCESS "RW"
#define M33_ACTLR_FPEXCODIS_RESET _u(0x0)
#define M33_ACTLR_FPEXCODIS_BITS _u(0x00000400)
#define M33_ACTLR_FPEXCODIS_MSB _u(10)
#define M33_ACTLR_FPEXCODIS_LSB _u(10)
#define M33_ACTLR_FPEXCODIS_ACCESS "RW"
#define M33_ACTLR_DISOOFP_RESET _u(0x0)
#define M33_ACTLR_DISOOFP_BITS _u(0x00000200)
#define M33_ACTLR_DISOOFP_MSB _u(9)
#define M33_ACTLR_DISOOFP_LSB _u(9)
#define M33_ACTLR_DISOOFP_ACCESS "RW"
#define M33_ACTLR_DISFOLD_RESET _u(0x0)
#define M33_ACTLR_DISFOLD_BITS _u(0x00000004)
#define M33_ACTLR_DISFOLD_MSB _u(2)
#define M33_ACTLR_DISFOLD_LSB _u(2)
#define M33_ACTLR_DISFOLD_ACCESS "RW"
#define M33_ACTLR_DISMCYCINT_RESET _u(0x0)
#define M33_ACTLR_DISMCYCINT_BITS _u(0x00000001)
#define M33_ACTLR_DISMCYCINT_MSB _u(0)
#define M33_ACTLR_DISMCYCINT_LSB _u(0)
#define M33_ACTLR_DISMCYCINT_ACCESS "RW"
#define M33_SYST_CSR_OFFSET _u(0x0000e010)
#define M33_SYST_CSR_BITS _u(0x00010007)
#define M33_SYST_CSR_RESET _u(0x00000000)
#define M33_SYST_CSR_COUNTFLAG_RESET _u(0x0)
#define M33_SYST_CSR_COUNTFLAG_BITS _u(0x00010000)
#define M33_SYST_CSR_COUNTFLAG_MSB _u(16)
#define M33_SYST_CSR_COUNTFLAG_LSB _u(16)
#define M33_SYST_CSR_COUNTFLAG_ACCESS "RO"
#define M33_SYST_CSR_CLKSOURCE_RESET _u(0x0)
#define M33_SYST_CSR_CLKSOURCE_BITS _u(0x00000004)
#define M33_SYST_CSR_CLKSOURCE_MSB _u(2)
#define M33_SYST_CSR_CLKSOURCE_LSB _u(2)
#define M33_SYST_CSR_CLKSOURCE_ACCESS "RW"
#define M33_SYST_CSR_TICKINT_RESET _u(0x0)
#define M33_SYST_CSR_TICKINT_BITS _u(0x00000002)
#define M33_SYST_CSR_TICKINT_MSB _u(1)
#define M33_SYST_CSR_TICKINT_LSB _u(1)
#define M33_SYST_CSR_TICKINT_ACCESS "RW"
#define M33_SYST_CSR_ENABLE_RESET _u(0x0)
#define M33_SYST_CSR_ENABLE_BITS _u(0x00000001)
#define M33_SYST_CSR_ENABLE_MSB _u(0)
#define M33_SYST_CSR_ENABLE_LSB _u(0)
#define M33_SYST_CSR_ENABLE_ACCESS "RW"
#define M33_SYST_RVR_OFFSET _u(0x0000e014)
#define M33_SYST_RVR_BITS _u(0x00ffffff)
#define M33_SYST_RVR_RESET _u(0x00000000)
#define M33_SYST_RVR_RELOAD_RESET _u(0x000000)
#define M33_SYST_RVR_RELOAD_BITS _u(0x00ffffff)
#define M33_SYST_RVR_RELOAD_MSB _u(23)
#define M33_SYST_RVR_RELOAD_LSB _u(0)
#define M33_SYST_RVR_RELOAD_ACCESS "RW"
#define M33_SYST_CVR_OFFSET _u(0x0000e018)
#define M33_SYST_CVR_BITS _u(0x00ffffff)
#define M33_SYST_CVR_RESET _u(0x00000000)
#define M33_SYST_CVR_CURRENT_RESET _u(0x000000)
#define M33_SYST_CVR_CURRENT_BITS _u(0x00ffffff)
#define M33_SYST_CVR_CURRENT_MSB _u(23)
#define M33_SYST_CVR_CURRENT_LSB _u(0)
#define M33_SYST_CVR_CURRENT_ACCESS "RW"
#define M33_SYST_CALIB_OFFSET _u(0x0000e01c)
#define M33_SYST_CALIB_BITS _u(0xc0ffffff)
#define M33_SYST_CALIB_RESET _u(0x00000000)
#define M33_SYST_CALIB_NOREF_RESET _u(0x0)
#define M33_SYST_CALIB_NOREF_BITS _u(0x80000000)
#define M33_SYST_CALIB_NOREF_MSB _u(31)
#define M33_SYST_CALIB_NOREF_LSB _u(31)
#define M33_SYST_CALIB_NOREF_ACCESS "RO"
#define M33_SYST_CALIB_SKEW_RESET _u(0x0)
#define M33_SYST_CALIB_SKEW_BITS _u(0x40000000)
#define M33_SYST_CALIB_SKEW_MSB _u(30)
#define M33_SYST_CALIB_SKEW_LSB _u(30)
#define M33_SYST_CALIB_SKEW_ACCESS "RO"
#define M33_SYST_CALIB_TENMS_RESET _u(0x000000)
#define M33_SYST_CALIB_TENMS_BITS _u(0x00ffffff)
#define M33_SYST_CALIB_TENMS_MSB _u(23)
#define M33_SYST_CALIB_TENMS_LSB _u(0)
#define M33_SYST_CALIB_TENMS_ACCESS "RO"
#define M33_NVIC_ISER0_OFFSET _u(0x0000e100)
#define M33_NVIC_ISER0_BITS _u(0xffffffff)
#define M33_NVIC_ISER0_RESET _u(0x00000000)
#define M33_NVIC_ISER0_SETENA_RESET _u(0x00000000)
#define M33_NVIC_ISER0_SETENA_BITS _u(0xffffffff)
#define M33_NVIC_ISER0_SETENA_MSB _u(31)
#define M33_NVIC_ISER0_SETENA_LSB _u(0)
#define M33_NVIC_ISER0_SETENA_ACCESS "RW"
#define M33_NVIC_ISER1_OFFSET _u(0x0000e104)
#define M33_NVIC_ISER1_BITS _u(0xffffffff)
#define M33_NVIC_ISER1_RESET _u(0x00000000)
#define M33_NVIC_ISER1_SETENA_RESET _u(0x00000000)
#define M33_NVIC_ISER1_SETENA_BITS _u(0xffffffff)
#define M33_NVIC_ISER1_SETENA_MSB _u(31)
#define M33_NVIC_ISER1_SETENA_LSB _u(0)
#define M33_NVIC_ISER1_SETENA_ACCESS "RW"
#define M33_NVIC_ICER0_OFFSET _u(0x0000e180)
#define M33_NVIC_ICER0_BITS _u(0xffffffff)
#define M33_NVIC_ICER0_RESET _u(0x00000000)
#define M33_NVIC_ICER0_CLRENA_RESET _u(0x00000000)
#define M33_NVIC_ICER0_CLRENA_BITS _u(0xffffffff)
#define M33_NVIC_ICER0_CLRENA_MSB _u(31)
#define M33_NVIC_ICER0_CLRENA_LSB _u(0)
#define M33_NVIC_ICER0_CLRENA_ACCESS "RW"
#define M33_NVIC_ICER1_OFFSET _u(0x0000e184)
#define M33_NVIC_ICER1_BITS _u(0xffffffff)
#define M33_NVIC_ICER1_RESET _u(0x00000000)
#define M33_NVIC_ICER1_CLRENA_RESET _u(0x00000000)
#define M33_NVIC_ICER1_CLRENA_BITS _u(0xffffffff)
#define M33_NVIC_ICER1_CLRENA_MSB _u(31)
#define M33_NVIC_ICER1_CLRENA_LSB _u(0)
#define M33_NVIC_ICER1_CLRENA_ACCESS "RW"
#define M33_NVIC_ISPR0_OFFSET _u(0x0000e200)
#define M33_NVIC_ISPR0_BITS _u(0xffffffff)
#define M33_NVIC_ISPR0_RESET _u(0x00000000)
#define M33_NVIC_ISPR0_SETPEND_RESET _u(0x00000000)
#define M33_NVIC_ISPR0_SETPEND_BITS _u(0xffffffff)
#define M33_NVIC_ISPR0_SETPEND_MSB _u(31)
#define M33_NVIC_ISPR0_SETPEND_LSB _u(0)
#define M33_NVIC_ISPR0_SETPEND_ACCESS "RW"
#define M33_NVIC_ISPR1_OFFSET _u(0x0000e204)
#define M33_NVIC_ISPR1_BITS _u(0xffffffff)
#define M33_NVIC_ISPR1_RESET _u(0x00000000)
#define M33_NVIC_ISPR1_SETPEND_RESET _u(0x00000000)
#define M33_NVIC_ISPR1_SETPEND_BITS _u(0xffffffff)
#define M33_NVIC_ISPR1_SETPEND_MSB _u(31)
#define M33_NVIC_ISPR1_SETPEND_LSB _u(0)
#define M33_NVIC_ISPR1_SETPEND_ACCESS "RW"
#define M33_NVIC_ICPR0_OFFSET _u(0x0000e280)
#define M33_NVIC_ICPR0_BITS _u(0xffffffff)
#define M33_NVIC_ICPR0_RESET _u(0x00000000)
#define M33_NVIC_ICPR0_CLRPEND_RESET _u(0x00000000)
#define M33_NVIC_ICPR0_CLRPEND_BITS _u(0xffffffff)
#define M33_NVIC_ICPR0_CLRPEND_MSB _u(31)
#define M33_NVIC_ICPR0_CLRPEND_LSB _u(0)
#define M33_NVIC_ICPR0_CLRPEND_ACCESS "RW"
#define M33_NVIC_ICPR1_OFFSET _u(0x0000e284)
#define M33_NVIC_ICPR1_BITS _u(0xffffffff)
#define M33_NVIC_ICPR1_RESET _u(0x00000000)
#define M33_NVIC_ICPR1_CLRPEND_RESET _u(0x00000000)
#define M33_NVIC_ICPR1_CLRPEND_BITS _u(0xffffffff)
#define M33_NVIC_ICPR1_CLRPEND_MSB _u(31)
#define M33_NVIC_ICPR1_CLRPEND_LSB _u(0)
#define M33_NVIC_ICPR1_CLRPEND_ACCESS "RW"
#define M33_NVIC_IABR0_OFFSET _u(0x0000e300)
#define M33_NVIC_IABR0_BITS _u(0xffffffff)
#define M33_NVIC_IABR0_RESET _u(0x00000000)
#define M33_NVIC_IABR0_ACTIVE_RESET _u(0x00000000)
#define M33_NVIC_IABR0_ACTIVE_BITS _u(0xffffffff)
#define M33_NVIC_IABR0_ACTIVE_MSB _u(31)
#define M33_NVIC_IABR0_ACTIVE_LSB _u(0)
#define M33_NVIC_IABR0_ACTIVE_ACCESS "RW"
#define M33_NVIC_IABR1_OFFSET _u(0x0000e304)
#define M33_NVIC_IABR1_BITS _u(0xffffffff)
#define M33_NVIC_IABR1_RESET _u(0x00000000)
#define M33_NVIC_IABR1_ACTIVE_RESET _u(0x00000000)
#define M33_NVIC_IABR1_ACTIVE_BITS _u(0xffffffff)
#define M33_NVIC_IABR1_ACTIVE_MSB _u(31)
#define M33_NVIC_IABR1_ACTIVE_LSB _u(0)
#define M33_NVIC_IABR1_ACTIVE_ACCESS "RW"
#define M33_NVIC_ITNS0_OFFSET _u(0x0000e380)
#define M33_NVIC_ITNS0_BITS _u(0xffffffff)
#define M33_NVIC_ITNS0_RESET _u(0x00000000)
#define M33_NVIC_ITNS0_ITNS_RESET _u(0x00000000)
#define M33_NVIC_ITNS0_ITNS_BITS _u(0xffffffff)
#define M33_NVIC_ITNS0_ITNS_MSB _u(31)
#define M33_NVIC_ITNS0_ITNS_LSB _u(0)
#define M33_NVIC_ITNS0_ITNS_ACCESS "RW"
#define M33_NVIC_ITNS1_OFFSET _u(0x0000e384)
#define M33_NVIC_ITNS1_BITS _u(0xffffffff)
#define M33_NVIC_ITNS1_RESET _u(0x00000000)
#define M33_NVIC_ITNS1_ITNS_RESET _u(0x00000000)
#define M33_NVIC_ITNS1_ITNS_BITS _u(0xffffffff)
#define M33_NVIC_ITNS1_ITNS_MSB _u(31)
#define M33_NVIC_ITNS1_ITNS_LSB _u(0)
#define M33_NVIC_ITNS1_ITNS_ACCESS "RW"
#define M33_NVIC_IPR0_OFFSET _u(0x0000e400)
#define M33_NVIC_IPR0_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR0_RESET _u(0x00000000)
#define M33_NVIC_IPR0_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR0_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR0_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR0_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR0_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR0_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR0_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR0_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR0_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR0_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR0_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR0_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR0_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR0_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR0_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR0_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR0_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR0_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR0_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR0_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR1_OFFSET _u(0x0000e404)
#define M33_NVIC_IPR1_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR1_RESET _u(0x00000000)
#define M33_NVIC_IPR1_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR1_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR1_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR1_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR1_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR1_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR1_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR1_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR1_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR1_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR1_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR1_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR1_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR1_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR1_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR1_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR1_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR1_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR1_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR1_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR2_OFFSET _u(0x0000e408)
#define M33_NVIC_IPR2_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR2_RESET _u(0x00000000)
#define M33_NVIC_IPR2_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR2_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR2_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR2_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR2_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR2_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR2_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR2_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR2_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR2_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR2_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR2_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR2_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR2_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR2_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR2_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR2_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR2_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR2_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR2_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR3_OFFSET _u(0x0000e40c)
#define M33_NVIC_IPR3_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR3_RESET _u(0x00000000)
#define M33_NVIC_IPR3_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR3_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR3_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR3_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR3_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR3_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR3_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR3_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR3_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR3_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR3_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR3_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR3_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR3_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR3_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR3_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR3_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR3_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR3_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR3_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR4_OFFSET _u(0x0000e410)
#define M33_NVIC_IPR4_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR4_RESET _u(0x00000000)
#define M33_NVIC_IPR4_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR4_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR4_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR4_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR4_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR4_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR4_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR4_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR4_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR4_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR4_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR4_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR4_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR4_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR4_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR4_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR4_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR4_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR4_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR4_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR5_OFFSET _u(0x0000e414)
#define M33_NVIC_IPR5_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR5_RESET _u(0x00000000)
#define M33_NVIC_IPR5_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR5_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR5_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR5_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR5_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR5_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR5_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR5_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR5_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR5_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR5_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR5_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR5_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR5_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR5_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR5_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR5_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR5_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR5_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR5_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR6_OFFSET _u(0x0000e418)
#define M33_NVIC_IPR6_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR6_RESET _u(0x00000000)
#define M33_NVIC_IPR6_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR6_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR6_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR6_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR6_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR6_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR6_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR6_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR6_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR6_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR6_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR6_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR6_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR6_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR6_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR6_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR6_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR6_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR6_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR6_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR7_OFFSET _u(0x0000e41c)
#define M33_NVIC_IPR7_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR7_RESET _u(0x00000000)
#define M33_NVIC_IPR7_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR7_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR7_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR7_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR7_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR7_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR7_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR7_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR7_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR7_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR7_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR7_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR7_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR7_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR7_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR7_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR7_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR7_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR7_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR7_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR8_OFFSET _u(0x0000e420)
#define M33_NVIC_IPR8_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR8_RESET _u(0x00000000)
#define M33_NVIC_IPR8_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR8_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR8_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR8_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR8_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR8_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR8_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR8_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR8_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR8_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR8_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR8_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR8_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR8_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR8_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR8_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR8_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR8_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR8_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR8_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR9_OFFSET _u(0x0000e424)
#define M33_NVIC_IPR9_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR9_RESET _u(0x00000000)
#define M33_NVIC_IPR9_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR9_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR9_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR9_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR9_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR9_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR9_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR9_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR9_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR9_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR9_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR9_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR9_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR9_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR9_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR9_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR9_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR9_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR9_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR9_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR10_OFFSET _u(0x0000e428)
#define M33_NVIC_IPR10_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR10_RESET _u(0x00000000)
#define M33_NVIC_IPR10_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR10_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR10_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR10_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR10_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR10_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR10_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR10_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR10_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR10_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR10_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR10_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR10_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR10_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR10_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR10_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR10_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR10_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR10_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR10_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR11_OFFSET _u(0x0000e42c)
#define M33_NVIC_IPR11_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR11_RESET _u(0x00000000)
#define M33_NVIC_IPR11_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR11_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR11_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR11_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR11_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR11_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR11_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR11_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR11_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR11_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR11_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR11_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR11_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR11_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR11_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR11_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR11_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR11_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR11_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR11_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR12_OFFSET _u(0x0000e430)
#define M33_NVIC_IPR12_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR12_RESET _u(0x00000000)
#define M33_NVIC_IPR12_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR12_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR12_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR12_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR12_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR12_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR12_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR12_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR12_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR12_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR12_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR12_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR12_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR12_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR12_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR12_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR12_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR12_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR12_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR12_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR13_OFFSET _u(0x0000e434)
#define M33_NVIC_IPR13_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR13_RESET _u(0x00000000)
#define M33_NVIC_IPR13_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR13_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR13_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR13_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR13_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR13_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR13_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR13_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR13_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR13_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR13_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR13_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR13_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR13_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR13_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR13_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR13_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR13_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR13_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR13_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR14_OFFSET _u(0x0000e438)
#define M33_NVIC_IPR14_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR14_RESET _u(0x00000000)
#define M33_NVIC_IPR14_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR14_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR14_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR14_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR14_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR14_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR14_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR14_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR14_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR14_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR14_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR14_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR14_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR14_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR14_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR14_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR14_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR14_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR14_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR14_PRI_N0_ACCESS "RW"
#define M33_NVIC_IPR15_OFFSET _u(0x0000e43c)
#define M33_NVIC_IPR15_BITS _u(0xf0f0f0f0)
#define M33_NVIC_IPR15_RESET _u(0x00000000)
#define M33_NVIC_IPR15_PRI_N3_RESET _u(0x0)
#define M33_NVIC_IPR15_PRI_N3_BITS _u(0xf0000000)
#define M33_NVIC_IPR15_PRI_N3_MSB _u(31)
#define M33_NVIC_IPR15_PRI_N3_LSB _u(28)
#define M33_NVIC_IPR15_PRI_N3_ACCESS "RW"
#define M33_NVIC_IPR15_PRI_N2_RESET _u(0x0)
#define M33_NVIC_IPR15_PRI_N2_BITS _u(0x00f00000)
#define M33_NVIC_IPR15_PRI_N2_MSB _u(23)
#define M33_NVIC_IPR15_PRI_N2_LSB _u(20)
#define M33_NVIC_IPR15_PRI_N2_ACCESS "RW"
#define M33_NVIC_IPR15_PRI_N1_RESET _u(0x0)
#define M33_NVIC_IPR15_PRI_N1_BITS _u(0x0000f000)
#define M33_NVIC_IPR15_PRI_N1_MSB _u(15)
#define M33_NVIC_IPR15_PRI_N1_LSB _u(12)
#define M33_NVIC_IPR15_PRI_N1_ACCESS "RW"
#define M33_NVIC_IPR15_PRI_N0_RESET _u(0x0)
#define M33_NVIC_IPR15_PRI_N0_BITS _u(0x000000f0)
#define M33_NVIC_IPR15_PRI_N0_MSB _u(7)
#define M33_NVIC_IPR15_PRI_N0_LSB _u(4)
#define M33_NVIC_IPR15_PRI_N0_ACCESS "RW"
#define M33_CPUID_OFFSET _u(0x0000ed00)
#define M33_CPUID_BITS _u(0xffffffff)
#define M33_CPUID_RESET _u(0x411fd210)
#define M33_CPUID_IMPLEMENTER_RESET _u(0x41)
#define M33_CPUID_IMPLEMENTER_BITS _u(0xff000000)
#define M33_CPUID_IMPLEMENTER_MSB _u(31)
#define M33_CPUID_IMPLEMENTER_LSB _u(24)
#define M33_CPUID_IMPLEMENTER_ACCESS "RO"
#define M33_CPUID_VARIANT_RESET _u(0x1)
#define M33_CPUID_VARIANT_BITS _u(0x00f00000)
#define M33_CPUID_VARIANT_MSB _u(23)
#define M33_CPUID_VARIANT_LSB _u(20)
#define M33_CPUID_VARIANT_ACCESS "RO"
#define M33_CPUID_ARCHITECTURE_RESET _u(0xf)
#define M33_CPUID_ARCHITECTURE_BITS _u(0x000f0000)
#define M33_CPUID_ARCHITECTURE_MSB _u(19)
#define M33_CPUID_ARCHITECTURE_LSB _u(16)
#define M33_CPUID_ARCHITECTURE_ACCESS "RO"
#define M33_CPUID_PARTNO_RESET _u(0xd21)
#define M33_CPUID_PARTNO_BITS _u(0x0000fff0)
#define M33_CPUID_PARTNO_MSB _u(15)
#define M33_CPUID_PARTNO_LSB _u(4)
#define M33_CPUID_PARTNO_ACCESS "RO"
#define M33_CPUID_REVISION_RESET _u(0x0)
#define M33_CPUID_REVISION_BITS _u(0x0000000f)
#define M33_CPUID_REVISION_MSB _u(3)
#define M33_CPUID_REVISION_LSB _u(0)
#define M33_CPUID_REVISION_ACCESS "RO"
#define M33_ICSR_OFFSET _u(0x0000ed04)
#define M33_ICSR_BITS _u(0xdfdff9ff)
#define M33_ICSR_RESET _u(0x00000000)
#define M33_ICSR_PENDNMISET_RESET _u(0x0)
#define M33_ICSR_PENDNMISET_BITS _u(0x80000000)
#define M33_ICSR_PENDNMISET_MSB _u(31)
#define M33_ICSR_PENDNMISET_LSB _u(31)
#define M33_ICSR_PENDNMISET_ACCESS "RO"
#define M33_ICSR_PENDNMICLR_RESET _u(0x0)
#define M33_ICSR_PENDNMICLR_BITS _u(0x40000000)
#define M33_ICSR_PENDNMICLR_MSB _u(30)
#define M33_ICSR_PENDNMICLR_LSB _u(30)
#define M33_ICSR_PENDNMICLR_ACCESS "RW"
#define M33_ICSR_PENDSVSET_RESET _u(0x0)
#define M33_ICSR_PENDSVSET_BITS _u(0x10000000)
#define M33_ICSR_PENDSVSET_MSB _u(28)
#define M33_ICSR_PENDSVSET_LSB _u(28)
#define M33_ICSR_PENDSVSET_ACCESS "RO"
#define M33_ICSR_PENDSVCLR_RESET _u(0x0)
#define M33_ICSR_PENDSVCLR_BITS _u(0x08000000)
#define M33_ICSR_PENDSVCLR_MSB _u(27)
#define M33_ICSR_PENDSVCLR_LSB _u(27)
#define M33_ICSR_PENDSVCLR_ACCESS "RW"
#define M33_ICSR_PENDSTSET_RESET _u(0x0)
#define M33_ICSR_PENDSTSET_BITS _u(0x04000000)
#define M33_ICSR_PENDSTSET_MSB _u(26)
#define M33_ICSR_PENDSTSET_LSB _u(26)
#define M33_ICSR_PENDSTSET_ACCESS "RO"
#define M33_ICSR_PENDSTCLR_RESET _u(0x0)
#define M33_ICSR_PENDSTCLR_BITS _u(0x02000000)
#define M33_ICSR_PENDSTCLR_MSB _u(25)
#define M33_ICSR_PENDSTCLR_LSB _u(25)
#define M33_ICSR_PENDSTCLR_ACCESS "RW"
#define M33_ICSR_STTNS_RESET _u(0x0)
#define M33_ICSR_STTNS_BITS _u(0x01000000)
#define M33_ICSR_STTNS_MSB _u(24)
#define M33_ICSR_STTNS_LSB _u(24)
#define M33_ICSR_STTNS_ACCESS "RW"
#define M33_ICSR_ISRPREEMPT_RESET _u(0x0)
#define M33_ICSR_ISRPREEMPT_BITS _u(0x00800000)
#define M33_ICSR_ISRPREEMPT_MSB _u(23)
#define M33_ICSR_ISRPREEMPT_LSB _u(23)
#define M33_ICSR_ISRPREEMPT_ACCESS "RO"
#define M33_ICSR_ISRPENDING_RESET _u(0x0)
#define M33_ICSR_ISRPENDING_BITS _u(0x00400000)
#define M33_ICSR_ISRPENDING_MSB _u(22)
#define M33_ICSR_ISRPENDING_LSB _u(22)
#define M33_ICSR_ISRPENDING_ACCESS "RO"
#define M33_ICSR_VECTPENDING_RESET _u(0x000)
#define M33_ICSR_VECTPENDING_BITS _u(0x001ff000)
#define M33_ICSR_VECTPENDING_MSB _u(20)
#define M33_ICSR_VECTPENDING_LSB _u(12)
#define M33_ICSR_VECTPENDING_ACCESS "RO"
#define M33_ICSR_RETTOBASE_RESET _u(0x0)
#define M33_ICSR_RETTOBASE_BITS _u(0x00000800)
#define M33_ICSR_RETTOBASE_MSB _u(11)
#define M33_ICSR_RETTOBASE_LSB _u(11)
#define M33_ICSR_RETTOBASE_ACCESS "RO"
#define M33_ICSR_VECTACTIVE_RESET _u(0x000)
#define M33_ICSR_VECTACTIVE_BITS _u(0x000001ff)
#define M33_ICSR_VECTACTIVE_MSB _u(8)
#define M33_ICSR_VECTACTIVE_LSB _u(0)
#define M33_ICSR_VECTACTIVE_ACCESS "RO"
#define M33_VTOR_OFFSET _u(0x0000ed08)
#define M33_VTOR_BITS _u(0xffffff80)
#define M33_VTOR_RESET _u(0x00000000)
#define M33_VTOR_TBLOFF_RESET _u(0x0000000)
#define M33_VTOR_TBLOFF_BITS _u(0xffffff80)
#define M33_VTOR_TBLOFF_MSB _u(31)
#define M33_VTOR_TBLOFF_LSB _u(7)
#define M33_VTOR_TBLOFF_ACCESS "RW"
#define M33_AIRCR_OFFSET _u(0x0000ed0c)
#define M33_AIRCR_BITS _u(0xffffe70e)
#define M33_AIRCR_RESET _u(0x00000000)
#define M33_AIRCR_VECTKEY_RESET _u(0x0000)
#define M33_AIRCR_VECTKEY_BITS _u(0xffff0000)
#define M33_AIRCR_VECTKEY_MSB _u(31)
#define M33_AIRCR_VECTKEY_LSB _u(16)
#define M33_AIRCR_VECTKEY_ACCESS "RW"
#define M33_AIRCR_ENDIANESS_RESET _u(0x0)
#define M33_AIRCR_ENDIANESS_BITS _u(0x00008000)
#define M33_AIRCR_ENDIANESS_MSB _u(15)
#define M33_AIRCR_ENDIANESS_LSB _u(15)
#define M33_AIRCR_ENDIANESS_ACCESS "RO"
#define M33_AIRCR_PRIS_RESET _u(0x0)
#define M33_AIRCR_PRIS_BITS _u(0x00004000)
#define M33_AIRCR_PRIS_MSB _u(14)
#define M33_AIRCR_PRIS_LSB _u(14)
#define M33_AIRCR_PRIS_ACCESS "RW"
#define M33_AIRCR_BFHFNMINS_RESET _u(0x0)
#define M33_AIRCR_BFHFNMINS_BITS _u(0x00002000)
#define M33_AIRCR_BFHFNMINS_MSB _u(13)
#define M33_AIRCR_BFHFNMINS_LSB _u(13)
#define M33_AIRCR_BFHFNMINS_ACCESS "RW"
#define M33_AIRCR_PRIGROUP_RESET _u(0x0)
#define M33_AIRCR_PRIGROUP_BITS _u(0x00000700)
#define M33_AIRCR_PRIGROUP_MSB _u(10)
#define M33_AIRCR_PRIGROUP_LSB _u(8)
#define M33_AIRCR_PRIGROUP_ACCESS "RW"
#define M33_AIRCR_SYSRESETREQS_RESET _u(0x0)
#define M33_AIRCR_SYSRESETREQS_BITS _u(0x00000008)
#define M33_AIRCR_SYSRESETREQS_MSB _u(3)
#define M33_AIRCR_SYSRESETREQS_LSB _u(3)
#define M33_AIRCR_SYSRESETREQS_ACCESS "RW"
#define M33_AIRCR_SYSRESETREQ_RESET _u(0x0)
#define M33_AIRCR_SYSRESETREQ_BITS _u(0x00000004)
#define M33_AIRCR_SYSRESETREQ_MSB _u(2)
#define M33_AIRCR_SYSRESETREQ_LSB _u(2)
#define M33_AIRCR_SYSRESETREQ_ACCESS "RW"
#define M33_AIRCR_VECTCLRACTIVE_RESET _u(0x0)
#define M33_AIRCR_VECTCLRACTIVE_BITS _u(0x00000002)
#define M33_AIRCR_VECTCLRACTIVE_MSB _u(1)
#define M33_AIRCR_VECTCLRACTIVE_LSB _u(1)
#define M33_AIRCR_VECTCLRACTIVE_ACCESS "RW"
#define M33_SCR_OFFSET _u(0x0000ed10)
#define M33_SCR_BITS _u(0x0000001e)
#define M33_SCR_RESET _u(0x00000000)
#define M33_SCR_SEVONPEND_RESET _u(0x0)
#define M33_SCR_SEVONPEND_BITS _u(0x00000010)
#define M33_SCR_SEVONPEND_MSB _u(4)
#define M33_SCR_SEVONPEND_LSB _u(4)
#define M33_SCR_SEVONPEND_ACCESS "RW"
#define M33_SCR_SLEEPDEEPS_RESET _u(0x0)
#define M33_SCR_SLEEPDEEPS_BITS _u(0x00000008)
#define M33_SCR_SLEEPDEEPS_MSB _u(3)
#define M33_SCR_SLEEPDEEPS_LSB _u(3)
#define M33_SCR_SLEEPDEEPS_ACCESS "RW"
#define M33_SCR_SLEEPDEEP_RESET _u(0x0)
#define M33_SCR_SLEEPDEEP_BITS _u(0x00000004)
#define M33_SCR_SLEEPDEEP_MSB _u(2)
#define M33_SCR_SLEEPDEEP_LSB _u(2)
#define M33_SCR_SLEEPDEEP_ACCESS "RW"
#define M33_SCR_SLEEPONEXIT_RESET _u(0x0)
#define M33_SCR_SLEEPONEXIT_BITS _u(0x00000002)
#define M33_SCR_SLEEPONEXIT_MSB _u(1)
#define M33_SCR_SLEEPONEXIT_LSB _u(1)
#define M33_SCR_SLEEPONEXIT_ACCESS "RW"
#define M33_CCR_OFFSET _u(0x0000ed14)
#define M33_CCR_BITS _u(0x0007071b)
#define M33_CCR_RESET _u(0x00000201)
#define M33_CCR_BP_RESET _u(0x0)
#define M33_CCR_BP_BITS _u(0x00040000)
#define M33_CCR_BP_MSB _u(18)
#define M33_CCR_BP_LSB _u(18)
#define M33_CCR_BP_ACCESS "RO"
#define M33_CCR_IC_RESET _u(0x0)
#define M33_CCR_IC_BITS _u(0x00020000)
#define M33_CCR_IC_MSB _u(17)
#define M33_CCR_IC_LSB _u(17)
#define M33_CCR_IC_ACCESS "RO"
#define M33_CCR_DC_RESET _u(0x0)
#define M33_CCR_DC_BITS _u(0x00010000)
#define M33_CCR_DC_MSB _u(16)
#define M33_CCR_DC_LSB _u(16)
#define M33_CCR_DC_ACCESS "RO"
#define M33_CCR_STKOFHFNMIGN_RESET _u(0x0)
#define M33_CCR_STKOFHFNMIGN_BITS _u(0x00000400)
#define M33_CCR_STKOFHFNMIGN_MSB _u(10)
#define M33_CCR_STKOFHFNMIGN_LSB _u(10)
#define M33_CCR_STKOFHFNMIGN_ACCESS "RW"
#define M33_CCR_RES1_RESET _u(0x1)
#define M33_CCR_RES1_BITS _u(0x00000200)
#define M33_CCR_RES1_MSB _u(9)
#define M33_CCR_RES1_LSB _u(9)
#define M33_CCR_RES1_ACCESS "RO"
#define M33_CCR_BFHFNMIGN_RESET _u(0x0)
#define M33_CCR_BFHFNMIGN_BITS _u(0x00000100)
#define M33_CCR_BFHFNMIGN_MSB _u(8)
#define M33_CCR_BFHFNMIGN_LSB _u(8)
#define M33_CCR_BFHFNMIGN_ACCESS "RW"
#define M33_CCR_DIV_0_TRP_RESET _u(0x0)
#define M33_CCR_DIV_0_TRP_BITS _u(0x00000010)
#define M33_CCR_DIV_0_TRP_MSB _u(4)
#define M33_CCR_DIV_0_TRP_LSB _u(4)
#define M33_CCR_DIV_0_TRP_ACCESS "RW"
#define M33_CCR_UNALIGN_TRP_RESET _u(0x0)
#define M33_CCR_UNALIGN_TRP_BITS _u(0x00000008)
#define M33_CCR_UNALIGN_TRP_MSB _u(3)
#define M33_CCR_UNALIGN_TRP_LSB _u(3)
#define M33_CCR_UNALIGN_TRP_ACCESS "RW"
#define M33_CCR_USERSETMPEND_RESET _u(0x0)
#define M33_CCR_USERSETMPEND_BITS _u(0x00000002)
#define M33_CCR_USERSETMPEND_MSB _u(1)
#define M33_CCR_USERSETMPEND_LSB _u(1)
#define M33_CCR_USERSETMPEND_ACCESS "RW"
#define M33_CCR_RES1_1_RESET _u(0x1)
#define M33_CCR_RES1_1_BITS _u(0x00000001)
#define M33_CCR_RES1_1_MSB _u(0)
#define M33_CCR_RES1_1_LSB _u(0)
#define M33_CCR_RES1_1_ACCESS "RO"
#define M33_SHPR1_OFFSET _u(0x0000ed18)
#define M33_SHPR1_BITS _u(0xe0e0e0e0)
#define M33_SHPR1_RESET _u(0x00000000)
#define M33_SHPR1_PRI_7_3_RESET _u(0x0)
#define M33_SHPR1_PRI_7_3_BITS _u(0xe0000000)
#define M33_SHPR1_PRI_7_3_MSB _u(31)
#define M33_SHPR1_PRI_7_3_LSB _u(29)
#define M33_SHPR1_PRI_7_3_ACCESS "RW"
#define M33_SHPR1_PRI_6_3_RESET _u(0x0)
#define M33_SHPR1_PRI_6_3_BITS _u(0x00e00000)
#define M33_SHPR1_PRI_6_3_MSB _u(23)
#define M33_SHPR1_PRI_6_3_LSB _u(21)
#define M33_SHPR1_PRI_6_3_ACCESS "RW"
#define M33_SHPR1_PRI_5_3_RESET _u(0x0)
#define M33_SHPR1_PRI_5_3_BITS _u(0x0000e000)
#define M33_SHPR1_PRI_5_3_MSB _u(15)
#define M33_SHPR1_PRI_5_3_LSB _u(13)
#define M33_SHPR1_PRI_5_3_ACCESS "RW"
#define M33_SHPR1_PRI_4_3_RESET _u(0x0)
#define M33_SHPR1_PRI_4_3_BITS _u(0x000000e0)
#define M33_SHPR1_PRI_4_3_MSB _u(7)
#define M33_SHPR1_PRI_4_3_LSB _u(5)
#define M33_SHPR1_PRI_4_3_ACCESS "RW"
#define M33_SHPR2_OFFSET _u(0x0000ed1c)
#define M33_SHPR2_BITS _u(0xe0ffffff)
#define M33_SHPR2_RESET _u(0x00000000)
#define M33_SHPR2_PRI_11_3_RESET _u(0x0)
#define M33_SHPR2_PRI_11_3_BITS _u(0xe0000000)
#define M33_SHPR2_PRI_11_3_MSB _u(31)
#define M33_SHPR2_PRI_11_3_LSB _u(29)
#define M33_SHPR2_PRI_11_3_ACCESS "RW"
#define M33_SHPR2_PRI_10_RESET _u(0x00)
#define M33_SHPR2_PRI_10_BITS _u(0x00ff0000)
#define M33_SHPR2_PRI_10_MSB _u(23)
#define M33_SHPR2_PRI_10_LSB _u(16)
#define M33_SHPR2_PRI_10_ACCESS "RO"
#define M33_SHPR2_PRI_9_RESET _u(0x00)
#define M33_SHPR2_PRI_9_BITS _u(0x0000ff00)
#define M33_SHPR2_PRI_9_MSB _u(15)
#define M33_SHPR2_PRI_9_LSB _u(8)
#define M33_SHPR2_PRI_9_ACCESS "RO"
#define M33_SHPR2_PRI_8_RESET _u(0x00)
#define M33_SHPR2_PRI_8_BITS _u(0x000000ff)
#define M33_SHPR2_PRI_8_MSB _u(7)
#define M33_SHPR2_PRI_8_LSB _u(0)
#define M33_SHPR2_PRI_8_ACCESS "RO"
#define M33_SHPR3_OFFSET _u(0x0000ed20)
#define M33_SHPR3_BITS _u(0xe0e0ffe0)
#define M33_SHPR3_RESET _u(0x00000000)
#define M33_SHPR3_PRI_15_3_RESET _u(0x0)
#define M33_SHPR3_PRI_15_3_BITS _u(0xe0000000)
#define M33_SHPR3_PRI_15_3_MSB _u(31)
#define M33_SHPR3_PRI_15_3_LSB _u(29)
#define M33_SHPR3_PRI_15_3_ACCESS "RW"
#define M33_SHPR3_PRI_14_3_RESET _u(0x0)
#define M33_SHPR3_PRI_14_3_BITS _u(0x00e00000)
#define M33_SHPR3_PRI_14_3_MSB _u(23)
#define M33_SHPR3_PRI_14_3_LSB _u(21)
#define M33_SHPR3_PRI_14_3_ACCESS "RW"
#define M33_SHPR3_PRI_13_RESET _u(0x00)
#define M33_SHPR3_PRI_13_BITS _u(0x0000ff00)
#define M33_SHPR3_PRI_13_MSB _u(15)
#define M33_SHPR3_PRI_13_LSB _u(8)
#define M33_SHPR3_PRI_13_ACCESS "RO"
#define M33_SHPR3_PRI_12_3_RESET _u(0x0)
#define M33_SHPR3_PRI_12_3_BITS _u(0x000000e0)
#define M33_SHPR3_PRI_12_3_MSB _u(7)
#define M33_SHPR3_PRI_12_3_LSB _u(5)
#define M33_SHPR3_PRI_12_3_ACCESS "RW"
#define M33_SHCSR_OFFSET _u(0x0000ed24)
#define M33_SHCSR_BITS _u(0x003ffdbf)
#define M33_SHCSR_RESET _u(0x00000000)
#define M33_SHCSR_HARDFAULTPENDED_RESET _u(0x0)
#define M33_SHCSR_HARDFAULTPENDED_BITS _u(0x00200000)
#define M33_SHCSR_HARDFAULTPENDED_MSB _u(21)
#define M33_SHCSR_HARDFAULTPENDED_LSB _u(21)
#define M33_SHCSR_HARDFAULTPENDED_ACCESS "RW"
#define M33_SHCSR_SECUREFAULTPENDED_RESET _u(0x0)
#define M33_SHCSR_SECUREFAULTPENDED_BITS _u(0x00100000)
#define M33_SHCSR_SECUREFAULTPENDED_MSB _u(20)
#define M33_SHCSR_SECUREFAULTPENDED_LSB _u(20)
#define M33_SHCSR_SECUREFAULTPENDED_ACCESS "RW"
#define M33_SHCSR_SECUREFAULTENA_RESET _u(0x0)
#define M33_SHCSR_SECUREFAULTENA_BITS _u(0x00080000)
#define M33_SHCSR_SECUREFAULTENA_MSB _u(19)
#define M33_SHCSR_SECUREFAULTENA_LSB _u(19)
#define M33_SHCSR_SECUREFAULTENA_ACCESS "RW"
#define M33_SHCSR_USGFAULTENA_RESET _u(0x0)
#define M33_SHCSR_USGFAULTENA_BITS _u(0x00040000)
#define M33_SHCSR_USGFAULTENA_MSB _u(18)
#define M33_SHCSR_USGFAULTENA_LSB _u(18)
#define M33_SHCSR_USGFAULTENA_ACCESS "RW"
#define M33_SHCSR_BUSFAULTENA_RESET _u(0x0)
#define M33_SHCSR_BUSFAULTENA_BITS _u(0x00020000)
#define M33_SHCSR_BUSFAULTENA_MSB _u(17)
#define M33_SHCSR_BUSFAULTENA_LSB _u(17)
#define M33_SHCSR_BUSFAULTENA_ACCESS "RW"
#define M33_SHCSR_MEMFAULTENA_RESET _u(0x0)
#define M33_SHCSR_MEMFAULTENA_BITS _u(0x00010000)
#define M33_SHCSR_MEMFAULTENA_MSB _u(16)
#define M33_SHCSR_MEMFAULTENA_LSB _u(16)
#define M33_SHCSR_MEMFAULTENA_ACCESS "RW"
#define M33_SHCSR_SVCALLPENDED_RESET _u(0x0)
#define M33_SHCSR_SVCALLPENDED_BITS _u(0x00008000)
#define M33_SHCSR_SVCALLPENDED_MSB _u(15)
#define M33_SHCSR_SVCALLPENDED_LSB _u(15)
#define M33_SHCSR_SVCALLPENDED_ACCESS "RW"
#define M33_SHCSR_BUSFAULTPENDED_RESET _u(0x0)
#define M33_SHCSR_BUSFAULTPENDED_BITS _u(0x00004000)
#define M33_SHCSR_BUSFAULTPENDED_MSB _u(14)
#define M33_SHCSR_BUSFAULTPENDED_LSB _u(14)
#define M33_SHCSR_BUSFAULTPENDED_ACCESS "RW"
#define M33_SHCSR_MEMFAULTPENDED_RESET _u(0x0)
#define M33_SHCSR_MEMFAULTPENDED_BITS _u(0x00002000)
#define M33_SHCSR_MEMFAULTPENDED_MSB _u(13)
#define M33_SHCSR_MEMFAULTPENDED_LSB _u(13)
#define M33_SHCSR_MEMFAULTPENDED_ACCESS "RW"
#define M33_SHCSR_USGFAULTPENDED_RESET _u(0x0)
#define M33_SHCSR_USGFAULTPENDED_BITS _u(0x00001000)
#define M33_SHCSR_USGFAULTPENDED_MSB _u(12)
#define M33_SHCSR_USGFAULTPENDED_LSB _u(12)
#define M33_SHCSR_USGFAULTPENDED_ACCESS "RW"
#define M33_SHCSR_SYSTICKACT_RESET _u(0x0)
#define M33_SHCSR_SYSTICKACT_BITS _u(0x00000800)
#define M33_SHCSR_SYSTICKACT_MSB _u(11)
#define M33_SHCSR_SYSTICKACT_LSB _u(11)
#define M33_SHCSR_SYSTICKACT_ACCESS "RW"
#define M33_SHCSR_PENDSVACT_RESET _u(0x0)
#define M33_SHCSR_PENDSVACT_BITS _u(0x00000400)
#define M33_SHCSR_PENDSVACT_MSB _u(10)
#define M33_SHCSR_PENDSVACT_LSB _u(10)
#define M33_SHCSR_PENDSVACT_ACCESS "RW"
#define M33_SHCSR_MONITORACT_RESET _u(0x0)
#define M33_SHCSR_MONITORACT_BITS _u(0x00000100)
#define M33_SHCSR_MONITORACT_MSB _u(8)
#define M33_SHCSR_MONITORACT_LSB _u(8)
#define M33_SHCSR_MONITORACT_ACCESS "RW"
#define M33_SHCSR_SVCALLACT_RESET _u(0x0)
#define M33_SHCSR_SVCALLACT_BITS _u(0x00000080)
#define M33_SHCSR_SVCALLACT_MSB _u(7)
#define M33_SHCSR_SVCALLACT_LSB _u(7)
#define M33_SHCSR_SVCALLACT_ACCESS "RW"
#define M33_SHCSR_NMIACT_RESET _u(0x0)
#define M33_SHCSR_NMIACT_BITS _u(0x00000020)
#define M33_SHCSR_NMIACT_MSB _u(5)
#define M33_SHCSR_NMIACT_LSB _u(5)
#define M33_SHCSR_NMIACT_ACCESS "RW"
#define M33_SHCSR_SECUREFAULTACT_RESET _u(0x0)
#define M33_SHCSR_SECUREFAULTACT_BITS _u(0x00000010)
#define M33_SHCSR_SECUREFAULTACT_MSB _u(4)
#define M33_SHCSR_SECUREFAULTACT_LSB _u(4)
#define M33_SHCSR_SECUREFAULTACT_ACCESS "RW"
#define M33_SHCSR_USGFAULTACT_RESET _u(0x0)
#define M33_SHCSR_USGFAULTACT_BITS _u(0x00000008)
#define M33_SHCSR_USGFAULTACT_MSB _u(3)
#define M33_SHCSR_USGFAULTACT_LSB _u(3)
#define M33_SHCSR_USGFAULTACT_ACCESS "RW"
#define M33_SHCSR_HARDFAULTACT_RESET _u(0x0)
#define M33_SHCSR_HARDFAULTACT_BITS _u(0x00000004)
#define M33_SHCSR_HARDFAULTACT_MSB _u(2)
#define M33_SHCSR_HARDFAULTACT_LSB _u(2)
#define M33_SHCSR_HARDFAULTACT_ACCESS "RW"
#define M33_SHCSR_BUSFAULTACT_RESET _u(0x0)
#define M33_SHCSR_BUSFAULTACT_BITS _u(0x00000002)
#define M33_SHCSR_BUSFAULTACT_MSB _u(1)
#define M33_SHCSR_BUSFAULTACT_LSB _u(1)
#define M33_SHCSR_BUSFAULTACT_ACCESS "RW"
#define M33_SHCSR_MEMFAULTACT_RESET _u(0x0)
#define M33_SHCSR_MEMFAULTACT_BITS _u(0x00000001)
#define M33_SHCSR_MEMFAULTACT_MSB _u(0)
#define M33_SHCSR_MEMFAULTACT_LSB _u(0)
#define M33_SHCSR_MEMFAULTACT_ACCESS "RW"
#define M33_CFSR_OFFSET _u(0x0000ed28)
#define M33_CFSR_BITS _u(0x031fbfff)
#define M33_CFSR_RESET _u(0x00000000)
#define M33_CFSR_UFSR_DIVBYZERO_RESET _u(0x0)
#define M33_CFSR_UFSR_DIVBYZERO_BITS _u(0x02000000)
#define M33_CFSR_UFSR_DIVBYZERO_MSB _u(25)
#define M33_CFSR_UFSR_DIVBYZERO_LSB _u(25)
#define M33_CFSR_UFSR_DIVBYZERO_ACCESS "RW"
#define M33_CFSR_UFSR_UNALIGNED_RESET _u(0x0)
#define M33_CFSR_UFSR_UNALIGNED_BITS _u(0x01000000)
#define M33_CFSR_UFSR_UNALIGNED_MSB _u(24)
#define M33_CFSR_UFSR_UNALIGNED_LSB _u(24)
#define M33_CFSR_UFSR_UNALIGNED_ACCESS "RW"
#define M33_CFSR_UFSR_STKOF_RESET _u(0x0)
#define M33_CFSR_UFSR_STKOF_BITS _u(0x00100000)
#define M33_CFSR_UFSR_STKOF_MSB _u(20)
#define M33_CFSR_UFSR_STKOF_LSB _u(20)
#define M33_CFSR_UFSR_STKOF_ACCESS "RW"
#define M33_CFSR_UFSR_NOCP_RESET _u(0x0)
#define M33_CFSR_UFSR_NOCP_BITS _u(0x00080000)
#define M33_CFSR_UFSR_NOCP_MSB _u(19)
#define M33_CFSR_UFSR_NOCP_LSB _u(19)
#define M33_CFSR_UFSR_NOCP_ACCESS "RW"
#define M33_CFSR_UFSR_INVPC_RESET _u(0x0)
#define M33_CFSR_UFSR_INVPC_BITS _u(0x00040000)
#define M33_CFSR_UFSR_INVPC_MSB _u(18)
#define M33_CFSR_UFSR_INVPC_LSB _u(18)
#define M33_CFSR_UFSR_INVPC_ACCESS "RW"
#define M33_CFSR_UFSR_INVSTATE_RESET _u(0x0)
#define M33_CFSR_UFSR_INVSTATE_BITS _u(0x00020000)
#define M33_CFSR_UFSR_INVSTATE_MSB _u(17)
#define M33_CFSR_UFSR_INVSTATE_LSB _u(17)
#define M33_CFSR_UFSR_INVSTATE_ACCESS "RW"
#define M33_CFSR_UFSR_UNDEFINSTR_RESET _u(0x0)
#define M33_CFSR_UFSR_UNDEFINSTR_BITS _u(0x00010000)
#define M33_CFSR_UFSR_UNDEFINSTR_MSB _u(16)
#define M33_CFSR_UFSR_UNDEFINSTR_LSB _u(16)
#define M33_CFSR_UFSR_UNDEFINSTR_ACCESS "RW"
#define M33_CFSR_BFSR_BFARVALID_RESET _u(0x0)
#define M33_CFSR_BFSR_BFARVALID_BITS _u(0x00008000)
#define M33_CFSR_BFSR_BFARVALID_MSB _u(15)
#define M33_CFSR_BFSR_BFARVALID_LSB _u(15)
#define M33_CFSR_BFSR_BFARVALID_ACCESS "RW"
#define M33_CFSR_BFSR_LSPERR_RESET _u(0x0)
#define M33_CFSR_BFSR_LSPERR_BITS _u(0x00002000)
#define M33_CFSR_BFSR_LSPERR_MSB _u(13)
#define M33_CFSR_BFSR_LSPERR_LSB _u(13)
#define M33_CFSR_BFSR_LSPERR_ACCESS "RW"
#define M33_CFSR_BFSR_STKERR_RESET _u(0x0)
#define M33_CFSR_BFSR_STKERR_BITS _u(0x00001000)
#define M33_CFSR_BFSR_STKERR_MSB _u(12)
#define M33_CFSR_BFSR_STKERR_LSB _u(12)
#define M33_CFSR_BFSR_STKERR_ACCESS "RW"
#define M33_CFSR_BFSR_UNSTKERR_RESET _u(0x0)
#define M33_CFSR_BFSR_UNSTKERR_BITS _u(0x00000800)
#define M33_CFSR_BFSR_UNSTKERR_MSB _u(11)
#define M33_CFSR_BFSR_UNSTKERR_LSB _u(11)
#define M33_CFSR_BFSR_UNSTKERR_ACCESS "RW"
#define M33_CFSR_BFSR_IMPRECISERR_RESET _u(0x0)
#define M33_CFSR_BFSR_IMPRECISERR_BITS _u(0x00000400)
#define M33_CFSR_BFSR_IMPRECISERR_MSB _u(10)
#define M33_CFSR_BFSR_IMPRECISERR_LSB _u(10)
#define M33_CFSR_BFSR_IMPRECISERR_ACCESS "RW"
#define M33_CFSR_BFSR_PRECISERR_RESET _u(0x0)
#define M33_CFSR_BFSR_PRECISERR_BITS _u(0x00000200)
#define M33_CFSR_BFSR_PRECISERR_MSB _u(9)
#define M33_CFSR_BFSR_PRECISERR_LSB _u(9)
#define M33_CFSR_BFSR_PRECISERR_ACCESS "RW"
#define M33_CFSR_BFSR_IBUSERR_RESET _u(0x0)
#define M33_CFSR_BFSR_IBUSERR_BITS _u(0x00000100)
#define M33_CFSR_BFSR_IBUSERR_MSB _u(8)
#define M33_CFSR_BFSR_IBUSERR_LSB _u(8)
#define M33_CFSR_BFSR_IBUSERR_ACCESS "RW"
#define M33_CFSR_MMFSR_RESET _u(0x00)
#define M33_CFSR_MMFSR_BITS _u(0x000000ff)
#define M33_CFSR_MMFSR_MSB _u(7)
#define M33_CFSR_MMFSR_LSB _u(0)
#define M33_CFSR_MMFSR_ACCESS "RW"
#define M33_HFSR_OFFSET _u(0x0000ed2c)
#define M33_HFSR_BITS _u(0xc0000002)
#define M33_HFSR_RESET _u(0x00000000)
#define M33_HFSR_DEBUGEVT_RESET _u(0x0)
#define M33_HFSR_DEBUGEVT_BITS _u(0x80000000)
#define M33_HFSR_DEBUGEVT_MSB _u(31)
#define M33_HFSR_DEBUGEVT_LSB _u(31)
#define M33_HFSR_DEBUGEVT_ACCESS "RW"
#define M33_HFSR_FORCED_RESET _u(0x0)
#define M33_HFSR_FORCED_BITS _u(0x40000000)
#define M33_HFSR_FORCED_MSB _u(30)
#define M33_HFSR_FORCED_LSB _u(30)
#define M33_HFSR_FORCED_ACCESS "RW"
#define M33_HFSR_VECTTBL_RESET _u(0x0)
#define M33_HFSR_VECTTBL_BITS _u(0x00000002)
#define M33_HFSR_VECTTBL_MSB _u(1)
#define M33_HFSR_VECTTBL_LSB _u(1)
#define M33_HFSR_VECTTBL_ACCESS "RW"
#define M33_DFSR_OFFSET _u(0x0000ed30)
#define M33_DFSR_BITS _u(0x0000001f)
#define M33_DFSR_RESET _u(0x00000000)
#define M33_DFSR_EXTERNAL_RESET _u(0x0)
#define M33_DFSR_EXTERNAL_BITS _u(0x00000010)
#define M33_DFSR_EXTERNAL_MSB _u(4)
#define M33_DFSR_EXTERNAL_LSB _u(4)
#define M33_DFSR_EXTERNAL_ACCESS "RW"
#define M33_DFSR_VCATCH_RESET _u(0x0)
#define M33_DFSR_VCATCH_BITS _u(0x00000008)
#define M33_DFSR_VCATCH_MSB _u(3)
#define M33_DFSR_VCATCH_LSB _u(3)
#define M33_DFSR_VCATCH_ACCESS "RW"
#define M33_DFSR_DWTTRAP_RESET _u(0x0)
#define M33_DFSR_DWTTRAP_BITS _u(0x00000004)
#define M33_DFSR_DWTTRAP_MSB _u(2)
#define M33_DFSR_DWTTRAP_LSB _u(2)
#define M33_DFSR_DWTTRAP_ACCESS "RW"
#define M33_DFSR_BKPT_RESET _u(0x0)
#define M33_DFSR_BKPT_BITS _u(0x00000002)
#define M33_DFSR_BKPT_MSB _u(1)
#define M33_DFSR_BKPT_LSB _u(1)
#define M33_DFSR_BKPT_ACCESS "RW"
#define M33_DFSR_HALTED_RESET _u(0x0)
#define M33_DFSR_HALTED_BITS _u(0x00000001)
#define M33_DFSR_HALTED_MSB _u(0)
#define M33_DFSR_HALTED_LSB _u(0)
#define M33_DFSR_HALTED_ACCESS "RW"
#define M33_MMFAR_OFFSET _u(0x0000ed34)
#define M33_MMFAR_BITS _u(0xffffffff)
#define M33_MMFAR_RESET _u(0x00000000)
#define M33_MMFAR_ADDRESS_RESET _u(0x00000000)
#define M33_MMFAR_ADDRESS_BITS _u(0xffffffff)
#define M33_MMFAR_ADDRESS_MSB _u(31)
#define M33_MMFAR_ADDRESS_LSB _u(0)
#define M33_MMFAR_ADDRESS_ACCESS "RW"
#define M33_BFAR_OFFSET _u(0x0000ed38)
#define M33_BFAR_BITS _u(0xffffffff)
#define M33_BFAR_RESET _u(0x00000000)
#define M33_BFAR_ADDRESS_RESET _u(0x00000000)
#define M33_BFAR_ADDRESS_BITS _u(0xffffffff)
#define M33_BFAR_ADDRESS_MSB _u(31)
#define M33_BFAR_ADDRESS_LSB _u(0)
#define M33_BFAR_ADDRESS_ACCESS "RW"
#define M33_ID_PFR0_OFFSET _u(0x0000ed40)
#define M33_ID_PFR0_BITS _u(0x000000ff)
#define M33_ID_PFR0_RESET _u(0x00000030)
#define M33_ID_PFR0_STATE1_RESET _u(0x3)
#define M33_ID_PFR0_STATE1_BITS _u(0x000000f0)
#define M33_ID_PFR0_STATE1_MSB _u(7)
#define M33_ID_PFR0_STATE1_LSB _u(4)
#define M33_ID_PFR0_STATE1_ACCESS "RO"
#define M33_ID_PFR0_STATE0_RESET _u(0x0)
#define M33_ID_PFR0_STATE0_BITS _u(0x0000000f)
#define M33_ID_PFR0_STATE0_MSB _u(3)
#define M33_ID_PFR0_STATE0_LSB _u(0)
#define M33_ID_PFR0_STATE0_ACCESS "RO"
#define M33_ID_PFR1_OFFSET _u(0x0000ed44)
#define M33_ID_PFR1_BITS _u(0x00000ff0)
#define M33_ID_PFR1_RESET _u(0x00000520)
#define M33_ID_PFR1_MPROGMOD_RESET _u(0x5)
#define M33_ID_PFR1_MPROGMOD_BITS _u(0x00000f00)
#define M33_ID_PFR1_MPROGMOD_MSB _u(11)
#define M33_ID_PFR1_MPROGMOD_LSB _u(8)
#define M33_ID_PFR1_MPROGMOD_ACCESS "RO"
#define M33_ID_PFR1_SECURITY_RESET _u(0x2)
#define M33_ID_PFR1_SECURITY_BITS _u(0x000000f0)
#define M33_ID_PFR1_SECURITY_MSB _u(7)
#define M33_ID_PFR1_SECURITY_LSB _u(4)
#define M33_ID_PFR1_SECURITY_ACCESS "RO"
#define M33_ID_DFR0_OFFSET _u(0x0000ed48)
#define M33_ID_DFR0_BITS _u(0x00f00000)
#define M33_ID_DFR0_RESET _u(0x00200000)
#define M33_ID_DFR0_MPROFDBG_RESET _u(0x2)
#define M33_ID_DFR0_MPROFDBG_BITS _u(0x00f00000)
#define M33_ID_DFR0_MPROFDBG_MSB _u(23)
#define M33_ID_DFR0_MPROFDBG_LSB _u(20)
#define M33_ID_DFR0_MPROFDBG_ACCESS "RO"
#define M33_ID_AFR0_OFFSET _u(0x0000ed4c)
#define M33_ID_AFR0_BITS _u(0x0000ffff)
#define M33_ID_AFR0_RESET _u(0x00000000)
#define M33_ID_AFR0_IMPDEF3_RESET _u(0x0)
#define M33_ID_AFR0_IMPDEF3_BITS _u(0x0000f000)
#define M33_ID_AFR0_IMPDEF3_MSB _u(15)
#define M33_ID_AFR0_IMPDEF3_LSB _u(12)
#define M33_ID_AFR0_IMPDEF3_ACCESS "RO"
#define M33_ID_AFR0_IMPDEF2_RESET _u(0x0)
#define M33_ID_AFR0_IMPDEF2_BITS _u(0x00000f00)
#define M33_ID_AFR0_IMPDEF2_MSB _u(11)
#define M33_ID_AFR0_IMPDEF2_LSB _u(8)
#define M33_ID_AFR0_IMPDEF2_ACCESS "RO"
#define M33_ID_AFR0_IMPDEF1_RESET _u(0x0)
#define M33_ID_AFR0_IMPDEF1_BITS _u(0x000000f0)
#define M33_ID_AFR0_IMPDEF1_MSB _u(7)
#define M33_ID_AFR0_IMPDEF1_LSB _u(4)
#define M33_ID_AFR0_IMPDEF1_ACCESS "RO"
#define M33_ID_AFR0_IMPDEF0_RESET _u(0x0)
#define M33_ID_AFR0_IMPDEF0_BITS _u(0x0000000f)
#define M33_ID_AFR0_IMPDEF0_MSB _u(3)
#define M33_ID_AFR0_IMPDEF0_LSB _u(0)
#define M33_ID_AFR0_IMPDEF0_ACCESS "RO"
#define M33_ID_MMFR0_OFFSET _u(0x0000ed50)
#define M33_ID_MMFR0_BITS _u(0x00fffff0)
#define M33_ID_MMFR0_RESET _u(0x00101f40)
#define M33_ID_MMFR0_AUXREG_RESET _u(0x1)
#define M33_ID_MMFR0_AUXREG_BITS _u(0x00f00000)
#define M33_ID_MMFR0_AUXREG_MSB _u(23)
#define M33_ID_MMFR0_AUXREG_LSB _u(20)
#define M33_ID_MMFR0_AUXREG_ACCESS "RO"
#define M33_ID_MMFR0_TCM_RESET _u(0x0)
#define M33_ID_MMFR0_TCM_BITS _u(0x000f0000)
#define M33_ID_MMFR0_TCM_MSB _u(19)
#define M33_ID_MMFR0_TCM_LSB _u(16)
#define M33_ID_MMFR0_TCM_ACCESS "RO"
#define M33_ID_MMFR0_SHARELVL_RESET _u(0x1)
#define M33_ID_MMFR0_SHARELVL_BITS _u(0x0000f000)
#define M33_ID_MMFR0_SHARELVL_MSB _u(15)
#define M33_ID_MMFR0_SHARELVL_LSB _u(12)
#define M33_ID_MMFR0_SHARELVL_ACCESS "RO"
#define M33_ID_MMFR0_OUTERSHR_RESET _u(0xf)
#define M33_ID_MMFR0_OUTERSHR_BITS _u(0x00000f00)
#define M33_ID_MMFR0_OUTERSHR_MSB _u(11)
#define M33_ID_MMFR0_OUTERSHR_LSB _u(8)
#define M33_ID_MMFR0_OUTERSHR_ACCESS "RO"
#define M33_ID_MMFR0_PMSA_RESET _u(0x4)
#define M33_ID_MMFR0_PMSA_BITS _u(0x000000f0)
#define M33_ID_MMFR0_PMSA_MSB _u(7)
#define M33_ID_MMFR0_PMSA_LSB _u(4)
#define M33_ID_MMFR0_PMSA_ACCESS "RO"
#define M33_ID_MMFR1_OFFSET _u(0x0000ed54)
#define M33_ID_MMFR1_BITS _u(0x00000000)
#define M33_ID_MMFR1_RESET _u(0x00000000)
#define M33_ID_MMFR1_MSB _u(31)
#define M33_ID_MMFR1_LSB _u(0)
#define M33_ID_MMFR1_ACCESS "RW"
#define M33_ID_MMFR2_OFFSET _u(0x0000ed58)
#define M33_ID_MMFR2_BITS _u(0x0f000000)
#define M33_ID_MMFR2_RESET _u(0x01000000)
#define M33_ID_MMFR2_WFISTALL_RESET _u(0x1)
#define M33_ID_MMFR2_WFISTALL_BITS _u(0x0f000000)
#define M33_ID_MMFR2_WFISTALL_MSB _u(27)
#define M33_ID_MMFR2_WFISTALL_LSB _u(24)
#define M33_ID_MMFR2_WFISTALL_ACCESS "RO"
#define M33_ID_MMFR3_OFFSET _u(0x0000ed5c)
#define M33_ID_MMFR3_BITS _u(0x00000fff)
#define M33_ID_MMFR3_RESET _u(0x00000000)
#define M33_ID_MMFR3_BPMAINT_RESET _u(0x0)
#define M33_ID_MMFR3_BPMAINT_BITS _u(0x00000f00)
#define M33_ID_MMFR3_BPMAINT_MSB _u(11)
#define M33_ID_MMFR3_BPMAINT_LSB _u(8)
#define M33_ID_MMFR3_BPMAINT_ACCESS "RO"
#define M33_ID_MMFR3_CMAINTSW_RESET _u(0x0)
#define M33_ID_MMFR3_CMAINTSW_BITS _u(0x000000f0)
#define M33_ID_MMFR3_CMAINTSW_MSB _u(7)
#define M33_ID_MMFR3_CMAINTSW_LSB _u(4)
#define M33_ID_MMFR3_CMAINTSW_ACCESS "RO"
#define M33_ID_MMFR3_CMAINTVA_RESET _u(0x0)
#define M33_ID_MMFR3_CMAINTVA_BITS _u(0x0000000f)
#define M33_ID_MMFR3_CMAINTVA_MSB _u(3)
#define M33_ID_MMFR3_CMAINTVA_LSB _u(0)
#define M33_ID_MMFR3_CMAINTVA_ACCESS "RO"
#define M33_ID_ISAR0_OFFSET _u(0x0000ed60)
#define M33_ID_ISAR0_BITS _u(0x0ffffff0)
#define M33_ID_ISAR0_RESET _u(0x08092300)
#define M33_ID_ISAR0_DIVIDE_RESET _u(0x8)
#define M33_ID_ISAR0_DIVIDE_BITS _u(0x0f000000)
#define M33_ID_ISAR0_DIVIDE_MSB _u(27)
#define M33_ID_ISAR0_DIVIDE_LSB _u(24)
#define M33_ID_ISAR0_DIVIDE_ACCESS "RO"
#define M33_ID_ISAR0_DEBUG_RESET _u(0x0)
#define M33_ID_ISAR0_DEBUG_BITS _u(0x00f00000)
#define M33_ID_ISAR0_DEBUG_MSB _u(23)
#define M33_ID_ISAR0_DEBUG_LSB _u(20)
#define M33_ID_ISAR0_DEBUG_ACCESS "RO"
#define M33_ID_ISAR0_COPROC_RESET _u(0x9)
#define M33_ID_ISAR0_COPROC_BITS _u(0x000f0000)
#define M33_ID_ISAR0_COPROC_MSB _u(19)
#define M33_ID_ISAR0_COPROC_LSB _u(16)
#define M33_ID_ISAR0_COPROC_ACCESS "RO"
#define M33_ID_ISAR0_CMPBRANCH_RESET _u(0x2)
#define M33_ID_ISAR0_CMPBRANCH_BITS _u(0x0000f000)
#define M33_ID_ISAR0_CMPBRANCH_MSB _u(15)
#define M33_ID_ISAR0_CMPBRANCH_LSB _u(12)
#define M33_ID_ISAR0_CMPBRANCH_ACCESS "RO"
#define M33_ID_ISAR0_BITFIELD_RESET _u(0x3)
#define M33_ID_ISAR0_BITFIELD_BITS _u(0x00000f00)
#define M33_ID_ISAR0_BITFIELD_MSB _u(11)
#define M33_ID_ISAR0_BITFIELD_LSB _u(8)
#define M33_ID_ISAR0_BITFIELD_ACCESS "RO"
#define M33_ID_ISAR0_BITCOUNT_RESET _u(0x0)
#define M33_ID_ISAR0_BITCOUNT_BITS _u(0x000000f0)
#define M33_ID_ISAR0_BITCOUNT_MSB _u(7)
#define M33_ID_ISAR0_BITCOUNT_LSB _u(4)
#define M33_ID_ISAR0_BITCOUNT_ACCESS "RO"
#define M33_ID_ISAR1_OFFSET _u(0x0000ed64)
#define M33_ID_ISAR1_BITS _u(0x0ffff000)
#define M33_ID_ISAR1_RESET _u(0x05725000)
#define M33_ID_ISAR1_INTERWORK_RESET _u(0x5)
#define M33_ID_ISAR1_INTERWORK_BITS _u(0x0f000000)
#define M33_ID_ISAR1_INTERWORK_MSB _u(27)
#define M33_ID_ISAR1_INTERWORK_LSB _u(24)
#define M33_ID_ISAR1_INTERWORK_ACCESS "RO"
#define M33_ID_ISAR1_IMMEDIATE_RESET _u(0x7)
#define M33_ID_ISAR1_IMMEDIATE_BITS _u(0x00f00000)
#define M33_ID_ISAR1_IMMEDIATE_MSB _u(23)
#define M33_ID_ISAR1_IMMEDIATE_LSB _u(20)
#define M33_ID_ISAR1_IMMEDIATE_ACCESS "RO"
#define M33_ID_ISAR1_IFTHEN_RESET _u(0x2)
#define M33_ID_ISAR1_IFTHEN_BITS _u(0x000f0000)
#define M33_ID_ISAR1_IFTHEN_MSB _u(19)
#define M33_ID_ISAR1_IFTHEN_LSB _u(16)
#define M33_ID_ISAR1_IFTHEN_ACCESS "RO"
#define M33_ID_ISAR1_EXTEND_RESET _u(0x5)
#define M33_ID_ISAR1_EXTEND_BITS _u(0x0000f000)
#define M33_ID_ISAR1_EXTEND_MSB _u(15)
#define M33_ID_ISAR1_EXTEND_LSB _u(12)
#define M33_ID_ISAR1_EXTEND_ACCESS "RO"
#define M33_ID_ISAR2_OFFSET _u(0x0000ed68)
#define M33_ID_ISAR2_BITS _u(0xf0ffffff)
#define M33_ID_ISAR2_RESET _u(0x30173426)
#define M33_ID_ISAR2_REVERSAL_RESET _u(0x3)
#define M33_ID_ISAR2_REVERSAL_BITS _u(0xf0000000)
#define M33_ID_ISAR2_REVERSAL_MSB _u(31)
#define M33_ID_ISAR2_REVERSAL_LSB _u(28)
#define M33_ID_ISAR2_REVERSAL_ACCESS "RO"
#define M33_ID_ISAR2_MULTU_RESET _u(0x1)
#define M33_ID_ISAR2_MULTU_BITS _u(0x00f00000)
#define M33_ID_ISAR2_MULTU_MSB _u(23)
#define M33_ID_ISAR2_MULTU_LSB _u(20)
#define M33_ID_ISAR2_MULTU_ACCESS "RO"
#define M33_ID_ISAR2_MULTS_RESET _u(0x7)
#define M33_ID_ISAR2_MULTS_BITS _u(0x000f0000)
#define M33_ID_ISAR2_MULTS_MSB _u(19)
#define M33_ID_ISAR2_MULTS_LSB _u(16)
#define M33_ID_ISAR2_MULTS_ACCESS "RO"
#define M33_ID_ISAR2_MULT_RESET _u(0x3)
#define M33_ID_ISAR2_MULT_BITS _u(0x0000f000)
#define M33_ID_ISAR2_MULT_MSB _u(15)
#define M33_ID_ISAR2_MULT_LSB _u(12)
#define M33_ID_ISAR2_MULT_ACCESS "RO"
#define M33_ID_ISAR2_MULTIACCESSINT_RESET _u(0x4)
#define M33_ID_ISAR2_MULTIACCESSINT_BITS _u(0x00000f00)
#define M33_ID_ISAR2_MULTIACCESSINT_MSB _u(11)
#define M33_ID_ISAR2_MULTIACCESSINT_LSB _u(8)
#define M33_ID_ISAR2_MULTIACCESSINT_ACCESS "RO"
#define M33_ID_ISAR2_MEMHINT_RESET _u(0x2)
#define M33_ID_ISAR2_MEMHINT_BITS _u(0x000000f0)
#define M33_ID_ISAR2_MEMHINT_MSB _u(7)
#define M33_ID_ISAR2_MEMHINT_LSB _u(4)
#define M33_ID_ISAR2_MEMHINT_ACCESS "RO"
#define M33_ID_ISAR2_LOADSTORE_RESET _u(0x6)
#define M33_ID_ISAR2_LOADSTORE_BITS _u(0x0000000f)
#define M33_ID_ISAR2_LOADSTORE_MSB _u(3)
#define M33_ID_ISAR2_LOADSTORE_LSB _u(0)
#define M33_ID_ISAR2_LOADSTORE_ACCESS "RO"
#define M33_ID_ISAR3_OFFSET _u(0x0000ed6c)
#define M33_ID_ISAR3_BITS _u(0x0fffffff)
#define M33_ID_ISAR3_RESET _u(0x07895729)
#define M33_ID_ISAR3_TRUENOP_RESET _u(0x7)
#define M33_ID_ISAR3_TRUENOP_BITS _u(0x0f000000)
#define M33_ID_ISAR3_TRUENOP_MSB _u(27)
#define M33_ID_ISAR3_TRUENOP_LSB _u(24)
#define M33_ID_ISAR3_TRUENOP_ACCESS "RO"
#define M33_ID_ISAR3_T32COPY_RESET _u(0x8)
#define M33_ID_ISAR3_T32COPY_BITS _u(0x00f00000)
#define M33_ID_ISAR3_T32COPY_MSB _u(23)
#define M33_ID_ISAR3_T32COPY_LSB _u(20)
#define M33_ID_ISAR3_T32COPY_ACCESS "RO"
#define M33_ID_ISAR3_TABBRANCH_RESET _u(0x9)
#define M33_ID_ISAR3_TABBRANCH_BITS _u(0x000f0000)
#define M33_ID_ISAR3_TABBRANCH_MSB _u(19)
#define M33_ID_ISAR3_TABBRANCH_LSB _u(16)
#define M33_ID_ISAR3_TABBRANCH_ACCESS "RO"
#define M33_ID_ISAR3_SYNCHPRIM_RESET _u(0x5)
#define M33_ID_ISAR3_SYNCHPRIM_BITS _u(0x0000f000)
#define M33_ID_ISAR3_SYNCHPRIM_MSB _u(15)
#define M33_ID_ISAR3_SYNCHPRIM_LSB _u(12)
#define M33_ID_ISAR3_SYNCHPRIM_ACCESS "RO"
#define M33_ID_ISAR3_SVC_RESET _u(0x7)
#define M33_ID_ISAR3_SVC_BITS _u(0x00000f00)
#define M33_ID_ISAR3_SVC_MSB _u(11)
#define M33_ID_ISAR3_SVC_LSB _u(8)
#define M33_ID_ISAR3_SVC_ACCESS "RO"
#define M33_ID_ISAR3_SIMD_RESET _u(0x2)
#define M33_ID_ISAR3_SIMD_BITS _u(0x000000f0)
#define M33_ID_ISAR3_SIMD_MSB _u(7)
#define M33_ID_ISAR3_SIMD_LSB _u(4)
#define M33_ID_ISAR3_SIMD_ACCESS "RO"
#define M33_ID_ISAR3_SATURATE_RESET _u(0x9)
#define M33_ID_ISAR3_SATURATE_BITS _u(0x0000000f)
#define M33_ID_ISAR3_SATURATE_MSB _u(3)
#define M33_ID_ISAR3_SATURATE_LSB _u(0)
#define M33_ID_ISAR3_SATURATE_ACCESS "RO"
#define M33_ID_ISAR4_OFFSET _u(0x0000ed70)
#define M33_ID_ISAR4_BITS _u(0x0fff0fff)
#define M33_ID_ISAR4_RESET _u(0x01310132)
#define M33_ID_ISAR4_PSR_M_RESET _u(0x1)
#define M33_ID_ISAR4_PSR_M_BITS _u(0x0f000000)
#define M33_ID_ISAR4_PSR_M_MSB _u(27)
#define M33_ID_ISAR4_PSR_M_LSB _u(24)
#define M33_ID_ISAR4_PSR_M_ACCESS "RO"
#define M33_ID_ISAR4_SYNCPRIM_FRAC_RESET _u(0x3)
#define M33_ID_ISAR4_SYNCPRIM_FRAC_BITS _u(0x00f00000)
#define M33_ID_ISAR4_SYNCPRIM_FRAC_MSB _u(23)
#define M33_ID_ISAR4_SYNCPRIM_FRAC_LSB _u(20)
#define M33_ID_ISAR4_SYNCPRIM_FRAC_ACCESS "RO"
#define M33_ID_ISAR4_BARRIER_RESET _u(0x1)
#define M33_ID_ISAR4_BARRIER_BITS _u(0x000f0000)
#define M33_ID_ISAR4_BARRIER_MSB _u(19)
#define M33_ID_ISAR4_BARRIER_LSB _u(16)
#define M33_ID_ISAR4_BARRIER_ACCESS "RO"
#define M33_ID_ISAR4_WRITEBACK_RESET _u(0x1)
#define M33_ID_ISAR4_WRITEBACK_BITS _u(0x00000f00)
#define M33_ID_ISAR4_WRITEBACK_MSB _u(11)
#define M33_ID_ISAR4_WRITEBACK_LSB _u(8)
#define M33_ID_ISAR4_WRITEBACK_ACCESS "RO"
#define M33_ID_ISAR4_WITHSHIFTS_RESET _u(0x3)
#define M33_ID_ISAR4_WITHSHIFTS_BITS _u(0x000000f0)
#define M33_ID_ISAR4_WITHSHIFTS_MSB _u(7)
#define M33_ID_ISAR4_WITHSHIFTS_LSB _u(4)
#define M33_ID_ISAR4_WITHSHIFTS_ACCESS "RO"
#define M33_ID_ISAR4_UNPRIV_RESET _u(0x2)
#define M33_ID_ISAR4_UNPRIV_BITS _u(0x0000000f)
#define M33_ID_ISAR4_UNPRIV_MSB _u(3)
#define M33_ID_ISAR4_UNPRIV_LSB _u(0)
#define M33_ID_ISAR4_UNPRIV_ACCESS "RO"
#define M33_ID_ISAR5_OFFSET _u(0x0000ed74)
#define M33_ID_ISAR5_BITS _u(0x00000000)
#define M33_ID_ISAR5_RESET _u(0x00000000)
#define M33_ID_ISAR5_MSB _u(31)
#define M33_ID_ISAR5_LSB _u(0)
#define M33_ID_ISAR5_ACCESS "RW"
#define M33_CTR_OFFSET _u(0x0000ed7c)
#define M33_CTR_BITS _u(0x8fffc00f)
#define M33_CTR_RESET _u(0x8000c000)
#define M33_CTR_RES1_RESET _u(0x1)
#define M33_CTR_RES1_BITS _u(0x80000000)
#define M33_CTR_RES1_MSB _u(31)
#define M33_CTR_RES1_LSB _u(31)
#define M33_CTR_RES1_ACCESS "RO"
#define M33_CTR_CWG_RESET _u(0x0)
#define M33_CTR_CWG_BITS _u(0x0f000000)
#define M33_CTR_CWG_MSB _u(27)
#define M33_CTR_CWG_LSB _u(24)
#define M33_CTR_CWG_ACCESS "RO"
#define M33_CTR_ERG_RESET _u(0x0)
#define M33_CTR_ERG_BITS _u(0x00f00000)
#define M33_CTR_ERG_MSB _u(23)
#define M33_CTR_ERG_LSB _u(20)
#define M33_CTR_ERG_ACCESS "RO"
#define M33_CTR_DMINLINE_RESET _u(0x0)
#define M33_CTR_DMINLINE_BITS _u(0x000f0000)
#define M33_CTR_DMINLINE_MSB _u(19)
#define M33_CTR_DMINLINE_LSB _u(16)
#define M33_CTR_DMINLINE_ACCESS "RO"
#define M33_CTR_RES1_1_RESET _u(0x3)
#define M33_CTR_RES1_1_BITS _u(0x0000c000)
#define M33_CTR_RES1_1_MSB _u(15)
#define M33_CTR_RES1_1_LSB _u(14)
#define M33_CTR_RES1_1_ACCESS "RO"
#define M33_CTR_IMINLINE_RESET _u(0x0)
#define M33_CTR_IMINLINE_BITS _u(0x0000000f)
#define M33_CTR_IMINLINE_MSB _u(3)
#define M33_CTR_IMINLINE_LSB _u(0)
#define M33_CTR_IMINLINE_ACCESS "RO"
#define M33_CPACR_OFFSET _u(0x0000ed88)
#define M33_CPACR_BITS _u(0x00f0ffff)
#define M33_CPACR_RESET _u(0x00000000)
#define M33_CPACR_CP11_RESET _u(0x0)
#define M33_CPACR_CP11_BITS _u(0x00c00000)
#define M33_CPACR_CP11_MSB _u(23)
#define M33_CPACR_CP11_LSB _u(22)
#define M33_CPACR_CP11_ACCESS "RW"
#define M33_CPACR_CP10_RESET _u(0x0)
#define M33_CPACR_CP10_BITS _u(0x00300000)
#define M33_CPACR_CP10_MSB _u(21)
#define M33_CPACR_CP10_LSB _u(20)
#define M33_CPACR_CP10_ACCESS "RW"
#define M33_CPACR_CP7_RESET _u(0x0)
#define M33_CPACR_CP7_BITS _u(0x0000c000)
#define M33_CPACR_CP7_MSB _u(15)
#define M33_CPACR_CP7_LSB _u(14)
#define M33_CPACR_CP7_ACCESS "RW"
#define M33_CPACR_CP6_RESET _u(0x0)
#define M33_CPACR_CP6_BITS _u(0x00003000)
#define M33_CPACR_CP6_MSB _u(13)
#define M33_CPACR_CP6_LSB _u(12)
#define M33_CPACR_CP6_ACCESS "RW"
#define M33_CPACR_CP5_RESET _u(0x0)
#define M33_CPACR_CP5_BITS _u(0x00000c00)
#define M33_CPACR_CP5_MSB _u(11)
#define M33_CPACR_CP5_LSB _u(10)
#define M33_CPACR_CP5_ACCESS "RW"
#define M33_CPACR_CP4_RESET _u(0x0)
#define M33_CPACR_CP4_BITS _u(0x00000300)
#define M33_CPACR_CP4_MSB _u(9)
#define M33_CPACR_CP4_LSB _u(8)
#define M33_CPACR_CP4_ACCESS "RW"
#define M33_CPACR_CP3_RESET _u(0x0)
#define M33_CPACR_CP3_BITS _u(0x000000c0)
#define M33_CPACR_CP3_MSB _u(7)
#define M33_CPACR_CP3_LSB _u(6)
#define M33_CPACR_CP3_ACCESS "RW"
#define M33_CPACR_CP2_RESET _u(0x0)
#define M33_CPACR_CP2_BITS _u(0x00000030)
#define M33_CPACR_CP2_MSB _u(5)
#define M33_CPACR_CP2_LSB _u(4)
#define M33_CPACR_CP2_ACCESS "RW"
#define M33_CPACR_CP1_RESET _u(0x0)
#define M33_CPACR_CP1_BITS _u(0x0000000c)
#define M33_CPACR_CP1_MSB _u(3)
#define M33_CPACR_CP1_LSB _u(2)
#define M33_CPACR_CP1_ACCESS "RW"
#define M33_CPACR_CP0_RESET _u(0x0)
#define M33_CPACR_CP0_BITS _u(0x00000003)
#define M33_CPACR_CP0_MSB _u(1)
#define M33_CPACR_CP0_LSB _u(0)
#define M33_CPACR_CP0_ACCESS "RW"
#define M33_NSACR_OFFSET _u(0x0000ed8c)
#define M33_NSACR_BITS _u(0x00000cff)
#define M33_NSACR_RESET _u(0x00000000)
#define M33_NSACR_CP11_RESET _u(0x0)
#define M33_NSACR_CP11_BITS _u(0x00000800)
#define M33_NSACR_CP11_MSB _u(11)
#define M33_NSACR_CP11_LSB _u(11)
#define M33_NSACR_CP11_ACCESS "RW"
#define M33_NSACR_CP10_RESET _u(0x0)
#define M33_NSACR_CP10_BITS _u(0x00000400)
#define M33_NSACR_CP10_MSB _u(10)
#define M33_NSACR_CP10_LSB _u(10)
#define M33_NSACR_CP10_ACCESS "RW"
#define M33_NSACR_CP7_RESET _u(0x0)
#define M33_NSACR_CP7_BITS _u(0x00000080)
#define M33_NSACR_CP7_MSB _u(7)
#define M33_NSACR_CP7_LSB _u(7)
#define M33_NSACR_CP7_ACCESS "RW"
#define M33_NSACR_CP6_RESET _u(0x0)
#define M33_NSACR_CP6_BITS _u(0x00000040)
#define M33_NSACR_CP6_MSB _u(6)
#define M33_NSACR_CP6_LSB _u(6)
#define M33_NSACR_CP6_ACCESS "RW"
#define M33_NSACR_CP5_RESET _u(0x0)
#define M33_NSACR_CP5_BITS _u(0x00000020)
#define M33_NSACR_CP5_MSB _u(5)
#define M33_NSACR_CP5_LSB _u(5)
#define M33_NSACR_CP5_ACCESS "RW"
#define M33_NSACR_CP4_RESET _u(0x0)
#define M33_NSACR_CP4_BITS _u(0x00000010)
#define M33_NSACR_CP4_MSB _u(4)
#define M33_NSACR_CP4_LSB _u(4)
#define M33_NSACR_CP4_ACCESS "RW"
#define M33_NSACR_CP3_RESET _u(0x0)
#define M33_NSACR_CP3_BITS _u(0x00000008)
#define M33_NSACR_CP3_MSB _u(3)
#define M33_NSACR_CP3_LSB _u(3)
#define M33_NSACR_CP3_ACCESS "RW"
#define M33_NSACR_CP2_RESET _u(0x0)
#define M33_NSACR_CP2_BITS _u(0x00000004)
#define M33_NSACR_CP2_MSB _u(2)
#define M33_NSACR_CP2_LSB _u(2)
#define M33_NSACR_CP2_ACCESS "RW"
#define M33_NSACR_CP1_RESET _u(0x0)
#define M33_NSACR_CP1_BITS _u(0x00000002)
#define M33_NSACR_CP1_MSB _u(1)
#define M33_NSACR_CP1_LSB _u(1)
#define M33_NSACR_CP1_ACCESS "RW"
#define M33_NSACR_CP0_RESET _u(0x0)
#define M33_NSACR_CP0_BITS _u(0x00000001)
#define M33_NSACR_CP0_MSB _u(0)
#define M33_NSACR_CP0_LSB _u(0)
#define M33_NSACR_CP0_ACCESS "RW"
#define M33_MPU_TYPE_OFFSET _u(0x0000ed90)
#define M33_MPU_TYPE_BITS _u(0x0000ff01)
#define M33_MPU_TYPE_RESET _u(0x00000800)
#define M33_MPU_TYPE_DREGION_RESET _u(0x08)
#define M33_MPU_TYPE_DREGION_BITS _u(0x0000ff00)
#define M33_MPU_TYPE_DREGION_MSB _u(15)
#define M33_MPU_TYPE_DREGION_LSB _u(8)
#define M33_MPU_TYPE_DREGION_ACCESS "RO"
#define M33_MPU_TYPE_SEPARATE_RESET _u(0x0)
#define M33_MPU_TYPE_SEPARATE_BITS _u(0x00000001)
#define M33_MPU_TYPE_SEPARATE_MSB _u(0)
#define M33_MPU_TYPE_SEPARATE_LSB _u(0)
#define M33_MPU_TYPE_SEPARATE_ACCESS "RO"
#define M33_MPU_CTRL_OFFSET _u(0x0000ed94)
#define M33_MPU_CTRL_BITS _u(0x00000007)
#define M33_MPU_CTRL_RESET _u(0x00000000)
#define M33_MPU_CTRL_PRIVDEFENA_RESET _u(0x0)
#define M33_MPU_CTRL_PRIVDEFENA_BITS _u(0x00000004)
#define M33_MPU_CTRL_PRIVDEFENA_MSB _u(2)
#define M33_MPU_CTRL_PRIVDEFENA_LSB _u(2)
#define M33_MPU_CTRL_PRIVDEFENA_ACCESS "RW"
#define M33_MPU_CTRL_HFNMIENA_RESET _u(0x0)
#define M33_MPU_CTRL_HFNMIENA_BITS _u(0x00000002)
#define M33_MPU_CTRL_HFNMIENA_MSB _u(1)
#define M33_MPU_CTRL_HFNMIENA_LSB _u(1)
#define M33_MPU_CTRL_HFNMIENA_ACCESS "RW"
#define M33_MPU_CTRL_ENABLE_RESET _u(0x0)
#define M33_MPU_CTRL_ENABLE_BITS _u(0x00000001)
#define M33_MPU_CTRL_ENABLE_MSB _u(0)
#define M33_MPU_CTRL_ENABLE_LSB _u(0)
#define M33_MPU_CTRL_ENABLE_ACCESS "RW"
#define M33_MPU_RNR_OFFSET _u(0x0000ed98)
#define M33_MPU_RNR_BITS _u(0x00000007)
#define M33_MPU_RNR_RESET _u(0x00000000)
#define M33_MPU_RNR_REGION_RESET _u(0x0)
#define M33_MPU_RNR_REGION_BITS _u(0x00000007)
#define M33_MPU_RNR_REGION_MSB _u(2)
#define M33_MPU_RNR_REGION_LSB _u(0)
#define M33_MPU_RNR_REGION_ACCESS "RW"
#define M33_MPU_RBAR_OFFSET _u(0x0000ed9c)
#define M33_MPU_RBAR_BITS _u(0xffffffff)
#define M33_MPU_RBAR_RESET _u(0x00000000)
#define M33_MPU_RBAR_BASE_RESET _u(0x0000000)
#define M33_MPU_RBAR_BASE_BITS _u(0xffffffe0)
#define M33_MPU_RBAR_BASE_MSB _u(31)
#define M33_MPU_RBAR_BASE_LSB _u(5)
#define M33_MPU_RBAR_BASE_ACCESS "RW"
#define M33_MPU_RBAR_SH_RESET _u(0x0)
#define M33_MPU_RBAR_SH_BITS _u(0x00000018)
#define M33_MPU_RBAR_SH_MSB _u(4)
#define M33_MPU_RBAR_SH_LSB _u(3)
#define M33_MPU_RBAR_SH_ACCESS "RW"
#define M33_MPU_RBAR_AP_RESET _u(0x0)
#define M33_MPU_RBAR_AP_BITS _u(0x00000006)
#define M33_MPU_RBAR_AP_MSB _u(2)
#define M33_MPU_RBAR_AP_LSB _u(1)
#define M33_MPU_RBAR_AP_ACCESS "RW"
#define M33_MPU_RBAR_XN_RESET _u(0x0)
#define M33_MPU_RBAR_XN_BITS _u(0x00000001)
#define M33_MPU_RBAR_XN_MSB _u(0)
#define M33_MPU_RBAR_XN_LSB _u(0)
#define M33_MPU_RBAR_XN_ACCESS "RW"
#define M33_MPU_RLAR_OFFSET _u(0x0000eda0)
#define M33_MPU_RLAR_BITS _u(0xffffffef)
#define M33_MPU_RLAR_RESET _u(0x00000000)
#define M33_MPU_RLAR_LIMIT_RESET _u(0x0000000)
#define M33_MPU_RLAR_LIMIT_BITS _u(0xffffffe0)
#define M33_MPU_RLAR_LIMIT_MSB _u(31)
#define M33_MPU_RLAR_LIMIT_LSB _u(5)
#define M33_MPU_RLAR_LIMIT_ACCESS "RW"
#define M33_MPU_RLAR_ATTRINDX_RESET _u(0x0)
#define M33_MPU_RLAR_ATTRINDX_BITS _u(0x0000000e)
#define M33_MPU_RLAR_ATTRINDX_MSB _u(3)
#define M33_MPU_RLAR_ATTRINDX_LSB _u(1)
#define M33_MPU_RLAR_ATTRINDX_ACCESS "RW"
#define M33_MPU_RLAR_EN_RESET _u(0x0)
#define M33_MPU_RLAR_EN_BITS _u(0x00000001)
#define M33_MPU_RLAR_EN_MSB _u(0)
#define M33_MPU_RLAR_EN_LSB _u(0)
#define M33_MPU_RLAR_EN_ACCESS "RW"
#define M33_MPU_RBAR_A1_OFFSET _u(0x0000eda4)
#define M33_MPU_RBAR_A1_BITS _u(0xffffffff)
#define M33_MPU_RBAR_A1_RESET _u(0x00000000)
#define M33_MPU_RBAR_A1_BASE_RESET _u(0x0000000)
#define M33_MPU_RBAR_A1_BASE_BITS _u(0xffffffe0)
#define M33_MPU_RBAR_A1_BASE_MSB _u(31)
#define M33_MPU_RBAR_A1_BASE_LSB _u(5)
#define M33_MPU_RBAR_A1_BASE_ACCESS "RW"
#define M33_MPU_RBAR_A1_SH_RESET _u(0x0)
#define M33_MPU_RBAR_A1_SH_BITS _u(0x00000018)
#define M33_MPU_RBAR_A1_SH_MSB _u(4)
#define M33_MPU_RBAR_A1_SH_LSB _u(3)
#define M33_MPU_RBAR_A1_SH_ACCESS "RW"
#define M33_MPU_RBAR_A1_AP_RESET _u(0x0)
#define M33_MPU_RBAR_A1_AP_BITS _u(0x00000006)
#define M33_MPU_RBAR_A1_AP_MSB _u(2)
#define M33_MPU_RBAR_A1_AP_LSB _u(1)
#define M33_MPU_RBAR_A1_AP_ACCESS "RW"
#define M33_MPU_RBAR_A1_XN_RESET _u(0x0)
#define M33_MPU_RBAR_A1_XN_BITS _u(0x00000001)
#define M33_MPU_RBAR_A1_XN_MSB _u(0)
#define M33_MPU_RBAR_A1_XN_LSB _u(0)
#define M33_MPU_RBAR_A1_XN_ACCESS "RW"
#define M33_MPU_RLAR_A1_OFFSET _u(0x0000eda8)
#define M33_MPU_RLAR_A1_BITS _u(0xffffffef)
#define M33_MPU_RLAR_A1_RESET _u(0x00000000)
#define M33_MPU_RLAR_A1_LIMIT_RESET _u(0x0000000)
#define M33_MPU_RLAR_A1_LIMIT_BITS _u(0xffffffe0)
#define M33_MPU_RLAR_A1_LIMIT_MSB _u(31)
#define M33_MPU_RLAR_A1_LIMIT_LSB _u(5)
#define M33_MPU_RLAR_A1_LIMIT_ACCESS "RW"
#define M33_MPU_RLAR_A1_ATTRINDX_RESET _u(0x0)
#define M33_MPU_RLAR_A1_ATTRINDX_BITS _u(0x0000000e)
#define M33_MPU_RLAR_A1_ATTRINDX_MSB _u(3)
#define M33_MPU_RLAR_A1_ATTRINDX_LSB _u(1)
#define M33_MPU_RLAR_A1_ATTRINDX_ACCESS "RW"
#define M33_MPU_RLAR_A1_EN_RESET _u(0x0)
#define M33_MPU_RLAR_A1_EN_BITS _u(0x00000001)
#define M33_MPU_RLAR_A1_EN_MSB _u(0)
#define M33_MPU_RLAR_A1_EN_LSB _u(0)
#define M33_MPU_RLAR_A1_EN_ACCESS "RW"
#define M33_MPU_RBAR_A2_OFFSET _u(0x0000edac)
#define M33_MPU_RBAR_A2_BITS _u(0xffffffff)
#define M33_MPU_RBAR_A2_RESET _u(0x00000000)
#define M33_MPU_RBAR_A2_BASE_RESET _u(0x0000000)
#define M33_MPU_RBAR_A2_BASE_BITS _u(0xffffffe0)
#define M33_MPU_RBAR_A2_BASE_MSB _u(31)
#define M33_MPU_RBAR_A2_BASE_LSB _u(5)
#define M33_MPU_RBAR_A2_BASE_ACCESS "RW"
#define M33_MPU_RBAR_A2_SH_RESET _u(0x0)
#define M33_MPU_RBAR_A2_SH_BITS _u(0x00000018)
#define M33_MPU_RBAR_A2_SH_MSB _u(4)
#define M33_MPU_RBAR_A2_SH_LSB _u(3)
#define M33_MPU_RBAR_A2_SH_ACCESS "RW"
#define M33_MPU_RBAR_A2_AP_RESET _u(0x0)
#define M33_MPU_RBAR_A2_AP_BITS _u(0x00000006)
#define M33_MPU_RBAR_A2_AP_MSB _u(2)
#define M33_MPU_RBAR_A2_AP_LSB _u(1)
#define M33_MPU_RBAR_A2_AP_ACCESS "RW"
#define M33_MPU_RBAR_A2_XN_RESET _u(0x0)
#define M33_MPU_RBAR_A2_XN_BITS _u(0x00000001)
#define M33_MPU_RBAR_A2_XN_MSB _u(0)
#define M33_MPU_RBAR_A2_XN_LSB _u(0)
#define M33_MPU_RBAR_A2_XN_ACCESS "RW"
#define M33_MPU_RLAR_A2_OFFSET _u(0x0000edb0)
#define M33_MPU_RLAR_A2_BITS _u(0xffffffef)
#define M33_MPU_RLAR_A2_RESET _u(0x00000000)
#define M33_MPU_RLAR_A2_LIMIT_RESET _u(0x0000000)
#define M33_MPU_RLAR_A2_LIMIT_BITS _u(0xffffffe0)
#define M33_MPU_RLAR_A2_LIMIT_MSB _u(31)
#define M33_MPU_RLAR_A2_LIMIT_LSB _u(5)
#define M33_MPU_RLAR_A2_LIMIT_ACCESS "RW"
#define M33_MPU_RLAR_A2_ATTRINDX_RESET _u(0x0)
#define M33_MPU_RLAR_A2_ATTRINDX_BITS _u(0x0000000e)
#define M33_MPU_RLAR_A2_ATTRINDX_MSB _u(3)
#define M33_MPU_RLAR_A2_ATTRINDX_LSB _u(1)
#define M33_MPU_RLAR_A2_ATTRINDX_ACCESS "RW"
#define M33_MPU_RLAR_A2_EN_RESET _u(0x0)
#define M33_MPU_RLAR_A2_EN_BITS _u(0x00000001)
#define M33_MPU_RLAR_A2_EN_MSB _u(0)
#define M33_MPU_RLAR_A2_EN_LSB _u(0)
#define M33_MPU_RLAR_A2_EN_ACCESS "RW"
#define M33_MPU_RBAR_A3_OFFSET _u(0x0000edb4)
#define M33_MPU_RBAR_A3_BITS _u(0xffffffff)
#define M33_MPU_RBAR_A3_RESET _u(0x00000000)
#define M33_MPU_RBAR_A3_BASE_RESET _u(0x0000000)
#define M33_MPU_RBAR_A3_BASE_BITS _u(0xffffffe0)
#define M33_MPU_RBAR_A3_BASE_MSB _u(31)
#define M33_MPU_RBAR_A3_BASE_LSB _u(5)
#define M33_MPU_RBAR_A3_BASE_ACCESS "RW"
#define M33_MPU_RBAR_A3_SH_RESET _u(0x0)
#define M33_MPU_RBAR_A3_SH_BITS _u(0x00000018)
#define M33_MPU_RBAR_A3_SH_MSB _u(4)
#define M33_MPU_RBAR_A3_SH_LSB _u(3)
#define M33_MPU_RBAR_A3_SH_ACCESS "RW"
#define M33_MPU_RBAR_A3_AP_RESET _u(0x0)
#define M33_MPU_RBAR_A3_AP_BITS _u(0x00000006)
#define M33_MPU_RBAR_A3_AP_MSB _u(2)
#define M33_MPU_RBAR_A3_AP_LSB _u(1)
#define M33_MPU_RBAR_A3_AP_ACCESS "RW"
#define M33_MPU_RBAR_A3_XN_RESET _u(0x0)
#define M33_MPU_RBAR_A3_XN_BITS _u(0x00000001)
#define M33_MPU_RBAR_A3_XN_MSB _u(0)
#define M33_MPU_RBAR_A3_XN_LSB _u(0)
#define M33_MPU_RBAR_A3_XN_ACCESS "RW"
#define M33_MPU_RLAR_A3_OFFSET _u(0x0000edb8)
#define M33_MPU_RLAR_A3_BITS _u(0xffffffef)
#define M33_MPU_RLAR_A3_RESET _u(0x00000000)
#define M33_MPU_RLAR_A3_LIMIT_RESET _u(0x0000000)
#define M33_MPU_RLAR_A3_LIMIT_BITS _u(0xffffffe0)
#define M33_MPU_RLAR_A3_LIMIT_MSB _u(31)
#define M33_MPU_RLAR_A3_LIMIT_LSB _u(5)
#define M33_MPU_RLAR_A3_LIMIT_ACCESS "RW"
#define M33_MPU_RLAR_A3_ATTRINDX_RESET _u(0x0)
#define M33_MPU_RLAR_A3_ATTRINDX_BITS _u(0x0000000e)
#define M33_MPU_RLAR_A3_ATTRINDX_MSB _u(3)
#define M33_MPU_RLAR_A3_ATTRINDX_LSB _u(1)
#define M33_MPU_RLAR_A3_ATTRINDX_ACCESS "RW"
#define M33_MPU_RLAR_A3_EN_RESET _u(0x0)
#define M33_MPU_RLAR_A3_EN_BITS _u(0x00000001)
#define M33_MPU_RLAR_A3_EN_MSB _u(0)
#define M33_MPU_RLAR_A3_EN_LSB _u(0)
#define M33_MPU_RLAR_A3_EN_ACCESS "RW"
#define M33_MPU_MAIR0_OFFSET _u(0x0000edc0)
#define M33_MPU_MAIR0_BITS _u(0xffffffff)
#define M33_MPU_MAIR0_RESET _u(0x00000000)
#define M33_MPU_MAIR0_ATTR3_RESET _u(0x00)
#define M33_MPU_MAIR0_ATTR3_BITS _u(0xff000000)
#define M33_MPU_MAIR0_ATTR3_MSB _u(31)
#define M33_MPU_MAIR0_ATTR3_LSB _u(24)
#define M33_MPU_MAIR0_ATTR3_ACCESS "RW"
#define M33_MPU_MAIR0_ATTR2_RESET _u(0x00)
#define M33_MPU_MAIR0_ATTR2_BITS _u(0x00ff0000)
#define M33_MPU_MAIR0_ATTR2_MSB _u(23)
#define M33_MPU_MAIR0_ATTR2_LSB _u(16)
#define M33_MPU_MAIR0_ATTR2_ACCESS "RW"
#define M33_MPU_MAIR0_ATTR1_RESET _u(0x00)
#define M33_MPU_MAIR0_ATTR1_BITS _u(0x0000ff00)
#define M33_MPU_MAIR0_ATTR1_MSB _u(15)
#define M33_MPU_MAIR0_ATTR1_LSB _u(8)
#define M33_MPU_MAIR0_ATTR1_ACCESS "RW"
#define M33_MPU_MAIR0_ATTR0_RESET _u(0x00)
#define M33_MPU_MAIR0_ATTR0_BITS _u(0x000000ff)
#define M33_MPU_MAIR0_ATTR0_MSB _u(7)
#define M33_MPU_MAIR0_ATTR0_LSB _u(0)
#define M33_MPU_MAIR0_ATTR0_ACCESS "RW"
#define M33_MPU_MAIR1_OFFSET _u(0x0000edc4)
#define M33_MPU_MAIR1_BITS _u(0xffffffff)
#define M33_MPU_MAIR1_RESET _u(0x00000000)
#define M33_MPU_MAIR1_ATTR7_RESET _u(0x00)
#define M33_MPU_MAIR1_ATTR7_BITS _u(0xff000000)
#define M33_MPU_MAIR1_ATTR7_MSB _u(31)
#define M33_MPU_MAIR1_ATTR7_LSB _u(24)
#define M33_MPU_MAIR1_ATTR7_ACCESS "RW"
#define M33_MPU_MAIR1_ATTR6_RESET _u(0x00)
#define M33_MPU_MAIR1_ATTR6_BITS _u(0x00ff0000)
#define M33_MPU_MAIR1_ATTR6_MSB _u(23)
#define M33_MPU_MAIR1_ATTR6_LSB _u(16)
#define M33_MPU_MAIR1_ATTR6_ACCESS "RW"
#define M33_MPU_MAIR1_ATTR5_RESET _u(0x00)
#define M33_MPU_MAIR1_ATTR5_BITS _u(0x0000ff00)
#define M33_MPU_MAIR1_ATTR5_MSB _u(15)
#define M33_MPU_MAIR1_ATTR5_LSB _u(8)
#define M33_MPU_MAIR1_ATTR5_ACCESS "RW"
#define M33_MPU_MAIR1_ATTR4_RESET _u(0x00)
#define M33_MPU_MAIR1_ATTR4_BITS _u(0x000000ff)
#define M33_MPU_MAIR1_ATTR4_MSB _u(7)
#define M33_MPU_MAIR1_ATTR4_LSB _u(0)
#define M33_MPU_MAIR1_ATTR4_ACCESS "RW"
#define M33_SAU_CTRL_OFFSET _u(0x0000edd0)
#define M33_SAU_CTRL_BITS _u(0x00000003)
#define M33_SAU_CTRL_RESET _u(0x00000000)
#define M33_SAU_CTRL_ALLNS_RESET _u(0x0)
#define M33_SAU_CTRL_ALLNS_BITS _u(0x00000002)
#define M33_SAU_CTRL_ALLNS_MSB _u(1)
#define M33_SAU_CTRL_ALLNS_LSB _u(1)
#define M33_SAU_CTRL_ALLNS_ACCESS "RW"
#define M33_SAU_CTRL_ENABLE_RESET _u(0x0)
#define M33_SAU_CTRL_ENABLE_BITS _u(0x00000001)
#define M33_SAU_CTRL_ENABLE_MSB _u(0)
#define M33_SAU_CTRL_ENABLE_LSB _u(0)
#define M33_SAU_CTRL_ENABLE_ACCESS "RW"
#define M33_SAU_TYPE_OFFSET _u(0x0000edd4)
#define M33_SAU_TYPE_BITS _u(0x000000ff)
#define M33_SAU_TYPE_RESET _u(0x00000008)
#define M33_SAU_TYPE_SREGION_RESET _u(0x08)
#define M33_SAU_TYPE_SREGION_BITS _u(0x000000ff)
#define M33_SAU_TYPE_SREGION_MSB _u(7)
#define M33_SAU_TYPE_SREGION_LSB _u(0)
#define M33_SAU_TYPE_SREGION_ACCESS "RO"
#define M33_SAU_RNR_OFFSET _u(0x0000edd8)
#define M33_SAU_RNR_BITS _u(0x000000ff)
#define M33_SAU_RNR_RESET _u(0x00000000)
#define M33_SAU_RNR_REGION_RESET _u(0x00)
#define M33_SAU_RNR_REGION_BITS _u(0x000000ff)
#define M33_SAU_RNR_REGION_MSB _u(7)
#define M33_SAU_RNR_REGION_LSB _u(0)
#define M33_SAU_RNR_REGION_ACCESS "RW"
#define M33_SAU_RBAR_OFFSET _u(0x0000eddc)
#define M33_SAU_RBAR_BITS _u(0xffffffe0)
#define M33_SAU_RBAR_RESET _u(0x00000000)
#define M33_SAU_RBAR_BADDR_RESET _u(0x0000000)
#define M33_SAU_RBAR_BADDR_BITS _u(0xffffffe0)
#define M33_SAU_RBAR_BADDR_MSB _u(31)
#define M33_SAU_RBAR_BADDR_LSB _u(5)
#define M33_SAU_RBAR_BADDR_ACCESS "RW"
#define M33_SAU_RLAR_OFFSET _u(0x0000ede0)
#define M33_SAU_RLAR_BITS _u(0xffffffe3)
#define M33_SAU_RLAR_RESET _u(0x00000000)
#define M33_SAU_RLAR_LADDR_RESET _u(0x0000000)
#define M33_SAU_RLAR_LADDR_BITS _u(0xffffffe0)
#define M33_SAU_RLAR_LADDR_MSB _u(31)
#define M33_SAU_RLAR_LADDR_LSB _u(5)
#define M33_SAU_RLAR_LADDR_ACCESS "RW"
#define M33_SAU_RLAR_NSC_RESET _u(0x0)
#define M33_SAU_RLAR_NSC_BITS _u(0x00000002)
#define M33_SAU_RLAR_NSC_MSB _u(1)
#define M33_SAU_RLAR_NSC_LSB _u(1)
#define M33_SAU_RLAR_NSC_ACCESS "RW"
#define M33_SAU_RLAR_ENABLE_RESET _u(0x0)
#define M33_SAU_RLAR_ENABLE_BITS _u(0x00000001)
#define M33_SAU_RLAR_ENABLE_MSB _u(0)
#define M33_SAU_RLAR_ENABLE_LSB _u(0)
#define M33_SAU_RLAR_ENABLE_ACCESS "RW"
#define M33_SFSR_OFFSET _u(0x0000ede4)
#define M33_SFSR_BITS _u(0x000000ff)
#define M33_SFSR_RESET _u(0x00000000)
#define M33_SFSR_LSERR_RESET _u(0x0)
#define M33_SFSR_LSERR_BITS _u(0x00000080)
#define M33_SFSR_LSERR_MSB _u(7)
#define M33_SFSR_LSERR_LSB _u(7)
#define M33_SFSR_LSERR_ACCESS "RW"
#define M33_SFSR_SFARVALID_RESET _u(0x0)
#define M33_SFSR_SFARVALID_BITS _u(0x00000040)
#define M33_SFSR_SFARVALID_MSB _u(6)
#define M33_SFSR_SFARVALID_LSB _u(6)
#define M33_SFSR_SFARVALID_ACCESS "RW"
#define M33_SFSR_LSPERR_RESET _u(0x0)
#define M33_SFSR_LSPERR_BITS _u(0x00000020)
#define M33_SFSR_LSPERR_MSB _u(5)
#define M33_SFSR_LSPERR_LSB _u(5)
#define M33_SFSR_LSPERR_ACCESS "RW"
#define M33_SFSR_INVTRAN_RESET _u(0x0)
#define M33_SFSR_INVTRAN_BITS _u(0x00000010)
#define M33_SFSR_INVTRAN_MSB _u(4)
#define M33_SFSR_INVTRAN_LSB _u(4)
#define M33_SFSR_INVTRAN_ACCESS "RW"
#define M33_SFSR_AUVIOL_RESET _u(0x0)
#define M33_SFSR_AUVIOL_BITS _u(0x00000008)
#define M33_SFSR_AUVIOL_MSB _u(3)
#define M33_SFSR_AUVIOL_LSB _u(3)
#define M33_SFSR_AUVIOL_ACCESS "RW"
#define M33_SFSR_INVER_RESET _u(0x0)
#define M33_SFSR_INVER_BITS _u(0x00000004)
#define M33_SFSR_INVER_MSB _u(2)
#define M33_SFSR_INVER_LSB _u(2)
#define M33_SFSR_INVER_ACCESS "RW"
#define M33_SFSR_INVIS_RESET _u(0x0)
#define M33_SFSR_INVIS_BITS _u(0x00000002)
#define M33_SFSR_INVIS_MSB _u(1)
#define M33_SFSR_INVIS_LSB _u(1)
#define M33_SFSR_INVIS_ACCESS "RW"
#define M33_SFSR_INVEP_RESET _u(0x0)
#define M33_SFSR_INVEP_BITS _u(0x00000001)
#define M33_SFSR_INVEP_MSB _u(0)
#define M33_SFSR_INVEP_LSB _u(0)
#define M33_SFSR_INVEP_ACCESS "RW"
#define M33_SFAR_OFFSET _u(0x0000ede8)
#define M33_SFAR_BITS _u(0xffffffff)
#define M33_SFAR_RESET _u(0x00000000)
#define M33_SFAR_ADDRESS_RESET _u(0x00000000)
#define M33_SFAR_ADDRESS_BITS _u(0xffffffff)
#define M33_SFAR_ADDRESS_MSB _u(31)
#define M33_SFAR_ADDRESS_LSB _u(0)
#define M33_SFAR_ADDRESS_ACCESS "RW"
#define M33_DHCSR_OFFSET _u(0x0000edf0)
#define M33_DHCSR_BITS _u(0x071f002f)
#define M33_DHCSR_RESET _u(0x00000000)
#define M33_DHCSR_S_RESTART_ST_RESET _u(0x0)
#define M33_DHCSR_S_RESTART_ST_BITS _u(0x04000000)
#define M33_DHCSR_S_RESTART_ST_MSB _u(26)
#define M33_DHCSR_S_RESTART_ST_LSB _u(26)
#define M33_DHCSR_S_RESTART_ST_ACCESS "RO"
#define M33_DHCSR_S_RESET_ST_RESET _u(0x0)
#define M33_DHCSR_S_RESET_ST_BITS _u(0x02000000)
#define M33_DHCSR_S_RESET_ST_MSB _u(25)
#define M33_DHCSR_S_RESET_ST_LSB _u(25)
#define M33_DHCSR_S_RESET_ST_ACCESS "RO"
#define M33_DHCSR_S_RETIRE_ST_RESET _u(0x0)
#define M33_DHCSR_S_RETIRE_ST_BITS _u(0x01000000)
#define M33_DHCSR_S_RETIRE_ST_MSB _u(24)
#define M33_DHCSR_S_RETIRE_ST_LSB _u(24)
#define M33_DHCSR_S_RETIRE_ST_ACCESS "RO"
#define M33_DHCSR_S_SDE_RESET _u(0x0)
#define M33_DHCSR_S_SDE_BITS _u(0x00100000)
#define M33_DHCSR_S_SDE_MSB _u(20)
#define M33_DHCSR_S_SDE_LSB _u(20)
#define M33_DHCSR_S_SDE_ACCESS "RO"
#define M33_DHCSR_S_LOCKUP_RESET _u(0x0)
#define M33_DHCSR_S_LOCKUP_BITS _u(0x00080000)
#define M33_DHCSR_S_LOCKUP_MSB _u(19)
#define M33_DHCSR_S_LOCKUP_LSB _u(19)
#define M33_DHCSR_S_LOCKUP_ACCESS "RO"
#define M33_DHCSR_S_SLEEP_RESET _u(0x0)
#define M33_DHCSR_S_SLEEP_BITS _u(0x00040000)
#define M33_DHCSR_S_SLEEP_MSB _u(18)
#define M33_DHCSR_S_SLEEP_LSB _u(18)
#define M33_DHCSR_S_SLEEP_ACCESS "RO"
#define M33_DHCSR_S_HALT_RESET _u(0x0)
#define M33_DHCSR_S_HALT_BITS _u(0x00020000)
#define M33_DHCSR_S_HALT_MSB _u(17)
#define M33_DHCSR_S_HALT_LSB _u(17)
#define M33_DHCSR_S_HALT_ACCESS "RO"
#define M33_DHCSR_S_REGRDY_RESET _u(0x0)
#define M33_DHCSR_S_REGRDY_BITS _u(0x00010000)
#define M33_DHCSR_S_REGRDY_MSB _u(16)
#define M33_DHCSR_S_REGRDY_LSB _u(16)
#define M33_DHCSR_S_REGRDY_ACCESS "RO"
#define M33_DHCSR_C_SNAPSTALL_RESET _u(0x0)
#define M33_DHCSR_C_SNAPSTALL_BITS _u(0x00000020)
#define M33_DHCSR_C_SNAPSTALL_MSB _u(5)
#define M33_DHCSR_C_SNAPSTALL_LSB _u(5)
#define M33_DHCSR_C_SNAPSTALL_ACCESS "RW"
#define M33_DHCSR_C_MASKINTS_RESET _u(0x0)
#define M33_DHCSR_C_MASKINTS_BITS _u(0x00000008)
#define M33_DHCSR_C_MASKINTS_MSB _u(3)
#define M33_DHCSR_C_MASKINTS_LSB _u(3)
#define M33_DHCSR_C_MASKINTS_ACCESS "RW"
#define M33_DHCSR_C_STEP_RESET _u(0x0)
#define M33_DHCSR_C_STEP_BITS _u(0x00000004)
#define M33_DHCSR_C_STEP_MSB _u(2)
#define M33_DHCSR_C_STEP_LSB _u(2)
#define M33_DHCSR_C_STEP_ACCESS "RW"
#define M33_DHCSR_C_HALT_RESET _u(0x0)
#define M33_DHCSR_C_HALT_BITS _u(0x00000002)
#define M33_DHCSR_C_HALT_MSB _u(1)
#define M33_DHCSR_C_HALT_LSB _u(1)
#define M33_DHCSR_C_HALT_ACCESS "RW"
#define M33_DHCSR_C_DEBUGEN_RESET _u(0x0)
#define M33_DHCSR_C_DEBUGEN_BITS _u(0x00000001)
#define M33_DHCSR_C_DEBUGEN_MSB _u(0)
#define M33_DHCSR_C_DEBUGEN_LSB _u(0)
#define M33_DHCSR_C_DEBUGEN_ACCESS "RW"
#define M33_DCRSR_OFFSET _u(0x0000edf4)
#define M33_DCRSR_BITS _u(0x0001007f)
#define M33_DCRSR_RESET _u(0x00000000)
#define M33_DCRSR_REGWNR_RESET _u(0x0)
#define M33_DCRSR_REGWNR_BITS _u(0x00010000)
#define M33_DCRSR_REGWNR_MSB _u(16)
#define M33_DCRSR_REGWNR_LSB _u(16)
#define M33_DCRSR_REGWNR_ACCESS "RW"
#define M33_DCRSR_REGSEL_RESET _u(0x00)
#define M33_DCRSR_REGSEL_BITS _u(0x0000007f)
#define M33_DCRSR_REGSEL_MSB _u(6)
#define M33_DCRSR_REGSEL_LSB _u(0)
#define M33_DCRSR_REGSEL_ACCESS "RW"
#define M33_DCRDR_OFFSET _u(0x0000edf8)
#define M33_DCRDR_BITS _u(0xffffffff)
#define M33_DCRDR_RESET _u(0x00000000)
#define M33_DCRDR_DBGTMP_RESET _u(0x00000000)
#define M33_DCRDR_DBGTMP_BITS _u(0xffffffff)
#define M33_DCRDR_DBGTMP_MSB _u(31)
#define M33_DCRDR_DBGTMP_LSB _u(0)
#define M33_DCRDR_DBGTMP_ACCESS "RW"
#define M33_DEMCR_OFFSET _u(0x0000edfc)
#define M33_DEMCR_BITS _u(0x011f0ff1)
#define M33_DEMCR_RESET _u(0x00000000)
#define M33_DEMCR_TRCENA_RESET _u(0x0)
#define M33_DEMCR_TRCENA_BITS _u(0x01000000)
#define M33_DEMCR_TRCENA_MSB _u(24)
#define M33_DEMCR_TRCENA_LSB _u(24)
#define M33_DEMCR_TRCENA_ACCESS "RW"
#define M33_DEMCR_SDME_RESET _u(0x0)
#define M33_DEMCR_SDME_BITS _u(0x00100000)
#define M33_DEMCR_SDME_MSB _u(20)
#define M33_DEMCR_SDME_LSB _u(20)
#define M33_DEMCR_SDME_ACCESS "RO"
#define M33_DEMCR_MON_REQ_RESET _u(0x0)
#define M33_DEMCR_MON_REQ_BITS _u(0x00080000)
#define M33_DEMCR_MON_REQ_MSB _u(19)
#define M33_DEMCR_MON_REQ_LSB _u(19)
#define M33_DEMCR_MON_REQ_ACCESS "RW"
#define M33_DEMCR_MON_STEP_RESET _u(0x0)
#define M33_DEMCR_MON_STEP_BITS _u(0x00040000)
#define M33_DEMCR_MON_STEP_MSB _u(18)
#define M33_DEMCR_MON_STEP_LSB _u(18)
#define M33_DEMCR_MON_STEP_ACCESS "RW"
#define M33_DEMCR_MON_PEND_RESET _u(0x0)
#define M33_DEMCR_MON_PEND_BITS _u(0x00020000)
#define M33_DEMCR_MON_PEND_MSB _u(17)
#define M33_DEMCR_MON_PEND_LSB _u(17)
#define M33_DEMCR_MON_PEND_ACCESS "RW"
#define M33_DEMCR_MON_EN_RESET _u(0x0)
#define M33_DEMCR_MON_EN_BITS _u(0x00010000)
#define M33_DEMCR_MON_EN_MSB _u(16)
#define M33_DEMCR_MON_EN_LSB _u(16)
#define M33_DEMCR_MON_EN_ACCESS "RW"
#define M33_DEMCR_VC_SFERR_RESET _u(0x0)
#define M33_DEMCR_VC_SFERR_BITS _u(0x00000800)
#define M33_DEMCR_VC_SFERR_MSB _u(11)
#define M33_DEMCR_VC_SFERR_LSB _u(11)
#define M33_DEMCR_VC_SFERR_ACCESS "RW"
#define M33_DEMCR_VC_HARDERR_RESET _u(0x0)
#define M33_DEMCR_VC_HARDERR_BITS _u(0x00000400)
#define M33_DEMCR_VC_HARDERR_MSB _u(10)
#define M33_DEMCR_VC_HARDERR_LSB _u(10)
#define M33_DEMCR_VC_HARDERR_ACCESS "RW"
#define M33_DEMCR_VC_INTERR_RESET _u(0x0)
#define M33_DEMCR_VC_INTERR_BITS _u(0x00000200)
#define M33_DEMCR_VC_INTERR_MSB _u(9)
#define M33_DEMCR_VC_INTERR_LSB _u(9)
#define M33_DEMCR_VC_INTERR_ACCESS "RW"
#define M33_DEMCR_VC_BUSERR_RESET _u(0x0)
#define M33_DEMCR_VC_BUSERR_BITS _u(0x00000100)
#define M33_DEMCR_VC_BUSERR_MSB _u(8)
#define M33_DEMCR_VC_BUSERR_LSB _u(8)
#define M33_DEMCR_VC_BUSERR_ACCESS "RW"
#define M33_DEMCR_VC_STATERR_RESET _u(0x0)
#define M33_DEMCR_VC_STATERR_BITS _u(0x00000080)
#define M33_DEMCR_VC_STATERR_MSB _u(7)
#define M33_DEMCR_VC_STATERR_LSB _u(7)
#define M33_DEMCR_VC_STATERR_ACCESS "RW"
#define M33_DEMCR_VC_CHKERR_RESET _u(0x0)
#define M33_DEMCR_VC_CHKERR_BITS _u(0x00000040)
#define M33_DEMCR_VC_CHKERR_MSB _u(6)
#define M33_DEMCR_VC_CHKERR_LSB _u(6)
#define M33_DEMCR_VC_CHKERR_ACCESS "RW"
#define M33_DEMCR_VC_NOCPERR_RESET _u(0x0)
#define M33_DEMCR_VC_NOCPERR_BITS _u(0x00000020)
#define M33_DEMCR_VC_NOCPERR_MSB _u(5)
#define M33_DEMCR_VC_NOCPERR_LSB _u(5)
#define M33_DEMCR_VC_NOCPERR_ACCESS "RW"
#define M33_DEMCR_VC_MMERR_RESET _u(0x0)
#define M33_DEMCR_VC_MMERR_BITS _u(0x00000010)
#define M33_DEMCR_VC_MMERR_MSB _u(4)
#define M33_DEMCR_VC_MMERR_LSB _u(4)
#define M33_DEMCR_VC_MMERR_ACCESS "RW"
#define M33_DEMCR_VC_CORERESET_RESET _u(0x0)
#define M33_DEMCR_VC_CORERESET_BITS _u(0x00000001)
#define M33_DEMCR_VC_CORERESET_MSB _u(0)
#define M33_DEMCR_VC_CORERESET_LSB _u(0)
#define M33_DEMCR_VC_CORERESET_ACCESS "RW"
#define M33_DSCSR_OFFSET _u(0x0000ee08)
#define M33_DSCSR_BITS _u(0x00030003)
#define M33_DSCSR_RESET _u(0x00000000)
#define M33_DSCSR_CDSKEY_RESET _u(0x0)
#define M33_DSCSR_CDSKEY_BITS _u(0x00020000)
#define M33_DSCSR_CDSKEY_MSB _u(17)
#define M33_DSCSR_CDSKEY_LSB _u(17)
#define M33_DSCSR_CDSKEY_ACCESS "RW"
#define M33_DSCSR_CDS_RESET _u(0x0)
#define M33_DSCSR_CDS_BITS _u(0x00010000)
#define M33_DSCSR_CDS_MSB _u(16)
#define M33_DSCSR_CDS_LSB _u(16)
#define M33_DSCSR_CDS_ACCESS "RW"
#define M33_DSCSR_SBRSEL_RESET _u(0x0)
#define M33_DSCSR_SBRSEL_BITS _u(0x00000002)
#define M33_DSCSR_SBRSEL_MSB _u(1)
#define M33_DSCSR_SBRSEL_LSB _u(1)
#define M33_DSCSR_SBRSEL_ACCESS "RW"
#define M33_DSCSR_SBRSELEN_RESET _u(0x0)
#define M33_DSCSR_SBRSELEN_BITS _u(0x00000001)
#define M33_DSCSR_SBRSELEN_MSB _u(0)
#define M33_DSCSR_SBRSELEN_LSB _u(0)
#define M33_DSCSR_SBRSELEN_ACCESS "RW"
#define M33_STIR_OFFSET _u(0x0000ef00)
#define M33_STIR_BITS _u(0x000001ff)
#define M33_STIR_RESET _u(0x00000000)
#define M33_STIR_INTID_RESET _u(0x000)
#define M33_STIR_INTID_BITS _u(0x000001ff)
#define M33_STIR_INTID_MSB _u(8)
#define M33_STIR_INTID_LSB _u(0)
#define M33_STIR_INTID_ACCESS "RW"
#define M33_FPCCR_OFFSET _u(0x0000ef34)
#define M33_FPCCR_BITS _u(0xfc0007ff)
#define M33_FPCCR_RESET _u(0x20000472)
#define M33_FPCCR_ASPEN_RESET _u(0x0)
#define M33_FPCCR_ASPEN_BITS _u(0x80000000)
#define M33_FPCCR_ASPEN_MSB _u(31)
#define M33_FPCCR_ASPEN_LSB _u(31)
#define M33_FPCCR_ASPEN_ACCESS "RW"
#define M33_FPCCR_LSPEN_RESET _u(0x0)
#define M33_FPCCR_LSPEN_BITS _u(0x40000000)
#define M33_FPCCR_LSPEN_MSB _u(30)
#define M33_FPCCR_LSPEN_LSB _u(30)
#define M33_FPCCR_LSPEN_ACCESS "RW"
#define M33_FPCCR_LSPENS_RESET _u(0x1)
#define M33_FPCCR_LSPENS_BITS _u(0x20000000)
#define M33_FPCCR_LSPENS_MSB _u(29)
#define M33_FPCCR_LSPENS_LSB _u(29)
#define M33_FPCCR_LSPENS_ACCESS "RW"
#define M33_FPCCR_CLRONRET_RESET _u(0x0)
#define M33_FPCCR_CLRONRET_BITS _u(0x10000000)
#define M33_FPCCR_CLRONRET_MSB _u(28)
#define M33_FPCCR_CLRONRET_LSB _u(28)
#define M33_FPCCR_CLRONRET_ACCESS "RW"
#define M33_FPCCR_CLRONRETS_RESET _u(0x0)
#define M33_FPCCR_CLRONRETS_BITS _u(0x08000000)
#define M33_FPCCR_CLRONRETS_MSB _u(27)
#define M33_FPCCR_CLRONRETS_LSB _u(27)
#define M33_FPCCR_CLRONRETS_ACCESS "RW"
#define M33_FPCCR_TS_RESET _u(0x0)
#define M33_FPCCR_TS_BITS _u(0x04000000)
#define M33_FPCCR_TS_MSB _u(26)
#define M33_FPCCR_TS_LSB _u(26)
#define M33_FPCCR_TS_ACCESS "RW"
#define M33_FPCCR_UFRDY_RESET _u(0x1)
#define M33_FPCCR_UFRDY_BITS _u(0x00000400)
#define M33_FPCCR_UFRDY_MSB _u(10)
#define M33_FPCCR_UFRDY_LSB _u(10)
#define M33_FPCCR_UFRDY_ACCESS "RW"
#define M33_FPCCR_SPLIMVIOL_RESET _u(0x0)
#define M33_FPCCR_SPLIMVIOL_BITS _u(0x00000200)
#define M33_FPCCR_SPLIMVIOL_MSB _u(9)
#define M33_FPCCR_SPLIMVIOL_LSB _u(9)
#define M33_FPCCR_SPLIMVIOL_ACCESS "RW"
#define M33_FPCCR_MONRDY_RESET _u(0x0)
#define M33_FPCCR_MONRDY_BITS _u(0x00000100)
#define M33_FPCCR_MONRDY_MSB _u(8)
#define M33_FPCCR_MONRDY_LSB _u(8)
#define M33_FPCCR_MONRDY_ACCESS "RW"
#define M33_FPCCR_SFRDY_RESET _u(0x0)
#define M33_FPCCR_SFRDY_BITS _u(0x00000080)
#define M33_FPCCR_SFRDY_MSB _u(7)
#define M33_FPCCR_SFRDY_LSB _u(7)
#define M33_FPCCR_SFRDY_ACCESS "RW"
#define M33_FPCCR_BFRDY_RESET _u(0x1)
#define M33_FPCCR_BFRDY_BITS _u(0x00000040)
#define M33_FPCCR_BFRDY_MSB _u(6)
#define M33_FPCCR_BFRDY_LSB _u(6)
#define M33_FPCCR_BFRDY_ACCESS "RW"
#define M33_FPCCR_MMRDY_RESET _u(0x1)
#define M33_FPCCR_MMRDY_BITS _u(0x00000020)
#define M33_FPCCR_MMRDY_MSB _u(5)
#define M33_FPCCR_MMRDY_LSB _u(5)
#define M33_FPCCR_MMRDY_ACCESS "RW"
#define M33_FPCCR_HFRDY_RESET _u(0x1)
#define M33_FPCCR_HFRDY_BITS _u(0x00000010)
#define M33_FPCCR_HFRDY_MSB _u(4)
#define M33_FPCCR_HFRDY_LSB _u(4)
#define M33_FPCCR_HFRDY_ACCESS "RW"
#define M33_FPCCR_THREAD_RESET _u(0x0)
#define M33_FPCCR_THREAD_BITS _u(0x00000008)
#define M33_FPCCR_THREAD_MSB _u(3)
#define M33_FPCCR_THREAD_LSB _u(3)
#define M33_FPCCR_THREAD_ACCESS "RW"
#define M33_FPCCR_S_RESET _u(0x0)
#define M33_FPCCR_S_BITS _u(0x00000004)
#define M33_FPCCR_S_MSB _u(2)
#define M33_FPCCR_S_LSB _u(2)
#define M33_FPCCR_S_ACCESS "RW"
#define M33_FPCCR_USER_RESET _u(0x1)
#define M33_FPCCR_USER_BITS _u(0x00000002)
#define M33_FPCCR_USER_MSB _u(1)
#define M33_FPCCR_USER_LSB _u(1)
#define M33_FPCCR_USER_ACCESS "RW"
#define M33_FPCCR_LSPACT_RESET _u(0x0)
#define M33_FPCCR_LSPACT_BITS _u(0x00000001)
#define M33_FPCCR_LSPACT_MSB _u(0)
#define M33_FPCCR_LSPACT_LSB _u(0)
#define M33_FPCCR_LSPACT_ACCESS "RW"
#define M33_FPCAR_OFFSET _u(0x0000ef38)
#define M33_FPCAR_BITS _u(0xfffffff8)
#define M33_FPCAR_RESET _u(0x00000000)
#define M33_FPCAR_ADDRESS_RESET _u(0x00000000)
#define M33_FPCAR_ADDRESS_BITS _u(0xfffffff8)
#define M33_FPCAR_ADDRESS_MSB _u(31)
#define M33_FPCAR_ADDRESS_LSB _u(3)
#define M33_FPCAR_ADDRESS_ACCESS "RW"
#define M33_FPDSCR_OFFSET _u(0x0000ef3c)
#define M33_FPDSCR_BITS _u(0x07c00000)
#define M33_FPDSCR_RESET _u(0x00000000)
#define M33_FPDSCR_AHP_RESET _u(0x0)
#define M33_FPDSCR_AHP_BITS _u(0x04000000)
#define M33_FPDSCR_AHP_MSB _u(26)
#define M33_FPDSCR_AHP_LSB _u(26)
#define M33_FPDSCR_AHP_ACCESS "RW"
#define M33_FPDSCR_DN_RESET _u(0x0)
#define M33_FPDSCR_DN_BITS _u(0x02000000)
#define M33_FPDSCR_DN_MSB _u(25)
#define M33_FPDSCR_DN_LSB _u(25)
#define M33_FPDSCR_DN_ACCESS "RW"
#define M33_FPDSCR_FZ_RESET _u(0x0)
#define M33_FPDSCR_FZ_BITS _u(0x01000000)
#define M33_FPDSCR_FZ_MSB _u(24)
#define M33_FPDSCR_FZ_LSB _u(24)
#define M33_FPDSCR_FZ_ACCESS "RW"
#define M33_FPDSCR_RMODE_RESET _u(0x0)
#define M33_FPDSCR_RMODE_BITS _u(0x00c00000)
#define M33_FPDSCR_RMODE_MSB _u(23)
#define M33_FPDSCR_RMODE_LSB _u(22)
#define M33_FPDSCR_RMODE_ACCESS "RW"
#define M33_MVFR0_OFFSET _u(0x0000ef40)
#define M33_MVFR0_BITS _u(0xf0ff0fff)
#define M33_MVFR0_RESET _u(0x60540601)
#define M33_MVFR0_FPROUND_RESET _u(0x6)
#define M33_MVFR0_FPROUND_BITS _u(0xf0000000)
#define M33_MVFR0_FPROUND_MSB _u(31)
#define M33_MVFR0_FPROUND_LSB _u(28)
#define M33_MVFR0_FPROUND_ACCESS "RO"
#define M33_MVFR0_FPSQRT_RESET _u(0x5)
#define M33_MVFR0_FPSQRT_BITS _u(0x00f00000)
#define M33_MVFR0_FPSQRT_MSB _u(23)
#define M33_MVFR0_FPSQRT_LSB _u(20)
#define M33_MVFR0_FPSQRT_ACCESS "RO"
#define M33_MVFR0_FPDIVIDE_RESET _u(0x4)
#define M33_MVFR0_FPDIVIDE_BITS _u(0x000f0000)
#define M33_MVFR0_FPDIVIDE_MSB _u(19)
#define M33_MVFR0_FPDIVIDE_LSB _u(16)
#define M33_MVFR0_FPDIVIDE_ACCESS "RO"
#define M33_MVFR0_FPDP_RESET _u(0x6)
#define M33_MVFR0_FPDP_BITS _u(0x00000f00)
#define M33_MVFR0_FPDP_MSB _u(11)
#define M33_MVFR0_FPDP_LSB _u(8)
#define M33_MVFR0_FPDP_ACCESS "RO"
#define M33_MVFR0_FPSP_RESET _u(0x0)
#define M33_MVFR0_FPSP_BITS _u(0x000000f0)
#define M33_MVFR0_FPSP_MSB _u(7)
#define M33_MVFR0_FPSP_LSB _u(4)
#define M33_MVFR0_FPSP_ACCESS "RO"
#define M33_MVFR0_SIMDREG_RESET _u(0x1)
#define M33_MVFR0_SIMDREG_BITS _u(0x0000000f)
#define M33_MVFR0_SIMDREG_MSB _u(3)
#define M33_MVFR0_SIMDREG_LSB _u(0)
#define M33_MVFR0_SIMDREG_ACCESS "RO"
#define M33_MVFR1_OFFSET _u(0x0000ef44)
#define M33_MVFR1_BITS _u(0xff0000ff)
#define M33_MVFR1_RESET _u(0x85000089)
#define M33_MVFR1_FMAC_RESET _u(0x8)
#define M33_MVFR1_FMAC_BITS _u(0xf0000000)
#define M33_MVFR1_FMAC_MSB _u(31)
#define M33_MVFR1_FMAC_LSB _u(28)
#define M33_MVFR1_FMAC_ACCESS "RO"
#define M33_MVFR1_FPHP_RESET _u(0x5)
#define M33_MVFR1_FPHP_BITS _u(0x0f000000)
#define M33_MVFR1_FPHP_MSB _u(27)
#define M33_MVFR1_FPHP_LSB _u(24)
#define M33_MVFR1_FPHP_ACCESS "RO"
#define M33_MVFR1_FPDNAN_RESET _u(0x8)
#define M33_MVFR1_FPDNAN_BITS _u(0x000000f0)
#define M33_MVFR1_FPDNAN_MSB _u(7)
#define M33_MVFR1_FPDNAN_LSB _u(4)
#define M33_MVFR1_FPDNAN_ACCESS "RO"
#define M33_MVFR1_FPFTZ_RESET _u(0x9)
#define M33_MVFR1_FPFTZ_BITS _u(0x0000000f)
#define M33_MVFR1_FPFTZ_MSB _u(3)
#define M33_MVFR1_FPFTZ_LSB _u(0)
#define M33_MVFR1_FPFTZ_ACCESS "RO"
#define M33_MVFR2_OFFSET _u(0x0000ef48)
#define M33_MVFR2_BITS _u(0x000000f0)
#define M33_MVFR2_RESET _u(0x00000060)
#define M33_MVFR2_FPMISC_RESET _u(0x6)
#define M33_MVFR2_FPMISC_BITS _u(0x000000f0)
#define M33_MVFR2_FPMISC_MSB _u(7)
#define M33_MVFR2_FPMISC_LSB _u(4)
#define M33_MVFR2_FPMISC_ACCESS "RO"
#define M33_DDEVARCH_OFFSET _u(0x0000efbc)
#define M33_DDEVARCH_BITS _u(0xffffffff)
#define M33_DDEVARCH_RESET _u(0x47702a04)
#define M33_DDEVARCH_ARCHITECT_RESET _u(0x23b)
#define M33_DDEVARCH_ARCHITECT_BITS _u(0xffe00000)
#define M33_DDEVARCH_ARCHITECT_MSB _u(31)
#define M33_DDEVARCH_ARCHITECT_LSB _u(21)
#define M33_DDEVARCH_ARCHITECT_ACCESS "RO"
#define M33_DDEVARCH_PRESENT_RESET _u(0x1)
#define M33_DDEVARCH_PRESENT_BITS _u(0x00100000)
#define M33_DDEVARCH_PRESENT_MSB _u(20)
#define M33_DDEVARCH_PRESENT_LSB _u(20)
#define M33_DDEVARCH_PRESENT_ACCESS "RO"
#define M33_DDEVARCH_REVISION_RESET _u(0x0)
#define M33_DDEVARCH_REVISION_BITS _u(0x000f0000)
#define M33_DDEVARCH_REVISION_MSB _u(19)
#define M33_DDEVARCH_REVISION_LSB _u(16)
#define M33_DDEVARCH_REVISION_ACCESS "RO"
#define M33_DDEVARCH_ARCHVER_RESET _u(0x2)
#define M33_DDEVARCH_ARCHVER_BITS _u(0x0000f000)
#define M33_DDEVARCH_ARCHVER_MSB _u(15)
#define M33_DDEVARCH_ARCHVER_LSB _u(12)
#define M33_DDEVARCH_ARCHVER_ACCESS "RO"
#define M33_DDEVARCH_ARCHPART_RESET _u(0xa04)
#define M33_DDEVARCH_ARCHPART_BITS _u(0x00000fff)
#define M33_DDEVARCH_ARCHPART_MSB _u(11)
#define M33_DDEVARCH_ARCHPART_LSB _u(0)
#define M33_DDEVARCH_ARCHPART_ACCESS "RO"
#define M33_DDEVTYPE_OFFSET _u(0x0000efcc)
#define M33_DDEVTYPE_BITS _u(0x000000ff)
#define M33_DDEVTYPE_RESET _u(0x00000000)
#define M33_DDEVTYPE_SUB_RESET _u(0x0)
#define M33_DDEVTYPE_SUB_BITS _u(0x000000f0)
#define M33_DDEVTYPE_SUB_MSB _u(7)
#define M33_DDEVTYPE_SUB_LSB _u(4)
#define M33_DDEVTYPE_SUB_ACCESS "RO"
#define M33_DDEVTYPE_MAJOR_RESET _u(0x0)
#define M33_DDEVTYPE_MAJOR_BITS _u(0x0000000f)
#define M33_DDEVTYPE_MAJOR_MSB _u(3)
#define M33_DDEVTYPE_MAJOR_LSB _u(0)
#define M33_DDEVTYPE_MAJOR_ACCESS "RO"
#define M33_DPIDR4_OFFSET _u(0x0000efd0)
#define M33_DPIDR4_BITS _u(0x000000ff)
#define M33_DPIDR4_RESET _u(0x00000004)
#define M33_DPIDR4_SIZE_RESET _u(0x0)
#define M33_DPIDR4_SIZE_BITS _u(0x000000f0)
#define M33_DPIDR4_SIZE_MSB _u(7)
#define M33_DPIDR4_SIZE_LSB _u(4)
#define M33_DPIDR4_SIZE_ACCESS "RO"
#define M33_DPIDR4_DES_2_RESET _u(0x4)
#define M33_DPIDR4_DES_2_BITS _u(0x0000000f)
#define M33_DPIDR4_DES_2_MSB _u(3)
#define M33_DPIDR4_DES_2_LSB _u(0)
#define M33_DPIDR4_DES_2_ACCESS "RO"
#define M33_DPIDR5_OFFSET _u(0x0000efd4)
#define M33_DPIDR5_BITS _u(0x00000000)
#define M33_DPIDR5_RESET _u(0x00000000)
#define M33_DPIDR5_MSB _u(31)
#define M33_DPIDR5_LSB _u(0)
#define M33_DPIDR5_ACCESS "RW"
#define M33_DPIDR6_OFFSET _u(0x0000efd8)
#define M33_DPIDR6_BITS _u(0x00000000)
#define M33_DPIDR6_RESET _u(0x00000000)
#define M33_DPIDR6_MSB _u(31)
#define M33_DPIDR6_LSB _u(0)
#define M33_DPIDR6_ACCESS "RW"
#define M33_DPIDR7_OFFSET _u(0x0000efdc)
#define M33_DPIDR7_BITS _u(0x00000000)
#define M33_DPIDR7_RESET _u(0x00000000)
#define M33_DPIDR7_MSB _u(31)
#define M33_DPIDR7_LSB _u(0)
#define M33_DPIDR7_ACCESS "RW"
#define M33_DPIDR0_OFFSET _u(0x0000efe0)
#define M33_DPIDR0_BITS _u(0x000000ff)
#define M33_DPIDR0_RESET _u(0x00000021)
#define M33_DPIDR0_PART_0_RESET _u(0x21)
#define M33_DPIDR0_PART_0_BITS _u(0x000000ff)
#define M33_DPIDR0_PART_0_MSB _u(7)
#define M33_DPIDR0_PART_0_LSB _u(0)
#define M33_DPIDR0_PART_0_ACCESS "RO"
#define M33_DPIDR1_OFFSET _u(0x0000efe4)
#define M33_DPIDR1_BITS _u(0x000000ff)
#define M33_DPIDR1_RESET _u(0x000000bd)
#define M33_DPIDR1_DES_0_RESET _u(0xb)
#define M33_DPIDR1_DES_0_BITS _u(0x000000f0)
#define M33_DPIDR1_DES_0_MSB _u(7)
#define M33_DPIDR1_DES_0_LSB _u(4)
#define M33_DPIDR1_DES_0_ACCESS "RO"
#define M33_DPIDR1_PART_1_RESET _u(0xd)
#define M33_DPIDR1_PART_1_BITS _u(0x0000000f)
#define M33_DPIDR1_PART_1_MSB _u(3)
#define M33_DPIDR1_PART_1_LSB _u(0)
#define M33_DPIDR1_PART_1_ACCESS "RO"
#define M33_DPIDR2_OFFSET _u(0x0000efe8)
#define M33_DPIDR2_BITS _u(0x000000ff)
#define M33_DPIDR2_RESET _u(0x0000000b)
#define M33_DPIDR2_REVISION_RESET _u(0x0)
#define M33_DPIDR2_REVISION_BITS _u(0x000000f0)
#define M33_DPIDR2_REVISION_MSB _u(7)
#define M33_DPIDR2_REVISION_LSB _u(4)
#define M33_DPIDR2_REVISION_ACCESS "RO"
#define M33_DPIDR2_JEDEC_RESET _u(0x1)
#define M33_DPIDR2_JEDEC_BITS _u(0x00000008)
#define M33_DPIDR2_JEDEC_MSB _u(3)
#define M33_DPIDR2_JEDEC_LSB _u(3)
#define M33_DPIDR2_JEDEC_ACCESS "RO"
#define M33_DPIDR2_DES_1_RESET _u(0x3)
#define M33_DPIDR2_DES_1_BITS _u(0x00000007)
#define M33_DPIDR2_DES_1_MSB _u(2)
#define M33_DPIDR2_DES_1_LSB _u(0)
#define M33_DPIDR2_DES_1_ACCESS "RO"
#define M33_DPIDR3_OFFSET _u(0x0000efec)
#define M33_DPIDR3_BITS _u(0x000000ff)
#define M33_DPIDR3_RESET _u(0x00000000)
#define M33_DPIDR3_REVAND_RESET _u(0x0)
#define M33_DPIDR3_REVAND_BITS _u(0x000000f0)
#define M33_DPIDR3_REVAND_MSB _u(7)
#define M33_DPIDR3_REVAND_LSB _u(4)
#define M33_DPIDR3_REVAND_ACCESS "RO"
#define M33_DPIDR3_CMOD_RESET _u(0x0)
#define M33_DPIDR3_CMOD_BITS _u(0x0000000f)
#define M33_DPIDR3_CMOD_MSB _u(3)
#define M33_DPIDR3_CMOD_LSB _u(0)
#define M33_DPIDR3_CMOD_ACCESS "RO"
#define M33_DCIDR0_OFFSET _u(0x0000eff0)
#define M33_DCIDR0_BITS _u(0x000000ff)
#define M33_DCIDR0_RESET _u(0x0000000d)
#define M33_DCIDR0_PRMBL_0_RESET _u(0x0d)
#define M33_DCIDR0_PRMBL_0_BITS _u(0x000000ff)
#define M33_DCIDR0_PRMBL_0_MSB _u(7)
#define M33_DCIDR0_PRMBL_0_LSB _u(0)
#define M33_DCIDR0_PRMBL_0_ACCESS "RO"
#define M33_DCIDR1_OFFSET _u(0x0000eff4)
#define M33_DCIDR1_BITS _u(0x000000ff)
#define M33_DCIDR1_RESET _u(0x00000090)
#define M33_DCIDR1_CLASS_RESET _u(0x9)
#define M33_DCIDR1_CLASS_BITS _u(0x000000f0)
#define M33_DCIDR1_CLASS_MSB _u(7)
#define M33_DCIDR1_CLASS_LSB _u(4)
#define M33_DCIDR1_CLASS_ACCESS "RO"
#define M33_DCIDR1_PRMBL_1_RESET _u(0x0)
#define M33_DCIDR1_PRMBL_1_BITS _u(0x0000000f)
#define M33_DCIDR1_PRMBL_1_MSB _u(3)
#define M33_DCIDR1_PRMBL_1_LSB _u(0)
#define M33_DCIDR1_PRMBL_1_ACCESS "RO"
#define M33_DCIDR2_OFFSET _u(0x0000eff8)
#define M33_DCIDR2_BITS _u(0x000000ff)
#define M33_DCIDR2_RESET _u(0x00000005)
#define M33_DCIDR2_PRMBL_2_RESET _u(0x05)
#define M33_DCIDR2_PRMBL_2_BITS _u(0x000000ff)
#define M33_DCIDR2_PRMBL_2_MSB _u(7)
#define M33_DCIDR2_PRMBL_2_LSB _u(0)
#define M33_DCIDR2_PRMBL_2_ACCESS "RO"
#define M33_DCIDR3_OFFSET _u(0x0000effc)
#define M33_DCIDR3_BITS _u(0x000000ff)
#define M33_DCIDR3_RESET _u(0x000000b1)
#define M33_DCIDR3_PRMBL_3_RESET _u(0xb1)
#define M33_DCIDR3_PRMBL_3_BITS _u(0x000000ff)
#define M33_DCIDR3_PRMBL_3_MSB _u(7)
#define M33_DCIDR3_PRMBL_3_LSB _u(0)
#define M33_DCIDR3_PRMBL_3_ACCESS "RO"
#define M33_TRCPRGCTLR_OFFSET _u(0x00041004)
#define M33_TRCPRGCTLR_BITS _u(0x00000001)
#define M33_TRCPRGCTLR_RESET _u(0x00000000)
#define M33_TRCPRGCTLR_EN_RESET _u(0x0)
#define M33_TRCPRGCTLR_EN_BITS _u(0x00000001)
#define M33_TRCPRGCTLR_EN_MSB _u(0)
#define M33_TRCPRGCTLR_EN_LSB _u(0)
#define M33_TRCPRGCTLR_EN_ACCESS "RW"
#define M33_TRCSTATR_OFFSET _u(0x0004100c)
#define M33_TRCSTATR_BITS _u(0x00000003)
#define M33_TRCSTATR_RESET _u(0x00000000)
#define M33_TRCSTATR_PMSTABLE_RESET _u(0x0)
#define M33_TRCSTATR_PMSTABLE_BITS _u(0x00000002)
#define M33_TRCSTATR_PMSTABLE_MSB _u(1)
#define M33_TRCSTATR_PMSTABLE_LSB _u(1)
#define M33_TRCSTATR_PMSTABLE_ACCESS "RO"
#define M33_TRCSTATR_IDLE_RESET _u(0x0)
#define M33_TRCSTATR_IDLE_BITS _u(0x00000001)
#define M33_TRCSTATR_IDLE_MSB _u(0)
#define M33_TRCSTATR_IDLE_LSB _u(0)
#define M33_TRCSTATR_IDLE_ACCESS "RO"
#define M33_TRCCONFIGR_OFFSET _u(0x00041010)
#define M33_TRCCONFIGR_BITS _u(0x00001ff8)
#define M33_TRCCONFIGR_RESET _u(0x00000000)
#define M33_TRCCONFIGR_RS_RESET _u(0x0)
#define M33_TRCCONFIGR_RS_BITS _u(0x00001000)
#define M33_TRCCONFIGR_RS_MSB _u(12)
#define M33_TRCCONFIGR_RS_LSB _u(12)
#define M33_TRCCONFIGR_RS_ACCESS "RW"
#define M33_TRCCONFIGR_TS_RESET _u(0x0)
#define M33_TRCCONFIGR_TS_BITS _u(0x00000800)
#define M33_TRCCONFIGR_TS_MSB _u(11)
#define M33_TRCCONFIGR_TS_LSB _u(11)
#define M33_TRCCONFIGR_TS_ACCESS "RW"
#define M33_TRCCONFIGR_COND_RESET _u(0x00)
#define M33_TRCCONFIGR_COND_BITS _u(0x000007e0)
#define M33_TRCCONFIGR_COND_MSB _u(10)
#define M33_TRCCONFIGR_COND_LSB _u(5)
#define M33_TRCCONFIGR_COND_ACCESS "RW"
#define M33_TRCCONFIGR_CCI_RESET _u(0x0)
#define M33_TRCCONFIGR_CCI_BITS _u(0x00000010)
#define M33_TRCCONFIGR_CCI_MSB _u(4)
#define M33_TRCCONFIGR_CCI_LSB _u(4)
#define M33_TRCCONFIGR_CCI_ACCESS "RW"
#define M33_TRCCONFIGR_BB_RESET _u(0x0)
#define M33_TRCCONFIGR_BB_BITS _u(0x00000008)
#define M33_TRCCONFIGR_BB_MSB _u(3)
#define M33_TRCCONFIGR_BB_LSB _u(3)
#define M33_TRCCONFIGR_BB_ACCESS "RW"
#define M33_TRCEVENTCTL0R_OFFSET _u(0x00041020)
#define M33_TRCEVENTCTL0R_BITS _u(0x00008787)
#define M33_TRCEVENTCTL0R_RESET _u(0x00000000)
#define M33_TRCEVENTCTL0R_TYPE1_RESET _u(0x0)
#define M33_TRCEVENTCTL0R_TYPE1_BITS _u(0x00008000)
#define M33_TRCEVENTCTL0R_TYPE1_MSB _u(15)
#define M33_TRCEVENTCTL0R_TYPE1_LSB _u(15)
#define M33_TRCEVENTCTL0R_TYPE1_ACCESS "RW"
#define M33_TRCEVENTCTL0R_SEL1_RESET _u(0x0)
#define M33_TRCEVENTCTL0R_SEL1_BITS _u(0x00000700)
#define M33_TRCEVENTCTL0R_SEL1_MSB _u(10)
#define M33_TRCEVENTCTL0R_SEL1_LSB _u(8)
#define M33_TRCEVENTCTL0R_SEL1_ACCESS "RW"
#define M33_TRCEVENTCTL0R_TYPE0_RESET _u(0x0)
#define M33_TRCEVENTCTL0R_TYPE0_BITS _u(0x00000080)
#define M33_TRCEVENTCTL0R_TYPE0_MSB _u(7)
#define M33_TRCEVENTCTL0R_TYPE0_LSB _u(7)
#define M33_TRCEVENTCTL0R_TYPE0_ACCESS "RW"
#define M33_TRCEVENTCTL0R_SEL0_RESET _u(0x0)
#define M33_TRCEVENTCTL0R_SEL0_BITS _u(0x00000007)
#define M33_TRCEVENTCTL0R_SEL0_MSB _u(2)
#define M33_TRCEVENTCTL0R_SEL0_LSB _u(0)
#define M33_TRCEVENTCTL0R_SEL0_ACCESS "RW"
#define M33_TRCEVENTCTL1R_OFFSET _u(0x00041024)
#define M33_TRCEVENTCTL1R_BITS _u(0x00001803)
#define M33_TRCEVENTCTL1R_RESET _u(0x00000000)
#define M33_TRCEVENTCTL1R_LPOVERRIDE_RESET _u(0x0)
#define M33_TRCEVENTCTL1R_LPOVERRIDE_BITS _u(0x00001000)
#define M33_TRCEVENTCTL1R_LPOVERRIDE_MSB _u(12)
#define M33_TRCEVENTCTL1R_LPOVERRIDE_LSB _u(12)
#define M33_TRCEVENTCTL1R_LPOVERRIDE_ACCESS "RW"
#define M33_TRCEVENTCTL1R_ATB_RESET _u(0x0)
#define M33_TRCEVENTCTL1R_ATB_BITS _u(0x00000800)
#define M33_TRCEVENTCTL1R_ATB_MSB _u(11)
#define M33_TRCEVENTCTL1R_ATB_LSB _u(11)
#define M33_TRCEVENTCTL1R_ATB_ACCESS "RW"
#define M33_TRCEVENTCTL1R_INSTEN1_RESET _u(0x0)
#define M33_TRCEVENTCTL1R_INSTEN1_BITS _u(0x00000002)
#define M33_TRCEVENTCTL1R_INSTEN1_MSB _u(1)
#define M33_TRCEVENTCTL1R_INSTEN1_LSB _u(1)
#define M33_TRCEVENTCTL1R_INSTEN1_ACCESS "RW"
#define M33_TRCEVENTCTL1R_INSTEN0_RESET _u(0x0)
#define M33_TRCEVENTCTL1R_INSTEN0_BITS _u(0x00000001)
#define M33_TRCEVENTCTL1R_INSTEN0_MSB _u(0)
#define M33_TRCEVENTCTL1R_INSTEN0_LSB _u(0)
#define M33_TRCEVENTCTL1R_INSTEN0_ACCESS "RW"
#define M33_TRCSTALLCTLR_OFFSET _u(0x0004102c)
#define M33_TRCSTALLCTLR_BITS _u(0x0000050c)
#define M33_TRCSTALLCTLR_RESET _u(0x00000000)
#define M33_TRCSTALLCTLR_INSTPRIORITY_RESET _u(0x0)
#define M33_TRCSTALLCTLR_INSTPRIORITY_BITS _u(0x00000400)
#define M33_TRCSTALLCTLR_INSTPRIORITY_MSB _u(10)
#define M33_TRCSTALLCTLR_INSTPRIORITY_LSB _u(10)
#define M33_TRCSTALLCTLR_INSTPRIORITY_ACCESS "RO"
#define M33_TRCSTALLCTLR_ISTALL_RESET _u(0x0)
#define M33_TRCSTALLCTLR_ISTALL_BITS _u(0x00000100)
#define M33_TRCSTALLCTLR_ISTALL_MSB _u(8)
#define M33_TRCSTALLCTLR_ISTALL_LSB _u(8)
#define M33_TRCSTALLCTLR_ISTALL_ACCESS "RW"
#define M33_TRCSTALLCTLR_LEVEL_RESET _u(0x0)
#define M33_TRCSTALLCTLR_LEVEL_BITS _u(0x0000000c)
#define M33_TRCSTALLCTLR_LEVEL_MSB _u(3)
#define M33_TRCSTALLCTLR_LEVEL_LSB _u(2)
#define M33_TRCSTALLCTLR_LEVEL_ACCESS "RW"
#define M33_TRCTSCTLR_OFFSET _u(0x00041030)
#define M33_TRCTSCTLR_BITS _u(0x00000083)
#define M33_TRCTSCTLR_RESET _u(0x00000000)
#define M33_TRCTSCTLR_TYPE0_RESET _u(0x0)
#define M33_TRCTSCTLR_TYPE0_BITS _u(0x00000080)
#define M33_TRCTSCTLR_TYPE0_MSB _u(7)
#define M33_TRCTSCTLR_TYPE0_LSB _u(7)
#define M33_TRCTSCTLR_TYPE0_ACCESS "RW"
#define M33_TRCTSCTLR_SEL0_RESET _u(0x0)
#define M33_TRCTSCTLR_SEL0_BITS _u(0x00000003)
#define M33_TRCTSCTLR_SEL0_MSB _u(1)
#define M33_TRCTSCTLR_SEL0_LSB _u(0)
#define M33_TRCTSCTLR_SEL0_ACCESS "RW"
#define M33_TRCSYNCPR_OFFSET _u(0x00041034)
#define M33_TRCSYNCPR_BITS _u(0x0000001f)
#define M33_TRCSYNCPR_RESET _u(0x0000000a)
#define M33_TRCSYNCPR_PERIOD_RESET _u(0x0a)
#define M33_TRCSYNCPR_PERIOD_BITS _u(0x0000001f)
#define M33_TRCSYNCPR_PERIOD_MSB _u(4)
#define M33_TRCSYNCPR_PERIOD_LSB _u(0)
#define M33_TRCSYNCPR_PERIOD_ACCESS "RO"
#define M33_TRCCCCTLR_OFFSET _u(0x00041038)
#define M33_TRCCCCTLR_BITS _u(0x00000fff)
#define M33_TRCCCCTLR_RESET _u(0x00000000)
#define M33_TRCCCCTLR_THRESHOLD_RESET _u(0x000)
#define M33_TRCCCCTLR_THRESHOLD_BITS _u(0x00000fff)
#define M33_TRCCCCTLR_THRESHOLD_MSB _u(11)
#define M33_TRCCCCTLR_THRESHOLD_LSB _u(0)
#define M33_TRCCCCTLR_THRESHOLD_ACCESS "RW"
#define M33_TRCVICTLR_OFFSET _u(0x00041080)
#define M33_TRCVICTLR_BITS _u(0x00090e83)
#define M33_TRCVICTLR_RESET _u(0x00000000)
#define M33_TRCVICTLR_EXLEVEL_S3_RESET _u(0x0)
#define M33_TRCVICTLR_EXLEVEL_S3_BITS _u(0x00080000)
#define M33_TRCVICTLR_EXLEVEL_S3_MSB _u(19)
#define M33_TRCVICTLR_EXLEVEL_S3_LSB _u(19)
#define M33_TRCVICTLR_EXLEVEL_S3_ACCESS "RW"
#define M33_TRCVICTLR_EXLEVEL_S0_RESET _u(0x0)
#define M33_TRCVICTLR_EXLEVEL_S0_BITS _u(0x00010000)
#define M33_TRCVICTLR_EXLEVEL_S0_MSB _u(16)
#define M33_TRCVICTLR_EXLEVEL_S0_LSB _u(16)
#define M33_TRCVICTLR_EXLEVEL_S0_ACCESS "RW"
#define M33_TRCVICTLR_TRCERR_RESET _u(0x0)
#define M33_TRCVICTLR_TRCERR_BITS _u(0x00000800)
#define M33_TRCVICTLR_TRCERR_MSB _u(11)
#define M33_TRCVICTLR_TRCERR_LSB _u(11)
#define M33_TRCVICTLR_TRCERR_ACCESS "RW"
#define M33_TRCVICTLR_TRCRESET_RESET _u(0x0)
#define M33_TRCVICTLR_TRCRESET_BITS _u(0x00000400)
#define M33_TRCVICTLR_TRCRESET_MSB _u(10)
#define M33_TRCVICTLR_TRCRESET_LSB _u(10)
#define M33_TRCVICTLR_TRCRESET_ACCESS "RW"
#define M33_TRCVICTLR_SSSTATUS_RESET _u(0x0)
#define M33_TRCVICTLR_SSSTATUS_BITS _u(0x00000200)
#define M33_TRCVICTLR_SSSTATUS_MSB _u(9)
#define M33_TRCVICTLR_SSSTATUS_LSB _u(9)
#define M33_TRCVICTLR_SSSTATUS_ACCESS "RW"
#define M33_TRCVICTLR_TYPE0_RESET _u(0x0)
#define M33_TRCVICTLR_TYPE0_BITS _u(0x00000080)
#define M33_TRCVICTLR_TYPE0_MSB _u(7)
#define M33_TRCVICTLR_TYPE0_LSB _u(7)
#define M33_TRCVICTLR_TYPE0_ACCESS "RW"
#define M33_TRCVICTLR_SEL0_RESET _u(0x0)
#define M33_TRCVICTLR_SEL0_BITS _u(0x00000003)
#define M33_TRCVICTLR_SEL0_MSB _u(1)
#define M33_TRCVICTLR_SEL0_LSB _u(0)
#define M33_TRCVICTLR_SEL0_ACCESS "RW"
#define M33_TRCCNTRLDVR0_OFFSET _u(0x00041140)
#define M33_TRCCNTRLDVR0_BITS _u(0x0000ffff)
#define M33_TRCCNTRLDVR0_RESET _u(0x00000000)
#define M33_TRCCNTRLDVR0_VALUE_RESET _u(0x0000)
#define M33_TRCCNTRLDVR0_VALUE_BITS _u(0x0000ffff)
#define M33_TRCCNTRLDVR0_VALUE_MSB _u(15)
#define M33_TRCCNTRLDVR0_VALUE_LSB _u(0)
#define M33_TRCCNTRLDVR0_VALUE_ACCESS "RW"
#define M33_TRCIDR8_OFFSET _u(0x00041180)
#define M33_TRCIDR8_BITS _u(0xffffffff)
#define M33_TRCIDR8_RESET _u(0x00000000)
#define M33_TRCIDR8_MAXSPEC_RESET _u(0x00000000)
#define M33_TRCIDR8_MAXSPEC_BITS _u(0xffffffff)
#define M33_TRCIDR8_MAXSPEC_MSB _u(31)
#define M33_TRCIDR8_MAXSPEC_LSB _u(0)
#define M33_TRCIDR8_MAXSPEC_ACCESS "RO"
#define M33_TRCIDR9_OFFSET _u(0x00041184)
#define M33_TRCIDR9_BITS _u(0xffffffff)
#define M33_TRCIDR9_RESET _u(0x00000000)
#define M33_TRCIDR9_NUMP0KEY_RESET _u(0x00000000)
#define M33_TRCIDR9_NUMP0KEY_BITS _u(0xffffffff)
#define M33_TRCIDR9_NUMP0KEY_MSB _u(31)
#define M33_TRCIDR9_NUMP0KEY_LSB _u(0)
#define M33_TRCIDR9_NUMP0KEY_ACCESS "RO"
#define M33_TRCIDR10_OFFSET _u(0x00041188)
#define M33_TRCIDR10_BITS _u(0xffffffff)
#define M33_TRCIDR10_RESET _u(0x00000000)
#define M33_TRCIDR10_NUMP1KEY_RESET _u(0x00000000)
#define M33_TRCIDR10_NUMP1KEY_BITS _u(0xffffffff)
#define M33_TRCIDR10_NUMP1KEY_MSB _u(31)
#define M33_TRCIDR10_NUMP1KEY_LSB _u(0)
#define M33_TRCIDR10_NUMP1KEY_ACCESS "RO"
#define M33_TRCIDR11_OFFSET _u(0x0004118c)
#define M33_TRCIDR11_BITS _u(0xffffffff)
#define M33_TRCIDR11_RESET _u(0x00000000)
#define M33_TRCIDR11_NUMP1SPC_RESET _u(0x00000000)
#define M33_TRCIDR11_NUMP1SPC_BITS _u(0xffffffff)
#define M33_TRCIDR11_NUMP1SPC_MSB _u(31)
#define M33_TRCIDR11_NUMP1SPC_LSB _u(0)
#define M33_TRCIDR11_NUMP1SPC_ACCESS "RO"
#define M33_TRCIDR12_OFFSET _u(0x00041190)
#define M33_TRCIDR12_BITS _u(0xffffffff)
#define M33_TRCIDR12_RESET _u(0x00000001)
#define M33_TRCIDR12_NUMCONDKEY_RESET _u(0x00000001)
#define M33_TRCIDR12_NUMCONDKEY_BITS _u(0xffffffff)
#define M33_TRCIDR12_NUMCONDKEY_MSB _u(31)
#define M33_TRCIDR12_NUMCONDKEY_LSB _u(0)
#define M33_TRCIDR12_NUMCONDKEY_ACCESS "RO"
#define M33_TRCIDR13_OFFSET _u(0x00041194)
#define M33_TRCIDR13_BITS _u(0xffffffff)
#define M33_TRCIDR13_RESET _u(0x00000000)
#define M33_TRCIDR13_NUMCONDSPC_RESET _u(0x00000000)
#define M33_TRCIDR13_NUMCONDSPC_BITS _u(0xffffffff)
#define M33_TRCIDR13_NUMCONDSPC_MSB _u(31)
#define M33_TRCIDR13_NUMCONDSPC_LSB _u(0)
#define M33_TRCIDR13_NUMCONDSPC_ACCESS "RO"
#define M33_TRCIMSPEC_OFFSET _u(0x000411c0)
#define M33_TRCIMSPEC_BITS _u(0x0000000f)
#define M33_TRCIMSPEC_RESET _u(0x00000000)
#define M33_TRCIMSPEC_SUPPORT_RESET _u(0x0)
#define M33_TRCIMSPEC_SUPPORT_BITS _u(0x0000000f)
#define M33_TRCIMSPEC_SUPPORT_MSB _u(3)
#define M33_TRCIMSPEC_SUPPORT_LSB _u(0)
#define M33_TRCIMSPEC_SUPPORT_ACCESS "RO"
#define M33_TRCIDR0_OFFSET _u(0x000411e0)
#define M33_TRCIDR0_BITS _u(0x3f03feff)
#define M33_TRCIDR0_RESET _u(0x280006e1)
#define M33_TRCIDR0_COMMOPT_RESET _u(0x1)
#define M33_TRCIDR0_COMMOPT_BITS _u(0x20000000)
#define M33_TRCIDR0_COMMOPT_MSB _u(29)
#define M33_TRCIDR0_COMMOPT_LSB _u(29)
#define M33_TRCIDR0_COMMOPT_ACCESS "RO"
#define M33_TRCIDR0_TSSIZE_RESET _u(0x08)
#define M33_TRCIDR0_TSSIZE_BITS _u(0x1f000000)
#define M33_TRCIDR0_TSSIZE_MSB _u(28)
#define M33_TRCIDR0_TSSIZE_LSB _u(24)
#define M33_TRCIDR0_TSSIZE_ACCESS "RO"
#define M33_TRCIDR0_TRCEXDATA_RESET _u(0x0)
#define M33_TRCIDR0_TRCEXDATA_BITS _u(0x00020000)
#define M33_TRCIDR0_TRCEXDATA_MSB _u(17)
#define M33_TRCIDR0_TRCEXDATA_LSB _u(17)
#define M33_TRCIDR0_TRCEXDATA_ACCESS "RO"
#define M33_TRCIDR0_QSUPP_RESET _u(0x0)
#define M33_TRCIDR0_QSUPP_BITS _u(0x00018000)
#define M33_TRCIDR0_QSUPP_MSB _u(16)
#define M33_TRCIDR0_QSUPP_LSB _u(15)
#define M33_TRCIDR0_QSUPP_ACCESS "RO"
#define M33_TRCIDR0_QFILT_RESET _u(0x0)
#define M33_TRCIDR0_QFILT_BITS _u(0x00004000)
#define M33_TRCIDR0_QFILT_MSB _u(14)
#define M33_TRCIDR0_QFILT_LSB _u(14)
#define M33_TRCIDR0_QFILT_ACCESS "RO"
#define M33_TRCIDR0_CONDTYPE_RESET _u(0x0)
#define M33_TRCIDR0_CONDTYPE_BITS _u(0x00003000)
#define M33_TRCIDR0_CONDTYPE_MSB _u(13)
#define M33_TRCIDR0_CONDTYPE_LSB _u(12)
#define M33_TRCIDR0_CONDTYPE_ACCESS "RO"
#define M33_TRCIDR0_NUMEVENT_RESET _u(0x1)
#define M33_TRCIDR0_NUMEVENT_BITS _u(0x00000c00)
#define M33_TRCIDR0_NUMEVENT_MSB _u(11)
#define M33_TRCIDR0_NUMEVENT_LSB _u(10)
#define M33_TRCIDR0_NUMEVENT_ACCESS "RO"
#define M33_TRCIDR0_RETSTACK_RESET _u(0x1)
#define M33_TRCIDR0_RETSTACK_BITS _u(0x00000200)
#define M33_TRCIDR0_RETSTACK_MSB _u(9)
#define M33_TRCIDR0_RETSTACK_LSB _u(9)
#define M33_TRCIDR0_RETSTACK_ACCESS "RO"
#define M33_TRCIDR0_TRCCCI_RESET _u(0x1)
#define M33_TRCIDR0_TRCCCI_BITS _u(0x00000080)
#define M33_TRCIDR0_TRCCCI_MSB _u(7)
#define M33_TRCIDR0_TRCCCI_LSB _u(7)
#define M33_TRCIDR0_TRCCCI_ACCESS "RO"
#define M33_TRCIDR0_TRCCOND_RESET _u(0x1)
#define M33_TRCIDR0_TRCCOND_BITS _u(0x00000040)
#define M33_TRCIDR0_TRCCOND_MSB _u(6)
#define M33_TRCIDR0_TRCCOND_LSB _u(6)
#define M33_TRCIDR0_TRCCOND_ACCESS "RO"
#define M33_TRCIDR0_TRCBB_RESET _u(0x1)
#define M33_TRCIDR0_TRCBB_BITS _u(0x00000020)
#define M33_TRCIDR0_TRCBB_MSB _u(5)
#define M33_TRCIDR0_TRCBB_LSB _u(5)
#define M33_TRCIDR0_TRCBB_ACCESS "RO"
#define M33_TRCIDR0_TRCDATA_RESET _u(0x0)
#define M33_TRCIDR0_TRCDATA_BITS _u(0x00000018)
#define M33_TRCIDR0_TRCDATA_MSB _u(4)
#define M33_TRCIDR0_TRCDATA_LSB _u(3)
#define M33_TRCIDR0_TRCDATA_ACCESS "RO"
#define M33_TRCIDR0_INSTP0_RESET _u(0x0)
#define M33_TRCIDR0_INSTP0_BITS _u(0x00000006)
#define M33_TRCIDR0_INSTP0_MSB _u(2)
#define M33_TRCIDR0_INSTP0_LSB _u(1)
#define M33_TRCIDR0_INSTP0_ACCESS "RO"
#define M33_TRCIDR0_RES1_RESET _u(0x1)
#define M33_TRCIDR0_RES1_BITS _u(0x00000001)
#define M33_TRCIDR0_RES1_MSB _u(0)
#define M33_TRCIDR0_RES1_LSB _u(0)
#define M33_TRCIDR0_RES1_ACCESS "RO"
#define M33_TRCIDR1_OFFSET _u(0x000411e4)
#define M33_TRCIDR1_BITS _u(0xff00ffff)
#define M33_TRCIDR1_RESET _u(0x4100f421)
#define M33_TRCIDR1_DESIGNER_RESET _u(0x41)
#define M33_TRCIDR1_DESIGNER_BITS _u(0xff000000)
#define M33_TRCIDR1_DESIGNER_MSB _u(31)
#define M33_TRCIDR1_DESIGNER_LSB _u(24)
#define M33_TRCIDR1_DESIGNER_ACCESS "RO"
#define M33_TRCIDR1_RES1_RESET _u(0xf)
#define M33_TRCIDR1_RES1_BITS _u(0x0000f000)
#define M33_TRCIDR1_RES1_MSB _u(15)
#define M33_TRCIDR1_RES1_LSB _u(12)
#define M33_TRCIDR1_RES1_ACCESS "RO"
#define M33_TRCIDR1_TRCARCHMAJ_RESET _u(0x4)
#define M33_TRCIDR1_TRCARCHMAJ_BITS _u(0x00000f00)
#define M33_TRCIDR1_TRCARCHMAJ_MSB _u(11)
#define M33_TRCIDR1_TRCARCHMAJ_LSB _u(8)
#define M33_TRCIDR1_TRCARCHMAJ_ACCESS "RO"
#define M33_TRCIDR1_TRCARCHMIN_RESET _u(0x2)
#define M33_TRCIDR1_TRCARCHMIN_BITS _u(0x000000f0)
#define M33_TRCIDR1_TRCARCHMIN_MSB _u(7)
#define M33_TRCIDR1_TRCARCHMIN_LSB _u(4)
#define M33_TRCIDR1_TRCARCHMIN_ACCESS "RO"
#define M33_TRCIDR1_REVISION_RESET _u(0x1)
#define M33_TRCIDR1_REVISION_BITS _u(0x0000000f)
#define M33_TRCIDR1_REVISION_MSB _u(3)
#define M33_TRCIDR1_REVISION_LSB _u(0)
#define M33_TRCIDR1_REVISION_ACCESS "RO"
#define M33_TRCIDR2_OFFSET _u(0x000411e8)
#define M33_TRCIDR2_BITS _u(0x1fffffff)
#define M33_TRCIDR2_RESET _u(0x00000004)
#define M33_TRCIDR2_CCSIZE_RESET _u(0x0)
#define M33_TRCIDR2_CCSIZE_BITS _u(0x1e000000)
#define M33_TRCIDR2_CCSIZE_MSB _u(28)
#define M33_TRCIDR2_CCSIZE_LSB _u(25)
#define M33_TRCIDR2_CCSIZE_ACCESS "RO"
#define M33_TRCIDR2_DVSIZE_RESET _u(0x00)
#define M33_TRCIDR2_DVSIZE_BITS _u(0x01f00000)
#define M33_TRCIDR2_DVSIZE_MSB _u(24)
#define M33_TRCIDR2_DVSIZE_LSB _u(20)
#define M33_TRCIDR2_DVSIZE_ACCESS "RO"
#define M33_TRCIDR2_DASIZE_RESET _u(0x00)
#define M33_TRCIDR2_DASIZE_BITS _u(0x000f8000)
#define M33_TRCIDR2_DASIZE_MSB _u(19)
#define M33_TRCIDR2_DASIZE_LSB _u(15)
#define M33_TRCIDR2_DASIZE_ACCESS "RO"
#define M33_TRCIDR2_VMIDSIZE_RESET _u(0x00)
#define M33_TRCIDR2_VMIDSIZE_BITS _u(0x00007c00)
#define M33_TRCIDR2_VMIDSIZE_MSB _u(14)
#define M33_TRCIDR2_VMIDSIZE_LSB _u(10)
#define M33_TRCIDR2_VMIDSIZE_ACCESS "RO"
#define M33_TRCIDR2_CIDSIZE_RESET _u(0x00)
#define M33_TRCIDR2_CIDSIZE_BITS _u(0x000003e0)
#define M33_TRCIDR2_CIDSIZE_MSB _u(9)
#define M33_TRCIDR2_CIDSIZE_LSB _u(5)
#define M33_TRCIDR2_CIDSIZE_ACCESS "RO"
#define M33_TRCIDR2_IASIZE_RESET _u(0x04)
#define M33_TRCIDR2_IASIZE_BITS _u(0x0000001f)
#define M33_TRCIDR2_IASIZE_MSB _u(4)
#define M33_TRCIDR2_IASIZE_LSB _u(0)
#define M33_TRCIDR2_IASIZE_ACCESS "RO"
#define M33_TRCIDR3_OFFSET _u(0x000411ec)
#define M33_TRCIDR3_BITS _u(0xffff0fff)
#define M33_TRCIDR3_RESET _u(0x0f090004)
#define M33_TRCIDR3_NOOVERFLOW_RESET _u(0x0)
#define M33_TRCIDR3_NOOVERFLOW_BITS _u(0x80000000)
#define M33_TRCIDR3_NOOVERFLOW_MSB _u(31)
#define M33_TRCIDR3_NOOVERFLOW_LSB _u(31)
#define M33_TRCIDR3_NOOVERFLOW_ACCESS "RO"
#define M33_TRCIDR3_NUMPROC_RESET _u(0x0)
#define M33_TRCIDR3_NUMPROC_BITS _u(0x70000000)
#define M33_TRCIDR3_NUMPROC_MSB _u(30)
#define M33_TRCIDR3_NUMPROC_LSB _u(28)
#define M33_TRCIDR3_NUMPROC_ACCESS "RO"
#define M33_TRCIDR3_SYSSTALL_RESET _u(0x1)
#define M33_TRCIDR3_SYSSTALL_BITS _u(0x08000000)
#define M33_TRCIDR3_SYSSTALL_MSB _u(27)
#define M33_TRCIDR3_SYSSTALL_LSB _u(27)
#define M33_TRCIDR3_SYSSTALL_ACCESS "RO"
#define M33_TRCIDR3_STALLCTL_RESET _u(0x1)
#define M33_TRCIDR3_STALLCTL_BITS _u(0x04000000)
#define M33_TRCIDR3_STALLCTL_MSB _u(26)
#define M33_TRCIDR3_STALLCTL_LSB _u(26)
#define M33_TRCIDR3_STALLCTL_ACCESS "RO"
#define M33_TRCIDR3_SYNCPR_RESET _u(0x1)
#define M33_TRCIDR3_SYNCPR_BITS _u(0x02000000)
#define M33_TRCIDR3_SYNCPR_MSB _u(25)
#define M33_TRCIDR3_SYNCPR_LSB _u(25)
#define M33_TRCIDR3_SYNCPR_ACCESS "RO"
#define M33_TRCIDR3_TRCERR_RESET _u(0x1)
#define M33_TRCIDR3_TRCERR_BITS _u(0x01000000)
#define M33_TRCIDR3_TRCERR_MSB _u(24)
#define M33_TRCIDR3_TRCERR_LSB _u(24)
#define M33_TRCIDR3_TRCERR_ACCESS "RO"
#define M33_TRCIDR3_EXLEVEL_NS_RESET _u(0x0)
#define M33_TRCIDR3_EXLEVEL_NS_BITS _u(0x00f00000)
#define M33_TRCIDR3_EXLEVEL_NS_MSB _u(23)
#define M33_TRCIDR3_EXLEVEL_NS_LSB _u(20)
#define M33_TRCIDR3_EXLEVEL_NS_ACCESS "RO"
#define M33_TRCIDR3_EXLEVEL_S_RESET _u(0x9)
#define M33_TRCIDR3_EXLEVEL_S_BITS _u(0x000f0000)
#define M33_TRCIDR3_EXLEVEL_S_MSB _u(19)
#define M33_TRCIDR3_EXLEVEL_S_LSB _u(16)
#define M33_TRCIDR3_EXLEVEL_S_ACCESS "RO"
#define M33_TRCIDR3_CCITMIN_RESET _u(0x004)
#define M33_TRCIDR3_CCITMIN_BITS _u(0x00000fff)
#define M33_TRCIDR3_CCITMIN_MSB _u(11)
#define M33_TRCIDR3_CCITMIN_LSB _u(0)
#define M33_TRCIDR3_CCITMIN_ACCESS "RO"
#define M33_TRCIDR4_OFFSET _u(0x000411f0)
#define M33_TRCIDR4_BITS _u(0xfffff1ff)
#define M33_TRCIDR4_RESET _u(0x00114000)
#define M33_TRCIDR4_NUMVMIDC_RESET _u(0x0)
#define M33_TRCIDR4_NUMVMIDC_BITS _u(0xf0000000)
#define M33_TRCIDR4_NUMVMIDC_MSB _u(31)
#define M33_TRCIDR4_NUMVMIDC_LSB _u(28)
#define M33_TRCIDR4_NUMVMIDC_ACCESS "RO"
#define M33_TRCIDR4_NUMCIDC_RESET _u(0x0)
#define M33_TRCIDR4_NUMCIDC_BITS _u(0x0f000000)
#define M33_TRCIDR4_NUMCIDC_MSB _u(27)
#define M33_TRCIDR4_NUMCIDC_LSB _u(24)
#define M33_TRCIDR4_NUMCIDC_ACCESS "RO"
#define M33_TRCIDR4_NUMSSCC_RESET _u(0x1)
#define M33_TRCIDR4_NUMSSCC_BITS _u(0x00f00000)
#define M33_TRCIDR4_NUMSSCC_MSB _u(23)
#define M33_TRCIDR4_NUMSSCC_LSB _u(20)
#define M33_TRCIDR4_NUMSSCC_ACCESS "RO"
#define M33_TRCIDR4_NUMRSPAIR_RESET _u(0x1)
#define M33_TRCIDR4_NUMRSPAIR_BITS _u(0x000f0000)
#define M33_TRCIDR4_NUMRSPAIR_MSB _u(19)
#define M33_TRCIDR4_NUMRSPAIR_LSB _u(16)
#define M33_TRCIDR4_NUMRSPAIR_ACCESS "RO"
#define M33_TRCIDR4_NUMPC_RESET _u(0x4)
#define M33_TRCIDR4_NUMPC_BITS _u(0x0000f000)
#define M33_TRCIDR4_NUMPC_MSB _u(15)
#define M33_TRCIDR4_NUMPC_LSB _u(12)
#define M33_TRCIDR4_NUMPC_ACCESS "RO"
#define M33_TRCIDR4_SUPPDAC_RESET _u(0x0)
#define M33_TRCIDR4_SUPPDAC_BITS _u(0x00000100)
#define M33_TRCIDR4_SUPPDAC_MSB _u(8)
#define M33_TRCIDR4_SUPPDAC_LSB _u(8)
#define M33_TRCIDR4_SUPPDAC_ACCESS "RO"
#define M33_TRCIDR4_NUMDVC_RESET _u(0x0)
#define M33_TRCIDR4_NUMDVC_BITS _u(0x000000f0)
#define M33_TRCIDR4_NUMDVC_MSB _u(7)
#define M33_TRCIDR4_NUMDVC_LSB _u(4)
#define M33_TRCIDR4_NUMDVC_ACCESS "RO"
#define M33_TRCIDR4_NUMACPAIRS_RESET _u(0x0)
#define M33_TRCIDR4_NUMACPAIRS_BITS _u(0x0000000f)
#define M33_TRCIDR4_NUMACPAIRS_MSB _u(3)
#define M33_TRCIDR4_NUMACPAIRS_LSB _u(0)
#define M33_TRCIDR4_NUMACPAIRS_ACCESS "RO"
#define M33_TRCIDR5_OFFSET _u(0x000411f4)
#define M33_TRCIDR5_BITS _u(0xfeff0fff)
#define M33_TRCIDR5_RESET _u(0x90c70004)
#define M33_TRCIDR5_REDFUNCNTR_RESET _u(0x1)
#define M33_TRCIDR5_REDFUNCNTR_BITS _u(0x80000000)
#define M33_TRCIDR5_REDFUNCNTR_MSB _u(31)
#define M33_TRCIDR5_REDFUNCNTR_LSB _u(31)
#define M33_TRCIDR5_REDFUNCNTR_ACCESS "RO"
#define M33_TRCIDR5_NUMCNTR_RESET _u(0x1)
#define M33_TRCIDR5_NUMCNTR_BITS _u(0x70000000)
#define M33_TRCIDR5_NUMCNTR_MSB _u(30)
#define M33_TRCIDR5_NUMCNTR_LSB _u(28)
#define M33_TRCIDR5_NUMCNTR_ACCESS "RO"
#define M33_TRCIDR5_NUMSEQSTATE_RESET _u(0x0)
#define M33_TRCIDR5_NUMSEQSTATE_BITS _u(0x0e000000)
#define M33_TRCIDR5_NUMSEQSTATE_MSB _u(27)
#define M33_TRCIDR5_NUMSEQSTATE_LSB _u(25)
#define M33_TRCIDR5_NUMSEQSTATE_ACCESS "RO"
#define M33_TRCIDR5_LPOVERRIDE_RESET _u(0x1)
#define M33_TRCIDR5_LPOVERRIDE_BITS _u(0x00800000)
#define M33_TRCIDR5_LPOVERRIDE_MSB _u(23)
#define M33_TRCIDR5_LPOVERRIDE_LSB _u(23)
#define M33_TRCIDR5_LPOVERRIDE_ACCESS "RO"
#define M33_TRCIDR5_ATBTRIG_RESET _u(0x1)
#define M33_TRCIDR5_ATBTRIG_BITS _u(0x00400000)
#define M33_TRCIDR5_ATBTRIG_MSB _u(22)
#define M33_TRCIDR5_ATBTRIG_LSB _u(22)
#define M33_TRCIDR5_ATBTRIG_ACCESS "RO"
#define M33_TRCIDR5_TRACEIDSIZE_RESET _u(0x07)
#define M33_TRCIDR5_TRACEIDSIZE_BITS _u(0x003f0000)
#define M33_TRCIDR5_TRACEIDSIZE_MSB _u(21)
#define M33_TRCIDR5_TRACEIDSIZE_LSB _u(16)
#define M33_TRCIDR5_TRACEIDSIZE_ACCESS "RO"
#define M33_TRCIDR5_NUMEXTINSEL_RESET _u(0x0)
#define M33_TRCIDR5_NUMEXTINSEL_BITS _u(0x00000e00)
#define M33_TRCIDR5_NUMEXTINSEL_MSB _u(11)
#define M33_TRCIDR5_NUMEXTINSEL_LSB _u(9)
#define M33_TRCIDR5_NUMEXTINSEL_ACCESS "RO"
#define M33_TRCIDR5_NUMEXTIN_RESET _u(0x004)
#define M33_TRCIDR5_NUMEXTIN_BITS _u(0x000001ff)
#define M33_TRCIDR5_NUMEXTIN_MSB _u(8)
#define M33_TRCIDR5_NUMEXTIN_LSB _u(0)
#define M33_TRCIDR5_NUMEXTIN_ACCESS "RO"
#define M33_TRCIDR6_OFFSET _u(0x000411f8)
#define M33_TRCIDR6_BITS _u(0x00000000)
#define M33_TRCIDR6_RESET _u(0x00000000)
#define M33_TRCIDR6_MSB _u(31)
#define M33_TRCIDR6_LSB _u(0)
#define M33_TRCIDR6_ACCESS "RW"
#define M33_TRCIDR7_OFFSET _u(0x000411fc)
#define M33_TRCIDR7_BITS _u(0x00000000)
#define M33_TRCIDR7_RESET _u(0x00000000)
#define M33_TRCIDR7_MSB _u(31)
#define M33_TRCIDR7_LSB _u(0)
#define M33_TRCIDR7_ACCESS "RW"
#define M33_TRCRSCTLR2_OFFSET _u(0x00041208)
#define M33_TRCRSCTLR2_BITS _u(0x003700ff)
#define M33_TRCRSCTLR2_RESET _u(0x00000000)
#define M33_TRCRSCTLR2_PAIRINV_RESET _u(0x0)
#define M33_TRCRSCTLR2_PAIRINV_BITS _u(0x00200000)
#define M33_TRCRSCTLR2_PAIRINV_MSB _u(21)
#define M33_TRCRSCTLR2_PAIRINV_LSB _u(21)
#define M33_TRCRSCTLR2_PAIRINV_ACCESS "RW"
#define M33_TRCRSCTLR2_INV_RESET _u(0x0)
#define M33_TRCRSCTLR2_INV_BITS _u(0x00100000)
#define M33_TRCRSCTLR2_INV_MSB _u(20)
#define M33_TRCRSCTLR2_INV_LSB _u(20)
#define M33_TRCRSCTLR2_INV_ACCESS "RW"
#define M33_TRCRSCTLR2_GROUP_RESET _u(0x0)
#define M33_TRCRSCTLR2_GROUP_BITS _u(0x00070000)
#define M33_TRCRSCTLR2_GROUP_MSB _u(18)
#define M33_TRCRSCTLR2_GROUP_LSB _u(16)
#define M33_TRCRSCTLR2_GROUP_ACCESS "RW"
#define M33_TRCRSCTLR2_SELECT_RESET _u(0x00)
#define M33_TRCRSCTLR2_SELECT_BITS _u(0x000000ff)
#define M33_TRCRSCTLR2_SELECT_MSB _u(7)
#define M33_TRCRSCTLR2_SELECT_LSB _u(0)
#define M33_TRCRSCTLR2_SELECT_ACCESS "RW"
#define M33_TRCRSCTLR3_OFFSET _u(0x0004120c)
#define M33_TRCRSCTLR3_BITS _u(0x003700ff)
#define M33_TRCRSCTLR3_RESET _u(0x00000000)
#define M33_TRCRSCTLR3_PAIRINV_RESET _u(0x0)
#define M33_TRCRSCTLR3_PAIRINV_BITS _u(0x00200000)
#define M33_TRCRSCTLR3_PAIRINV_MSB _u(21)
#define M33_TRCRSCTLR3_PAIRINV_LSB _u(21)
#define M33_TRCRSCTLR3_PAIRINV_ACCESS "RW"
#define M33_TRCRSCTLR3_INV_RESET _u(0x0)
#define M33_TRCRSCTLR3_INV_BITS _u(0x00100000)
#define M33_TRCRSCTLR3_INV_MSB _u(20)
#define M33_TRCRSCTLR3_INV_LSB _u(20)
#define M33_TRCRSCTLR3_INV_ACCESS "RW"
#define M33_TRCRSCTLR3_GROUP_RESET _u(0x0)
#define M33_TRCRSCTLR3_GROUP_BITS _u(0x00070000)
#define M33_TRCRSCTLR3_GROUP_MSB _u(18)
#define M33_TRCRSCTLR3_GROUP_LSB _u(16)
#define M33_TRCRSCTLR3_GROUP_ACCESS "RW"
#define M33_TRCRSCTLR3_SELECT_RESET _u(0x00)
#define M33_TRCRSCTLR3_SELECT_BITS _u(0x000000ff)
#define M33_TRCRSCTLR3_SELECT_MSB _u(7)
#define M33_TRCRSCTLR3_SELECT_LSB _u(0)
#define M33_TRCRSCTLR3_SELECT_ACCESS "RW"
#define M33_TRCSSCSR_OFFSET _u(0x000412a0)
#define M33_TRCSSCSR_BITS _u(0x8000000f)
#define M33_TRCSSCSR_RESET _u(0x00000000)
#define M33_TRCSSCSR_STATUS_RESET _u(0x0)
#define M33_TRCSSCSR_STATUS_BITS _u(0x80000000)
#define M33_TRCSSCSR_STATUS_MSB _u(31)
#define M33_TRCSSCSR_STATUS_LSB _u(31)
#define M33_TRCSSCSR_STATUS_ACCESS "RW"
#define M33_TRCSSCSR_PC_RESET _u(0x0)
#define M33_TRCSSCSR_PC_BITS _u(0x00000008)
#define M33_TRCSSCSR_PC_MSB _u(3)
#define M33_TRCSSCSR_PC_LSB _u(3)
#define M33_TRCSSCSR_PC_ACCESS "RO"
#define M33_TRCSSCSR_DV_RESET _u(0x0)
#define M33_TRCSSCSR_DV_BITS _u(0x00000004)
#define M33_TRCSSCSR_DV_MSB _u(2)
#define M33_TRCSSCSR_DV_LSB _u(2)
#define M33_TRCSSCSR_DV_ACCESS "RO"
#define M33_TRCSSCSR_DA_RESET _u(0x0)
#define M33_TRCSSCSR_DA_BITS _u(0x00000002)
#define M33_TRCSSCSR_DA_MSB _u(1)
#define M33_TRCSSCSR_DA_LSB _u(1)
#define M33_TRCSSCSR_DA_ACCESS "RO"
#define M33_TRCSSCSR_INST_RESET _u(0x0)
#define M33_TRCSSCSR_INST_BITS _u(0x00000001)
#define M33_TRCSSCSR_INST_MSB _u(0)
#define M33_TRCSSCSR_INST_LSB _u(0)
#define M33_TRCSSCSR_INST_ACCESS "RO"
#define M33_TRCSSPCICR_OFFSET _u(0x000412c0)
#define M33_TRCSSPCICR_BITS _u(0x0000000f)
#define M33_TRCSSPCICR_RESET _u(0x00000000)
#define M33_TRCSSPCICR_PC_RESET _u(0x0)
#define M33_TRCSSPCICR_PC_BITS _u(0x0000000f)
#define M33_TRCSSPCICR_PC_MSB _u(3)
#define M33_TRCSSPCICR_PC_LSB _u(0)
#define M33_TRCSSPCICR_PC_ACCESS "RW"
#define M33_TRCPDCR_OFFSET _u(0x00041310)
#define M33_TRCPDCR_BITS _u(0x00000008)
#define M33_TRCPDCR_RESET _u(0x00000000)
#define M33_TRCPDCR_PU_RESET _u(0x0)
#define M33_TRCPDCR_PU_BITS _u(0x00000008)
#define M33_TRCPDCR_PU_MSB _u(3)
#define M33_TRCPDCR_PU_LSB _u(3)
#define M33_TRCPDCR_PU_ACCESS "RW"
#define M33_TRCPDSR_OFFSET _u(0x00041314)
#define M33_TRCPDSR_BITS _u(0x00000023)
#define M33_TRCPDSR_RESET _u(0x00000003)
#define M33_TRCPDSR_OSLK_RESET _u(0x0)
#define M33_TRCPDSR_OSLK_BITS _u(0x00000020)
#define M33_TRCPDSR_OSLK_MSB _u(5)
#define M33_TRCPDSR_OSLK_LSB _u(5)
#define M33_TRCPDSR_OSLK_ACCESS "RO"
#define M33_TRCPDSR_STICKYPD_RESET _u(0x1)
#define M33_TRCPDSR_STICKYPD_BITS _u(0x00000002)
#define M33_TRCPDSR_STICKYPD_MSB _u(1)
#define M33_TRCPDSR_STICKYPD_LSB _u(1)
#define M33_TRCPDSR_STICKYPD_ACCESS "RO"
#define M33_TRCPDSR_POWER_RESET _u(0x1)
#define M33_TRCPDSR_POWER_BITS _u(0x00000001)
#define M33_TRCPDSR_POWER_MSB _u(0)
#define M33_TRCPDSR_POWER_LSB _u(0)
#define M33_TRCPDSR_POWER_ACCESS "RO"
#define M33_TRCITATBIDR_OFFSET _u(0x00041ee4)
#define M33_TRCITATBIDR_BITS _u(0x0000007f)
#define M33_TRCITATBIDR_RESET _u(0x00000000)
#define M33_TRCITATBIDR_ID_RESET _u(0x00)
#define M33_TRCITATBIDR_ID_BITS _u(0x0000007f)
#define M33_TRCITATBIDR_ID_MSB _u(6)
#define M33_TRCITATBIDR_ID_LSB _u(0)
#define M33_TRCITATBIDR_ID_ACCESS "RW"
#define M33_TRCITIATBINR_OFFSET _u(0x00041ef4)
#define M33_TRCITIATBINR_BITS _u(0x00000003)
#define M33_TRCITIATBINR_RESET _u(0x00000000)
#define M33_TRCITIATBINR_AFVALIDM_RESET _u(0x0)
#define M33_TRCITIATBINR_AFVALIDM_BITS _u(0x00000002)
#define M33_TRCITIATBINR_AFVALIDM_MSB _u(1)
#define M33_TRCITIATBINR_AFVALIDM_LSB _u(1)
#define M33_TRCITIATBINR_AFVALIDM_ACCESS "RW"
#define M33_TRCITIATBINR_ATREADYM_RESET _u(0x0)
#define M33_TRCITIATBINR_ATREADYM_BITS _u(0x00000001)
#define M33_TRCITIATBINR_ATREADYM_MSB _u(0)
#define M33_TRCITIATBINR_ATREADYM_LSB _u(0)
#define M33_TRCITIATBINR_ATREADYM_ACCESS "RW"
#define M33_TRCITIATBOUTR_OFFSET _u(0x00041efc)
#define M33_TRCITIATBOUTR_BITS _u(0x00000003)
#define M33_TRCITIATBOUTR_RESET _u(0x00000000)
#define M33_TRCITIATBOUTR_AFREADY_RESET _u(0x0)
#define M33_TRCITIATBOUTR_AFREADY_BITS _u(0x00000002)
#define M33_TRCITIATBOUTR_AFREADY_MSB _u(1)
#define M33_TRCITIATBOUTR_AFREADY_LSB _u(1)
#define M33_TRCITIATBOUTR_AFREADY_ACCESS "RW"
#define M33_TRCITIATBOUTR_ATVALID_RESET _u(0x0)
#define M33_TRCITIATBOUTR_ATVALID_BITS _u(0x00000001)
#define M33_TRCITIATBOUTR_ATVALID_MSB _u(0)
#define M33_TRCITIATBOUTR_ATVALID_LSB _u(0)
#define M33_TRCITIATBOUTR_ATVALID_ACCESS "RW"
#define M33_TRCCLAIMSET_OFFSET _u(0x00041fa0)
#define M33_TRCCLAIMSET_BITS _u(0x0000000f)
#define M33_TRCCLAIMSET_RESET _u(0x0000000f)
#define M33_TRCCLAIMSET_SET3_RESET _u(0x1)
#define M33_TRCCLAIMSET_SET3_BITS _u(0x00000008)
#define M33_TRCCLAIMSET_SET3_MSB _u(3)
#define M33_TRCCLAIMSET_SET3_LSB _u(3)
#define M33_TRCCLAIMSET_SET3_ACCESS "RW"
#define M33_TRCCLAIMSET_SET2_RESET _u(0x1)
#define M33_TRCCLAIMSET_SET2_BITS _u(0x00000004)
#define M33_TRCCLAIMSET_SET2_MSB _u(2)
#define M33_TRCCLAIMSET_SET2_LSB _u(2)
#define M33_TRCCLAIMSET_SET2_ACCESS "RW"
#define M33_TRCCLAIMSET_SET1_RESET _u(0x1)
#define M33_TRCCLAIMSET_SET1_BITS _u(0x00000002)
#define M33_TRCCLAIMSET_SET1_MSB _u(1)
#define M33_TRCCLAIMSET_SET1_LSB _u(1)
#define M33_TRCCLAIMSET_SET1_ACCESS "RW"
#define M33_TRCCLAIMSET_SET0_RESET _u(0x1)
#define M33_TRCCLAIMSET_SET0_BITS _u(0x00000001)
#define M33_TRCCLAIMSET_SET0_MSB _u(0)
#define M33_TRCCLAIMSET_SET0_LSB _u(0)
#define M33_TRCCLAIMSET_SET0_ACCESS "RW"
#define M33_TRCCLAIMCLR_OFFSET _u(0x00041fa4)
#define M33_TRCCLAIMCLR_BITS _u(0x0000000f)
#define M33_TRCCLAIMCLR_RESET _u(0x00000000)
#define M33_TRCCLAIMCLR_CLR3_RESET _u(0x0)
#define M33_TRCCLAIMCLR_CLR3_BITS _u(0x00000008)
#define M33_TRCCLAIMCLR_CLR3_MSB _u(3)
#define M33_TRCCLAIMCLR_CLR3_LSB _u(3)
#define M33_TRCCLAIMCLR_CLR3_ACCESS "RW"
#define M33_TRCCLAIMCLR_CLR2_RESET _u(0x0)
#define M33_TRCCLAIMCLR_CLR2_BITS _u(0x00000004)
#define M33_TRCCLAIMCLR_CLR2_MSB _u(2)
#define M33_TRCCLAIMCLR_CLR2_LSB _u(2)
#define M33_TRCCLAIMCLR_CLR2_ACCESS "RW"
#define M33_TRCCLAIMCLR_CLR1_RESET _u(0x0)
#define M33_TRCCLAIMCLR_CLR1_BITS _u(0x00000002)
#define M33_TRCCLAIMCLR_CLR1_MSB _u(1)
#define M33_TRCCLAIMCLR_CLR1_LSB _u(1)
#define M33_TRCCLAIMCLR_CLR1_ACCESS "RW"
#define M33_TRCCLAIMCLR_CLR0_RESET _u(0x0)
#define M33_TRCCLAIMCLR_CLR0_BITS _u(0x00000001)
#define M33_TRCCLAIMCLR_CLR0_MSB _u(0)
#define M33_TRCCLAIMCLR_CLR0_LSB _u(0)
#define M33_TRCCLAIMCLR_CLR0_ACCESS "RW"
#define M33_TRCAUTHSTATUS_OFFSET _u(0x00041fb8)
#define M33_TRCAUTHSTATUS_BITS _u(0x000000ff)
#define M33_TRCAUTHSTATUS_RESET _u(0x00000000)
#define M33_TRCAUTHSTATUS_SNID_RESET _u(0x0)
#define M33_TRCAUTHSTATUS_SNID_BITS _u(0x000000c0)
#define M33_TRCAUTHSTATUS_SNID_MSB _u(7)
#define M33_TRCAUTHSTATUS_SNID_LSB _u(6)
#define M33_TRCAUTHSTATUS_SNID_ACCESS "RO"
#define M33_TRCAUTHSTATUS_SID_RESET _u(0x0)
#define M33_TRCAUTHSTATUS_SID_BITS _u(0x00000030)
#define M33_TRCAUTHSTATUS_SID_MSB _u(5)
#define M33_TRCAUTHSTATUS_SID_LSB _u(4)
#define M33_TRCAUTHSTATUS_SID_ACCESS "RO"
#define M33_TRCAUTHSTATUS_NSNID_RESET _u(0x0)
#define M33_TRCAUTHSTATUS_NSNID_BITS _u(0x0000000c)
#define M33_TRCAUTHSTATUS_NSNID_MSB _u(3)
#define M33_TRCAUTHSTATUS_NSNID_LSB _u(2)
#define M33_TRCAUTHSTATUS_NSNID_ACCESS "RO"
#define M33_TRCAUTHSTATUS_NSID_RESET _u(0x0)
#define M33_TRCAUTHSTATUS_NSID_BITS _u(0x00000003)
#define M33_TRCAUTHSTATUS_NSID_MSB _u(1)
#define M33_TRCAUTHSTATUS_NSID_LSB _u(0)
#define M33_TRCAUTHSTATUS_NSID_ACCESS "RO"
#define M33_TRCDEVARCH_OFFSET _u(0x00041fbc)
#define M33_TRCDEVARCH_BITS _u(0xffffffff)
#define M33_TRCDEVARCH_RESET _u(0x47724a13)
#define M33_TRCDEVARCH_ARCHITECT_RESET _u(0x23b)
#define M33_TRCDEVARCH_ARCHITECT_BITS _u(0xffe00000)
#define M33_TRCDEVARCH_ARCHITECT_MSB _u(31)
#define M33_TRCDEVARCH_ARCHITECT_LSB _u(21)
#define M33_TRCDEVARCH_ARCHITECT_ACCESS "RO"
#define M33_TRCDEVARCH_PRESENT_RESET _u(0x1)
#define M33_TRCDEVARCH_PRESENT_BITS _u(0x00100000)
#define M33_TRCDEVARCH_PRESENT_MSB _u(20)
#define M33_TRCDEVARCH_PRESENT_LSB _u(20)
#define M33_TRCDEVARCH_PRESENT_ACCESS "RO"
#define M33_TRCDEVARCH_REVISION_RESET _u(0x2)
#define M33_TRCDEVARCH_REVISION_BITS _u(0x000f0000)
#define M33_TRCDEVARCH_REVISION_MSB _u(19)
#define M33_TRCDEVARCH_REVISION_LSB _u(16)
#define M33_TRCDEVARCH_REVISION_ACCESS "RO"
#define M33_TRCDEVARCH_ARCHID_RESET _u(0x4a13)
#define M33_TRCDEVARCH_ARCHID_BITS _u(0x0000ffff)
#define M33_TRCDEVARCH_ARCHID_MSB _u(15)
#define M33_TRCDEVARCH_ARCHID_LSB _u(0)
#define M33_TRCDEVARCH_ARCHID_ACCESS "RO"
#define M33_TRCDEVID_OFFSET _u(0x00041fc8)
#define M33_TRCDEVID_BITS _u(0x00000000)
#define M33_TRCDEVID_RESET _u(0x00000000)
#define M33_TRCDEVID_MSB _u(31)
#define M33_TRCDEVID_LSB _u(0)
#define M33_TRCDEVID_ACCESS "RW"
#define M33_TRCDEVTYPE_OFFSET _u(0x00041fcc)
#define M33_TRCDEVTYPE_BITS _u(0x000000ff)
#define M33_TRCDEVTYPE_RESET _u(0x00000013)
#define M33_TRCDEVTYPE_SUB_RESET _u(0x1)
#define M33_TRCDEVTYPE_SUB_BITS _u(0x000000f0)
#define M33_TRCDEVTYPE_SUB_MSB _u(7)
#define M33_TRCDEVTYPE_SUB_LSB _u(4)
#define M33_TRCDEVTYPE_SUB_ACCESS "RO"
#define M33_TRCDEVTYPE_MAJOR_RESET _u(0x3)
#define M33_TRCDEVTYPE_MAJOR_BITS _u(0x0000000f)
#define M33_TRCDEVTYPE_MAJOR_MSB _u(3)
#define M33_TRCDEVTYPE_MAJOR_LSB _u(0)
#define M33_TRCDEVTYPE_MAJOR_ACCESS "RO"
#define M33_TRCPIDR4_OFFSET _u(0x00041fd0)
#define M33_TRCPIDR4_BITS _u(0x000000ff)
#define M33_TRCPIDR4_RESET _u(0x00000004)
#define M33_TRCPIDR4_SIZE_RESET _u(0x0)
#define M33_TRCPIDR4_SIZE_BITS _u(0x000000f0)
#define M33_TRCPIDR4_SIZE_MSB _u(7)
#define M33_TRCPIDR4_SIZE_LSB _u(4)
#define M33_TRCPIDR4_SIZE_ACCESS "RO"
#define M33_TRCPIDR4_DES_2_RESET _u(0x4)
#define M33_TRCPIDR4_DES_2_BITS _u(0x0000000f)
#define M33_TRCPIDR4_DES_2_MSB _u(3)
#define M33_TRCPIDR4_DES_2_LSB _u(0)
#define M33_TRCPIDR4_DES_2_ACCESS "RO"
#define M33_TRCPIDR5_OFFSET _u(0x00041fd4)
#define M33_TRCPIDR5_BITS _u(0x00000000)
#define M33_TRCPIDR5_RESET _u(0x00000000)
#define M33_TRCPIDR5_MSB _u(31)
#define M33_TRCPIDR5_LSB _u(0)
#define M33_TRCPIDR5_ACCESS "RW"
#define M33_TRCPIDR6_OFFSET _u(0x00041fd8)
#define M33_TRCPIDR6_BITS _u(0x00000000)
#define M33_TRCPIDR6_RESET _u(0x00000000)
#define M33_TRCPIDR6_MSB _u(31)
#define M33_TRCPIDR6_LSB _u(0)
#define M33_TRCPIDR6_ACCESS "RW"
#define M33_TRCPIDR7_OFFSET _u(0x00041fdc)
#define M33_TRCPIDR7_BITS _u(0x00000000)
#define M33_TRCPIDR7_RESET _u(0x00000000)
#define M33_TRCPIDR7_MSB _u(31)
#define M33_TRCPIDR7_LSB _u(0)
#define M33_TRCPIDR7_ACCESS "RW"
#define M33_TRCPIDR0_OFFSET _u(0x00041fe0)
#define M33_TRCPIDR0_BITS _u(0x000000ff)
#define M33_TRCPIDR0_RESET _u(0x00000021)
#define M33_TRCPIDR0_PART_0_RESET _u(0x21)
#define M33_TRCPIDR0_PART_0_BITS _u(0x000000ff)
#define M33_TRCPIDR0_PART_0_MSB _u(7)
#define M33_TRCPIDR0_PART_0_LSB _u(0)
#define M33_TRCPIDR0_PART_0_ACCESS "RO"
#define M33_TRCPIDR1_OFFSET _u(0x00041fe4)
#define M33_TRCPIDR1_BITS _u(0x000000ff)
#define M33_TRCPIDR1_RESET _u(0x000000bd)
#define M33_TRCPIDR1_DES_0_RESET _u(0xb)
#define M33_TRCPIDR1_DES_0_BITS _u(0x000000f0)
#define M33_TRCPIDR1_DES_0_MSB _u(7)
#define M33_TRCPIDR1_DES_0_LSB _u(4)
#define M33_TRCPIDR1_DES_0_ACCESS "RO"
#define M33_TRCPIDR1_PART_0_RESET _u(0xd)
#define M33_TRCPIDR1_PART_0_BITS _u(0x0000000f)
#define M33_TRCPIDR1_PART_0_MSB _u(3)
#define M33_TRCPIDR1_PART_0_LSB _u(0)
#define M33_TRCPIDR1_PART_0_ACCESS "RO"
#define M33_TRCPIDR2_OFFSET _u(0x00041fe8)
#define M33_TRCPIDR2_BITS _u(0x000000ff)
#define M33_TRCPIDR2_RESET _u(0x0000002b)
#define M33_TRCPIDR2_REVISION_RESET _u(0x2)
#define M33_TRCPIDR2_REVISION_BITS _u(0x000000f0)
#define M33_TRCPIDR2_REVISION_MSB _u(7)
#define M33_TRCPIDR2_REVISION_LSB _u(4)
#define M33_TRCPIDR2_REVISION_ACCESS "RO"
#define M33_TRCPIDR2_JEDEC_RESET _u(0x1)
#define M33_TRCPIDR2_JEDEC_BITS _u(0x00000008)
#define M33_TRCPIDR2_JEDEC_MSB _u(3)
#define M33_TRCPIDR2_JEDEC_LSB _u(3)
#define M33_TRCPIDR2_JEDEC_ACCESS "RO"
#define M33_TRCPIDR2_DES_0_RESET _u(0x3)
#define M33_TRCPIDR2_DES_0_BITS _u(0x00000007)
#define M33_TRCPIDR2_DES_0_MSB _u(2)
#define M33_TRCPIDR2_DES_0_LSB _u(0)
#define M33_TRCPIDR2_DES_0_ACCESS "RO"
#define M33_TRCPIDR3_OFFSET _u(0x00041fec)
#define M33_TRCPIDR3_BITS _u(0x000000ff)
#define M33_TRCPIDR3_RESET _u(0x00000000)
#define M33_TRCPIDR3_REVAND_RESET _u(0x0)
#define M33_TRCPIDR3_REVAND_BITS _u(0x000000f0)
#define M33_TRCPIDR3_REVAND_MSB _u(7)
#define M33_TRCPIDR3_REVAND_LSB _u(4)
#define M33_TRCPIDR3_REVAND_ACCESS "RO"
#define M33_TRCPIDR3_CMOD_RESET _u(0x0)
#define M33_TRCPIDR3_CMOD_BITS _u(0x0000000f)
#define M33_TRCPIDR3_CMOD_MSB _u(3)
#define M33_TRCPIDR3_CMOD_LSB _u(0)
#define M33_TRCPIDR3_CMOD_ACCESS "RO"
#define M33_TRCCIDR0_OFFSET _u(0x00041ff0)
#define M33_TRCCIDR0_BITS _u(0x000000ff)
#define M33_TRCCIDR0_RESET _u(0x0000000d)
#define M33_TRCCIDR0_PRMBL_0_RESET _u(0x0d)
#define M33_TRCCIDR0_PRMBL_0_BITS _u(0x000000ff)
#define M33_TRCCIDR0_PRMBL_0_MSB _u(7)
#define M33_TRCCIDR0_PRMBL_0_LSB _u(0)
#define M33_TRCCIDR0_PRMBL_0_ACCESS "RO"
#define M33_TRCCIDR1_OFFSET _u(0x00041ff4)
#define M33_TRCCIDR1_BITS _u(0x000000ff)
#define M33_TRCCIDR1_RESET _u(0x00000090)
#define M33_TRCCIDR1_CLASS_RESET _u(0x9)
#define M33_TRCCIDR1_CLASS_BITS _u(0x000000f0)
#define M33_TRCCIDR1_CLASS_MSB _u(7)
#define M33_TRCCIDR1_CLASS_LSB _u(4)
#define M33_TRCCIDR1_CLASS_ACCESS "RO"
#define M33_TRCCIDR1_PRMBL_1_RESET _u(0x0)
#define M33_TRCCIDR1_PRMBL_1_BITS _u(0x0000000f)
#define M33_TRCCIDR1_PRMBL_1_MSB _u(3)
#define M33_TRCCIDR1_PRMBL_1_LSB _u(0)
#define M33_TRCCIDR1_PRMBL_1_ACCESS "RO"
#define M33_TRCCIDR2_OFFSET _u(0x00041ff8)
#define M33_TRCCIDR2_BITS _u(0x000000ff)
#define M33_TRCCIDR2_RESET _u(0x00000005)
#define M33_TRCCIDR2_PRMBL_2_RESET _u(0x05)
#define M33_TRCCIDR2_PRMBL_2_BITS _u(0x000000ff)
#define M33_TRCCIDR2_PRMBL_2_MSB _u(7)
#define M33_TRCCIDR2_PRMBL_2_LSB _u(0)
#define M33_TRCCIDR2_PRMBL_2_ACCESS "RO"
#define M33_TRCCIDR3_OFFSET _u(0x00041ffc)
#define M33_TRCCIDR3_BITS _u(0x000000ff)
#define M33_TRCCIDR3_RESET _u(0x000000b1)
#define M33_TRCCIDR3_PRMBL_3_RESET _u(0xb1)
#define M33_TRCCIDR3_PRMBL_3_BITS _u(0x000000ff)
#define M33_TRCCIDR3_PRMBL_3_MSB _u(7)
#define M33_TRCCIDR3_PRMBL_3_LSB _u(0)
#define M33_TRCCIDR3_PRMBL_3_ACCESS "RO"
#define M33_CTICONTROL_OFFSET _u(0x00042000)
#define M33_CTICONTROL_BITS _u(0x00000001)
#define M33_CTICONTROL_RESET _u(0x00000000)
#define M33_CTICONTROL_GLBEN_RESET _u(0x0)
#define M33_CTICONTROL_GLBEN_BITS _u(0x00000001)
#define M33_CTICONTROL_GLBEN_MSB _u(0)
#define M33_CTICONTROL_GLBEN_LSB _u(0)
#define M33_CTICONTROL_GLBEN_ACCESS "RW"
#define M33_CTIINTACK_OFFSET _u(0x00042010)
#define M33_CTIINTACK_BITS _u(0x000000ff)
#define M33_CTIINTACK_RESET _u(0x00000000)
#define M33_CTIINTACK_INTACK_RESET _u(0x00)
#define M33_CTIINTACK_INTACK_BITS _u(0x000000ff)
#define M33_CTIINTACK_INTACK_MSB _u(7)
#define M33_CTIINTACK_INTACK_LSB _u(0)
#define M33_CTIINTACK_INTACK_ACCESS "RW"
#define M33_CTIAPPSET_OFFSET _u(0x00042014)
#define M33_CTIAPPSET_BITS _u(0x0000000f)
#define M33_CTIAPPSET_RESET _u(0x00000000)
#define M33_CTIAPPSET_APPSET_RESET _u(0x0)
#define M33_CTIAPPSET_APPSET_BITS _u(0x0000000f)
#define M33_CTIAPPSET_APPSET_MSB _u(3)
#define M33_CTIAPPSET_APPSET_LSB _u(0)
#define M33_CTIAPPSET_APPSET_ACCESS "RW"
#define M33_CTIAPPCLEAR_OFFSET _u(0x00042018)
#define M33_CTIAPPCLEAR_BITS _u(0x0000000f)
#define M33_CTIAPPCLEAR_RESET _u(0x00000000)
#define M33_CTIAPPCLEAR_APPCLEAR_RESET _u(0x0)
#define M33_CTIAPPCLEAR_APPCLEAR_BITS _u(0x0000000f)
#define M33_CTIAPPCLEAR_APPCLEAR_MSB _u(3)
#define M33_CTIAPPCLEAR_APPCLEAR_LSB _u(0)
#define M33_CTIAPPCLEAR_APPCLEAR_ACCESS "RW"
#define M33_CTIAPPPULSE_OFFSET _u(0x0004201c)
#define M33_CTIAPPPULSE_BITS _u(0x0000000f)
#define M33_CTIAPPPULSE_RESET _u(0x00000000)
#define M33_CTIAPPPULSE_APPULSE_RESET _u(0x0)
#define M33_CTIAPPPULSE_APPULSE_BITS _u(0x0000000f)
#define M33_CTIAPPPULSE_APPULSE_MSB _u(3)
#define M33_CTIAPPPULSE_APPULSE_LSB _u(0)
#define M33_CTIAPPPULSE_APPULSE_ACCESS "RW"
#define M33_CTIINEN0_OFFSET _u(0x00042020)
#define M33_CTIINEN0_BITS _u(0x0000000f)
#define M33_CTIINEN0_RESET _u(0x00000000)
#define M33_CTIINEN0_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN0_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN0_TRIGINEN_MSB _u(3)
#define M33_CTIINEN0_TRIGINEN_LSB _u(0)
#define M33_CTIINEN0_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN1_OFFSET _u(0x00042024)
#define M33_CTIINEN1_BITS _u(0x0000000f)
#define M33_CTIINEN1_RESET _u(0x00000000)
#define M33_CTIINEN1_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN1_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN1_TRIGINEN_MSB _u(3)
#define M33_CTIINEN1_TRIGINEN_LSB _u(0)
#define M33_CTIINEN1_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN2_OFFSET _u(0x00042028)
#define M33_CTIINEN2_BITS _u(0x0000000f)
#define M33_CTIINEN2_RESET _u(0x00000000)
#define M33_CTIINEN2_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN2_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN2_TRIGINEN_MSB _u(3)
#define M33_CTIINEN2_TRIGINEN_LSB _u(0)
#define M33_CTIINEN2_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN3_OFFSET _u(0x0004202c)
#define M33_CTIINEN3_BITS _u(0x0000000f)
#define M33_CTIINEN3_RESET _u(0x00000000)
#define M33_CTIINEN3_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN3_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN3_TRIGINEN_MSB _u(3)
#define M33_CTIINEN3_TRIGINEN_LSB _u(0)
#define M33_CTIINEN3_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN4_OFFSET _u(0x00042030)
#define M33_CTIINEN4_BITS _u(0x0000000f)
#define M33_CTIINEN4_RESET _u(0x00000000)
#define M33_CTIINEN4_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN4_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN4_TRIGINEN_MSB _u(3)
#define M33_CTIINEN4_TRIGINEN_LSB _u(0)
#define M33_CTIINEN4_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN5_OFFSET _u(0x00042034)
#define M33_CTIINEN5_BITS _u(0x0000000f)
#define M33_CTIINEN5_RESET _u(0x00000000)
#define M33_CTIINEN5_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN5_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN5_TRIGINEN_MSB _u(3)
#define M33_CTIINEN5_TRIGINEN_LSB _u(0)
#define M33_CTIINEN5_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN6_OFFSET _u(0x00042038)
#define M33_CTIINEN6_BITS _u(0x0000000f)
#define M33_CTIINEN6_RESET _u(0x00000000)
#define M33_CTIINEN6_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN6_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN6_TRIGINEN_MSB _u(3)
#define M33_CTIINEN6_TRIGINEN_LSB _u(0)
#define M33_CTIINEN6_TRIGINEN_ACCESS "RW"
#define M33_CTIINEN7_OFFSET _u(0x0004203c)
#define M33_CTIINEN7_BITS _u(0x0000000f)
#define M33_CTIINEN7_RESET _u(0x00000000)
#define M33_CTIINEN7_TRIGINEN_RESET _u(0x0)
#define M33_CTIINEN7_TRIGINEN_BITS _u(0x0000000f)
#define M33_CTIINEN7_TRIGINEN_MSB _u(3)
#define M33_CTIINEN7_TRIGINEN_LSB _u(0)
#define M33_CTIINEN7_TRIGINEN_ACCESS "RW"
#define M33_CTIOUTEN0_OFFSET _u(0x000420a0)
#define M33_CTIOUTEN0_BITS _u(0x0000000f)
#define M33_CTIOUTEN0_RESET _u(0x00000000)
#define M33_CTIOUTEN0_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN0_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN0_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN0_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN0_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN1_OFFSET _u(0x000420a4)
#define M33_CTIOUTEN1_BITS _u(0x0000000f)
#define M33_CTIOUTEN1_RESET _u(0x00000000)
#define M33_CTIOUTEN1_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN1_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN1_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN1_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN1_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN2_OFFSET _u(0x000420a8)
#define M33_CTIOUTEN2_BITS _u(0x0000000f)
#define M33_CTIOUTEN2_RESET _u(0x00000000)
#define M33_CTIOUTEN2_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN2_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN2_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN2_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN2_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN3_OFFSET _u(0x000420ac)
#define M33_CTIOUTEN3_BITS _u(0x0000000f)
#define M33_CTIOUTEN3_RESET _u(0x00000000)
#define M33_CTIOUTEN3_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN3_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN3_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN3_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN3_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN4_OFFSET _u(0x000420b0)
#define M33_CTIOUTEN4_BITS _u(0x0000000f)
#define M33_CTIOUTEN4_RESET _u(0x00000000)
#define M33_CTIOUTEN4_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN4_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN4_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN4_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN4_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN5_OFFSET _u(0x000420b4)
#define M33_CTIOUTEN5_BITS _u(0x0000000f)
#define M33_CTIOUTEN5_RESET _u(0x00000000)
#define M33_CTIOUTEN5_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN5_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN5_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN5_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN5_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN6_OFFSET _u(0x000420b8)
#define M33_CTIOUTEN6_BITS _u(0x0000000f)
#define M33_CTIOUTEN6_RESET _u(0x00000000)
#define M33_CTIOUTEN6_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN6_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN6_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN6_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN6_TRIGOUTEN_ACCESS "RW"
#define M33_CTIOUTEN7_OFFSET _u(0x000420bc)
#define M33_CTIOUTEN7_BITS _u(0x0000000f)
#define M33_CTIOUTEN7_RESET _u(0x00000000)
#define M33_CTIOUTEN7_TRIGOUTEN_RESET _u(0x0)
#define M33_CTIOUTEN7_TRIGOUTEN_BITS _u(0x0000000f)
#define M33_CTIOUTEN7_TRIGOUTEN_MSB _u(3)
#define M33_CTIOUTEN7_TRIGOUTEN_LSB _u(0)
#define M33_CTIOUTEN7_TRIGOUTEN_ACCESS "RW"
#define M33_CTITRIGINSTATUS_OFFSET _u(0x00042130)
#define M33_CTITRIGINSTATUS_BITS _u(0x000000ff)
#define M33_CTITRIGINSTATUS_RESET _u(0x00000000)
#define M33_CTITRIGINSTATUS_TRIGINSTATUS_RESET _u(0x00)
#define M33_CTITRIGINSTATUS_TRIGINSTATUS_BITS _u(0x000000ff)
#define M33_CTITRIGINSTATUS_TRIGINSTATUS_MSB _u(7)
#define M33_CTITRIGINSTATUS_TRIGINSTATUS_LSB _u(0)
#define M33_CTITRIGINSTATUS_TRIGINSTATUS_ACCESS "RO"
#define M33_CTITRIGOUTSTATUS_OFFSET _u(0x00042134)
#define M33_CTITRIGOUTSTATUS_BITS _u(0x000000ff)
#define M33_CTITRIGOUTSTATUS_RESET _u(0x00000000)
#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_RESET _u(0x00)
#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_BITS _u(0x000000ff)
#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_MSB _u(7)
#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_LSB _u(0)
#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_ACCESS "RO"
#define M33_CTICHINSTATUS_OFFSET _u(0x00042138)
#define M33_CTICHINSTATUS_BITS _u(0x0000000f)
#define M33_CTICHINSTATUS_RESET _u(0x00000000)
#define M33_CTICHINSTATUS_CTICHOUTSTATUS_RESET _u(0x0)
#define M33_CTICHINSTATUS_CTICHOUTSTATUS_BITS _u(0x0000000f)
#define M33_CTICHINSTATUS_CTICHOUTSTATUS_MSB _u(3)
#define M33_CTICHINSTATUS_CTICHOUTSTATUS_LSB _u(0)
#define M33_CTICHINSTATUS_CTICHOUTSTATUS_ACCESS "RO"
#define M33_CTIGATE_OFFSET _u(0x00042140)
#define M33_CTIGATE_BITS _u(0x0000000f)
#define M33_CTIGATE_RESET _u(0x0000000f)
#define M33_CTIGATE_CTIGATEEN3_RESET _u(0x1)
#define M33_CTIGATE_CTIGATEEN3_BITS _u(0x00000008)
#define M33_CTIGATE_CTIGATEEN3_MSB _u(3)
#define M33_CTIGATE_CTIGATEEN3_LSB _u(3)
#define M33_CTIGATE_CTIGATEEN3_ACCESS "RW"
#define M33_CTIGATE_CTIGATEEN2_RESET _u(0x1)
#define M33_CTIGATE_CTIGATEEN2_BITS _u(0x00000004)
#define M33_CTIGATE_CTIGATEEN2_MSB _u(2)
#define M33_CTIGATE_CTIGATEEN2_LSB _u(2)
#define M33_CTIGATE_CTIGATEEN2_ACCESS "RW"
#define M33_CTIGATE_CTIGATEEN1_RESET _u(0x1)
#define M33_CTIGATE_CTIGATEEN1_BITS _u(0x00000002)
#define M33_CTIGATE_CTIGATEEN1_MSB _u(1)
#define M33_CTIGATE_CTIGATEEN1_LSB _u(1)
#define M33_CTIGATE_CTIGATEEN1_ACCESS "RW"
#define M33_CTIGATE_CTIGATEEN0_RESET _u(0x1)
#define M33_CTIGATE_CTIGATEEN0_BITS _u(0x00000001)
#define M33_CTIGATE_CTIGATEEN0_MSB _u(0)
#define M33_CTIGATE_CTIGATEEN0_LSB _u(0)
#define M33_CTIGATE_CTIGATEEN0_ACCESS "RW"
#define M33_ASICCTL_OFFSET _u(0x00042144)
#define M33_ASICCTL_BITS _u(0x00000000)
#define M33_ASICCTL_RESET _u(0x00000000)
#define M33_ASICCTL_MSB _u(31)
#define M33_ASICCTL_LSB _u(0)
#define M33_ASICCTL_ACCESS "RW"
#define M33_ITCHOUT_OFFSET _u(0x00042ee4)
#define M33_ITCHOUT_BITS _u(0x0000000f)
#define M33_ITCHOUT_RESET _u(0x00000000)
#define M33_ITCHOUT_CTCHOUT_RESET _u(0x0)
#define M33_ITCHOUT_CTCHOUT_BITS _u(0x0000000f)
#define M33_ITCHOUT_CTCHOUT_MSB _u(3)
#define M33_ITCHOUT_CTCHOUT_LSB _u(0)
#define M33_ITCHOUT_CTCHOUT_ACCESS "RW"
#define M33_ITTRIGOUT_OFFSET _u(0x00042ee8)
#define M33_ITTRIGOUT_BITS _u(0x000000ff)
#define M33_ITTRIGOUT_RESET _u(0x00000000)
#define M33_ITTRIGOUT_CTTRIGOUT_RESET _u(0x00)
#define M33_ITTRIGOUT_CTTRIGOUT_BITS _u(0x000000ff)
#define M33_ITTRIGOUT_CTTRIGOUT_MSB _u(7)
#define M33_ITTRIGOUT_CTTRIGOUT_LSB _u(0)
#define M33_ITTRIGOUT_CTTRIGOUT_ACCESS "RW"
#define M33_ITCHIN_OFFSET _u(0x00042ef4)
#define M33_ITCHIN_BITS _u(0x0000000f)
#define M33_ITCHIN_RESET _u(0x00000000)
#define M33_ITCHIN_CTCHIN_RESET _u(0x0)
#define M33_ITCHIN_CTCHIN_BITS _u(0x0000000f)
#define M33_ITCHIN_CTCHIN_MSB _u(3)
#define M33_ITCHIN_CTCHIN_LSB _u(0)
#define M33_ITCHIN_CTCHIN_ACCESS "RO"
#define M33_ITCTRL_OFFSET _u(0x00042f00)
#define M33_ITCTRL_BITS _u(0x00000001)
#define M33_ITCTRL_RESET _u(0x00000000)
#define M33_ITCTRL_IME_RESET _u(0x0)
#define M33_ITCTRL_IME_BITS _u(0x00000001)
#define M33_ITCTRL_IME_MSB _u(0)
#define M33_ITCTRL_IME_LSB _u(0)
#define M33_ITCTRL_IME_ACCESS "RW"
#define M33_DEVARCH_OFFSET _u(0x00042fbc)
#define M33_DEVARCH_BITS _u(0xffffffff)
#define M33_DEVARCH_RESET _u(0x47701a14)
#define M33_DEVARCH_ARCHITECT_RESET _u(0x23b)
#define M33_DEVARCH_ARCHITECT_BITS _u(0xffe00000)
#define M33_DEVARCH_ARCHITECT_MSB _u(31)
#define M33_DEVARCH_ARCHITECT_LSB _u(21)
#define M33_DEVARCH_ARCHITECT_ACCESS "RO"
#define M33_DEVARCH_PRESENT_RESET _u(0x1)
#define M33_DEVARCH_PRESENT_BITS _u(0x00100000)
#define M33_DEVARCH_PRESENT_MSB _u(20)
#define M33_DEVARCH_PRESENT_LSB _u(20)
#define M33_DEVARCH_PRESENT_ACCESS "RO"
#define M33_DEVARCH_REVISION_RESET _u(0x0)
#define M33_DEVARCH_REVISION_BITS _u(0x000f0000)
#define M33_DEVARCH_REVISION_MSB _u(19)
#define M33_DEVARCH_REVISION_LSB _u(16)
#define M33_DEVARCH_REVISION_ACCESS "RO"
#define M33_DEVARCH_ARCHID_RESET _u(0x1a14)
#define M33_DEVARCH_ARCHID_BITS _u(0x0000ffff)
#define M33_DEVARCH_ARCHID_MSB _u(15)
#define M33_DEVARCH_ARCHID_LSB _u(0)
#define M33_DEVARCH_ARCHID_ACCESS "RO"
#define M33_DEVID_OFFSET _u(0x00042fc8)
#define M33_DEVID_BITS _u(0x000fff1f)
#define M33_DEVID_RESET _u(0x00040800)
#define M33_DEVID_NUMCH_RESET _u(0x4)
#define M33_DEVID_NUMCH_BITS _u(0x000f0000)
#define M33_DEVID_NUMCH_MSB _u(19)
#define M33_DEVID_NUMCH_LSB _u(16)
#define M33_DEVID_NUMCH_ACCESS "RO"
#define M33_DEVID_NUMTRIG_RESET _u(0x08)
#define M33_DEVID_NUMTRIG_BITS _u(0x0000ff00)
#define M33_DEVID_NUMTRIG_MSB _u(15)
#define M33_DEVID_NUMTRIG_LSB _u(8)
#define M33_DEVID_NUMTRIG_ACCESS "RO"
#define M33_DEVID_EXTMUXNUM_RESET _u(0x00)
#define M33_DEVID_EXTMUXNUM_BITS _u(0x0000001f)
#define M33_DEVID_EXTMUXNUM_MSB _u(4)
#define M33_DEVID_EXTMUXNUM_LSB _u(0)
#define M33_DEVID_EXTMUXNUM_ACCESS "RO"
#define M33_DEVTYPE_OFFSET _u(0x00042fcc)
#define M33_DEVTYPE_BITS _u(0x000000ff)
#define M33_DEVTYPE_RESET _u(0x00000014)
#define M33_DEVTYPE_SUB_RESET _u(0x1)
#define M33_DEVTYPE_SUB_BITS _u(0x000000f0)
#define M33_DEVTYPE_SUB_MSB _u(7)
#define M33_DEVTYPE_SUB_LSB _u(4)
#define M33_DEVTYPE_SUB_ACCESS "RO"
#define M33_DEVTYPE_MAJOR_RESET _u(0x4)
#define M33_DEVTYPE_MAJOR_BITS _u(0x0000000f)
#define M33_DEVTYPE_MAJOR_MSB _u(3)
#define M33_DEVTYPE_MAJOR_LSB _u(0)
#define M33_DEVTYPE_MAJOR_ACCESS "RO"
#define M33_PIDR4_OFFSET _u(0x00042fd0)
#define M33_PIDR4_BITS _u(0x000000ff)
#define M33_PIDR4_RESET _u(0x00000004)
#define M33_PIDR4_SIZE_RESET _u(0x0)
#define M33_PIDR4_SIZE_BITS _u(0x000000f0)
#define M33_PIDR4_SIZE_MSB _u(7)
#define M33_PIDR4_SIZE_LSB _u(4)
#define M33_PIDR4_SIZE_ACCESS "RO"
#define M33_PIDR4_DES_2_RESET _u(0x4)
#define M33_PIDR4_DES_2_BITS _u(0x0000000f)
#define M33_PIDR4_DES_2_MSB _u(3)
#define M33_PIDR4_DES_2_LSB _u(0)
#define M33_PIDR4_DES_2_ACCESS "RO"
#define M33_PIDR5_OFFSET _u(0x00042fd4)
#define M33_PIDR5_BITS _u(0x00000000)
#define M33_PIDR5_RESET _u(0x00000000)
#define M33_PIDR5_MSB _u(31)
#define M33_PIDR5_LSB _u(0)
#define M33_PIDR5_ACCESS "RW"
#define M33_PIDR6_OFFSET _u(0x00042fd8)
#define M33_PIDR6_BITS _u(0x00000000)
#define M33_PIDR6_RESET _u(0x00000000)
#define M33_PIDR6_MSB _u(31)
#define M33_PIDR6_LSB _u(0)
#define M33_PIDR6_ACCESS "RW"
#define M33_PIDR7_OFFSET _u(0x00042fdc)
#define M33_PIDR7_BITS _u(0x00000000)
#define M33_PIDR7_RESET _u(0x00000000)
#define M33_PIDR7_MSB _u(31)
#define M33_PIDR7_LSB _u(0)
#define M33_PIDR7_ACCESS "RW"
#define M33_PIDR0_OFFSET _u(0x00042fe0)
#define M33_PIDR0_BITS _u(0x000000ff)
#define M33_PIDR0_RESET _u(0x00000021)
#define M33_PIDR0_PART_0_RESET _u(0x21)
#define M33_PIDR0_PART_0_BITS _u(0x000000ff)
#define M33_PIDR0_PART_0_MSB _u(7)
#define M33_PIDR0_PART_0_LSB _u(0)
#define M33_PIDR0_PART_0_ACCESS "RO"
#define M33_PIDR1_OFFSET _u(0x00042fe4)
#define M33_PIDR1_BITS _u(0x000000ff)
#define M33_PIDR1_RESET _u(0x000000bd)
#define M33_PIDR1_DES_0_RESET _u(0xb)
#define M33_PIDR1_DES_0_BITS _u(0x000000f0)
#define M33_PIDR1_DES_0_MSB _u(7)
#define M33_PIDR1_DES_0_LSB _u(4)
#define M33_PIDR1_DES_0_ACCESS "RO"
#define M33_PIDR1_PART_1_RESET _u(0xd)
#define M33_PIDR1_PART_1_BITS _u(0x0000000f)
#define M33_PIDR1_PART_1_MSB _u(3)
#define M33_PIDR1_PART_1_LSB _u(0)
#define M33_PIDR1_PART_1_ACCESS "RO"
#define M33_PIDR2_OFFSET _u(0x00042fe8)
#define M33_PIDR2_BITS _u(0x000000ff)
#define M33_PIDR2_RESET _u(0x0000000b)
#define M33_PIDR2_REVISION_RESET _u(0x0)
#define M33_PIDR2_REVISION_BITS _u(0x000000f0)
#define M33_PIDR2_REVISION_MSB _u(7)
#define M33_PIDR2_REVISION_LSB _u(4)
#define M33_PIDR2_REVISION_ACCESS "RO"
#define M33_PIDR2_JEDEC_RESET _u(0x1)
#define M33_PIDR2_JEDEC_BITS _u(0x00000008)
#define M33_PIDR2_JEDEC_MSB _u(3)
#define M33_PIDR2_JEDEC_LSB _u(3)
#define M33_PIDR2_JEDEC_ACCESS "RO"
#define M33_PIDR2_DES_1_RESET _u(0x3)
#define M33_PIDR2_DES_1_BITS _u(0x00000007)
#define M33_PIDR2_DES_1_MSB _u(2)
#define M33_PIDR2_DES_1_LSB _u(0)
#define M33_PIDR2_DES_1_ACCESS "RO"
#define M33_PIDR3_OFFSET _u(0x00042fec)
#define M33_PIDR3_BITS _u(0x000000ff)
#define M33_PIDR3_RESET _u(0x00000000)
#define M33_PIDR3_REVAND_RESET _u(0x0)
#define M33_PIDR3_REVAND_BITS _u(0x000000f0)
#define M33_PIDR3_REVAND_MSB _u(7)
#define M33_PIDR3_REVAND_LSB _u(4)
#define M33_PIDR3_REVAND_ACCESS "RO"
#define M33_PIDR3_CMOD_RESET _u(0x0)
#define M33_PIDR3_CMOD_BITS _u(0x0000000f)
#define M33_PIDR3_CMOD_MSB _u(3)
#define M33_PIDR3_CMOD_LSB _u(0)
#define M33_PIDR3_CMOD_ACCESS "RO"
#define M33_CIDR0_OFFSET _u(0x00042ff0)
#define M33_CIDR0_BITS _u(0x000000ff)
#define M33_CIDR0_RESET _u(0x0000000d)
#define M33_CIDR0_PRMBL_0_RESET _u(0x0d)
#define M33_CIDR0_PRMBL_0_BITS _u(0x000000ff)
#define M33_CIDR0_PRMBL_0_MSB _u(7)
#define M33_CIDR0_PRMBL_0_LSB _u(0)
#define M33_CIDR0_PRMBL_0_ACCESS "RO"
#define M33_CIDR1_OFFSET _u(0x00042ff4)
#define M33_CIDR1_BITS _u(0x000000ff)
#define M33_CIDR1_RESET _u(0x00000090)
#define M33_CIDR1_CLASS_RESET _u(0x9)
#define M33_CIDR1_CLASS_BITS _u(0x000000f0)
#define M33_CIDR1_CLASS_MSB _u(7)
#define M33_CIDR1_CLASS_LSB _u(4)
#define M33_CIDR1_CLASS_ACCESS "RO"
#define M33_CIDR1_PRMBL_1_RESET _u(0x0)
#define M33_CIDR1_PRMBL_1_BITS _u(0x0000000f)
#define M33_CIDR1_PRMBL_1_MSB _u(3)
#define M33_CIDR1_PRMBL_1_LSB _u(0)
#define M33_CIDR1_PRMBL_1_ACCESS "RO"
#define M33_CIDR2_OFFSET _u(0x00042ff8)
#define M33_CIDR2_BITS _u(0x000000ff)
#define M33_CIDR2_RESET _u(0x00000005)
#define M33_CIDR2_PRMBL_2_RESET _u(0x05)
#define M33_CIDR2_PRMBL_2_BITS _u(0x000000ff)
#define M33_CIDR2_PRMBL_2_MSB _u(7)
#define M33_CIDR2_PRMBL_2_LSB _u(0)
#define M33_CIDR2_PRMBL_2_ACCESS "RO"
#define M33_CIDR3_OFFSET _u(0x00042ffc)
#define M33_CIDR3_BITS _u(0x000000ff)
#define M33_CIDR3_RESET _u(0x000000b1)
#define M33_CIDR3_PRMBL_3_RESET _u(0xb1)
#define M33_CIDR3_PRMBL_3_BITS _u(0x000000ff)
#define M33_CIDR3_PRMBL_3_MSB _u(7)
#define M33_CIDR3_PRMBL_3_LSB _u(0)
#define M33_CIDR3_PRMBL_3_ACCESS "RO"
#define ARM_CPU_PREFIXED(x) M33_ ## x
#define _HARDWARE_STRUCTS_M33_H 
typedef struct {
   
    io_rw_32 itm_stim[32];
    uint32_t _pad0[864];
   
    io_rw_32 itm_ter0;
    uint32_t _pad1[15];
   
    io_rw_32 itm_tpr;
    uint32_t _pad2[15];
   
    io_rw_32 itm_tcr;
    uint32_t _pad3[27];
   
    io_ro_32 int_atready;
    uint32_t _pad4;
   
    io_rw_32 int_atvalid;
    uint32_t _pad5;
   
    io_rw_32 itm_itctrl;
    uint32_t _pad6[46];
   
    io_ro_32 itm_devarch;
    uint32_t _pad7[3];
   
    io_ro_32 itm_devtype;
   
    io_ro_32 itm_pidr4;
   
    io_rw_32 itm_pidr5;
   
    io_rw_32 itm_pidr6;
   
    io_rw_32 itm_pidr7;
   
    io_ro_32 itm_pidr0;
   
    io_ro_32 itm_pidr1;
   
    io_ro_32 itm_pidr2;
   
    io_ro_32 itm_pidr3;
   
    io_ro_32 itm_cidr[4];
   
    io_rw_32 dwt_ctrl;
   
    io_rw_32 dwt_cyccnt;
    uint32_t _pad8;
   
    io_rw_32 dwt_exccnt;
    uint32_t _pad9;
   
    io_rw_32 dwt_lsucnt;
   
    io_rw_32 dwt_foldcnt;
    uint32_t _pad10;
   
    io_rw_32 dwt_comp0;
    uint32_t _pad11;
   
    io_rw_32 dwt_function0;
    uint32_t _pad12;
   
    io_rw_32 dwt_comp1;
    uint32_t _pad13;
   
    io_rw_32 dwt_function1;
    uint32_t _pad14;
   
    io_rw_32 dwt_comp2;
    uint32_t _pad15;
   
    io_rw_32 dwt_function2;
    uint32_t _pad16;
   
    io_rw_32 dwt_comp3;
    uint32_t _pad17;
   
    io_rw_32 dwt_function3;
    uint32_t _pad18[984];
   
    io_ro_32 dwt_devarch;
    uint32_t _pad19[3];
   
    io_ro_32 dwt_devtype;
   
    io_ro_32 dwt_pidr4;
   
    io_rw_32 dwt_pidr5;
   
    io_rw_32 dwt_pidr6;
   
    io_rw_32 dwt_pidr7;
   
    io_ro_32 dwt_pidr0;
   
    io_ro_32 dwt_pidr1;
   
    io_ro_32 dwt_pidr2;
   
    io_ro_32 dwt_pidr3;
   
    io_ro_32 dwt_cidr[4];
   
    io_rw_32 fp_ctrl;
   
    io_ro_32 fp_remap;
   
    io_rw_32 fp_comp[8];
    uint32_t _pad20[997];
   
    io_ro_32 fp_devarch;
    uint32_t _pad21[3];
   
    io_ro_32 fp_devtype;
   
    io_ro_32 fp_pidr4;
   
    io_rw_32 fp_pidr5;
   
    io_rw_32 fp_pidr6;
   
    io_rw_32 fp_pidr7;
   
    io_ro_32 fp_pidr0;
   
    io_ro_32 fp_pidr1;
   
    io_ro_32 fp_pidr2;
   
    io_ro_32 fp_pidr3;
   
    io_ro_32 fp_cidr[4];
    uint32_t _pad22[11265];
   
    io_ro_32 ictr;
   
    io_rw_32 actlr;
    uint32_t _pad23;
   
    io_rw_32 syst_csr;
   
    io_rw_32 syst_rvr;
   
    io_rw_32 syst_cvr;
   
    io_ro_32 syst_calib;
    uint32_t _pad24[56];
   
    io_rw_32 nvic_iser[2];
    uint32_t _pad25[30];
   
    io_rw_32 nvic_icer[2];
    uint32_t _pad26[30];
   
    io_rw_32 nvic_ispr[2];
    uint32_t _pad27[30];
   
    io_rw_32 nvic_icpr[2];
    uint32_t _pad28[30];
   
    io_rw_32 nvic_iabr[2];
    uint32_t _pad29[30];
   
    io_rw_32 nvic_itns[2];
    uint32_t _pad30[30];
   
    io_rw_32 nvic_ipr[16];
    uint32_t _pad31[560];
   
    io_ro_32 cpuid;
   
    io_rw_32 icsr;
   
    io_rw_32 vtor;
   
    io_rw_32 aircr;
   
    io_rw_32 scr;
   
    io_rw_32 ccr;
   
    io_rw_32 shpr[3];
   
    io_rw_32 shcsr;
   
    io_rw_32 cfsr;
   
    io_rw_32 hfsr;
   
    io_rw_32 dfsr;
   
    io_rw_32 mmfar;
   
    io_rw_32 bfar;
    uint32_t _pad32;
   
    io_ro_32 id_pfr[2];
   
    io_ro_32 id_dfr0;
   
    io_ro_32 id_afr0;
   
    io_ro_32 id_mmfr[4];
   
    io_ro_32 id_isar[6];
    uint32_t _pad33;
   
    io_ro_32 ctr;
    uint32_t _pad34[2];
   
    io_rw_32 cpacr;
   
    io_rw_32 nsacr;
   
    io_ro_32 mpu_type;
   
    io_rw_32 mpu_ctrl;
   
    io_rw_32 mpu_rnr;
   
    io_rw_32 mpu_rbar;
   
    io_rw_32 mpu_rlar;
   
    io_rw_32 mpu_rbar_a1;
   
    io_rw_32 mpu_rlar_a1;
   
    io_rw_32 mpu_rbar_a2;
   
    io_rw_32 mpu_rlar_a2;
   
    io_rw_32 mpu_rbar_a3;
   
    io_rw_32 mpu_rlar_a3;
    uint32_t _pad35;
   
    io_rw_32 mpu_mair[2];
    uint32_t _pad36[2];
   
    io_rw_32 sau_ctrl;
   
    io_ro_32 sau_type;
   
    io_rw_32 sau_rnr;
   
    io_rw_32 sau_rbar;
   
    io_rw_32 sau_rlar;
   
    io_rw_32 sfsr;
   
    io_rw_32 sfar;
    uint32_t _pad37;
   
    io_rw_32 dhcsr;
   
    io_rw_32 dcrsr;
   
    io_rw_32 dcrdr;
   
    io_rw_32 demcr;
    uint32_t _pad38[2];
   
    io_rw_32 dscsr;
    uint32_t _pad39[61];
   
    io_rw_32 stir;
    uint32_t _pad40[12];
   
    io_rw_32 fpccr;
   
    io_rw_32 fpcar;
   
    io_rw_32 fpdscr;
   
    io_ro_32 mvfr[3];
    uint32_t _pad41[28];
   
    io_ro_32 ddevarch;
    uint32_t _pad42[3];
   
    io_ro_32 ddevtype;
   
    io_ro_32 dpidr4;
   
    io_rw_32 dpidr5;
   
    io_rw_32 dpidr6;
   
    io_rw_32 dpidr7;
   
    io_ro_32 dpidr0;
   
    io_ro_32 dpidr1;
   
    io_ro_32 dpidr2;
   
    io_ro_32 dpidr3;
   
    io_ro_32 dcidr[4];
    uint32_t _pad43[51201];
   
    io_rw_32 trcprgctlr;
    uint32_t _pad44;
   
    io_ro_32 trcstatr;
   
    io_rw_32 trcconfigr;
    uint32_t _pad45[3];
   
    io_rw_32 trceventctl0r;
   
    io_rw_32 trceventctl1r;
    uint32_t _pad46;
   
    io_rw_32 trcstallctlr;
   
    io_rw_32 trctsctlr;
   
    io_ro_32 trcsyncpr;
   
    io_rw_32 trcccctlr;
    uint32_t _pad47[17];
   
    io_rw_32 trcvictlr;
    uint32_t _pad48[47];
   
    io_rw_32 trccntrldvr0;
    uint32_t _pad49[15];
   
    io_ro_32 trcidr8;
   
    io_ro_32 trcidr9;
   
    io_ro_32 trcidr10;
   
    io_ro_32 trcidr11;
   
    io_ro_32 trcidr12;
   
    io_ro_32 trcidr13;
    uint32_t _pad50[10];
   
    io_ro_32 trcimspec;
    uint32_t _pad51[7];
   
    io_ro_32 trcidr0;
   
    io_ro_32 trcidr1;
   
    io_ro_32 trcidr2;
   
    io_ro_32 trcidr3;
   
    io_ro_32 trcidr4;
   
    io_ro_32 trcidr5;
   
    io_rw_32 trcidr6;
   
    io_rw_32 trcidr7;
    uint32_t _pad52[2];
   
    io_rw_32 trcrsctlr[2];
    uint32_t _pad53[36];
   
    io_rw_32 trcsscsr;
    uint32_t _pad54[7];
   
    io_rw_32 trcsspcicr;
    uint32_t _pad55[19];
   
    io_rw_32 trcpdcr;
   
    io_ro_32 trcpdsr;
    uint32_t _pad56[755];
   
    io_rw_32 trcitatbidr;
    uint32_t _pad57[3];
   
    io_rw_32 trcitiatbinr;
    uint32_t _pad58;
   
    io_rw_32 trcitiatboutr;
    uint32_t _pad59[40];
   
    io_rw_32 trcclaimset;
   
    io_rw_32 trcclaimclr;
    uint32_t _pad60[4];
   
    io_ro_32 trcauthstatus;
   
    io_ro_32 trcdevarch;
    uint32_t _pad61[2];
   
    io_rw_32 trcdevid;
   
    io_ro_32 trcdevtype;
   
    io_ro_32 trcpidr4;
   
    io_rw_32 trcpidr5;
   
    io_rw_32 trcpidr6;
   
    io_rw_32 trcpidr7;
   
    io_ro_32 trcpidr0;
   
    io_ro_32 trcpidr1;
   
    io_ro_32 trcpidr2;
   
    io_ro_32 trcpidr3;
   
    io_ro_32 trccidr[4];
   
    io_rw_32 cticontrol;
    uint32_t _pad62[3];
   
    io_rw_32 ctiintack;
   
    io_rw_32 ctiappset;
   
    io_rw_32 ctiappclear;
   
    io_rw_32 ctiapppulse;
   
    io_rw_32 ctiinen[8];
    uint32_t _pad63[24];
   
    io_rw_32 ctiouten[8];
    uint32_t _pad64[28];
   
    io_ro_32 ctitriginstatus;
   
    io_ro_32 ctitrigoutstatus;
   
    io_ro_32 ctichinstatus;
    uint32_t _pad65;
   
    io_rw_32 ctigate;
   
    io_rw_32 asicctl;
    uint32_t _pad66[871];
   
    io_rw_32 itchout;
   
    io_rw_32 ittrigout;
    uint32_t _pad67[2];
   
    io_ro_32 itchin;
    uint32_t _pad68[2];
   
    io_rw_32 itctrl;
    uint32_t _pad69[46];
   
    io_ro_32 devarch;
    uint32_t _pad70[2];
   
    io_ro_32 devid;
   
    io_ro_32 devtype;
   
    io_ro_32 pidr4;
   
    io_rw_32 pidr5;
   
    io_rw_32 pidr6;
   
    io_rw_32 pidr7;
   
    io_ro_32 pidr0;
   
    io_ro_32 pidr1;
   
    io_ro_32 pidr2;
   
    io_ro_32 pidr3;
   
    io_ro_32 cidr[4];
} m33_hw_t;
#define m33_hw ((m33_hw_t *)PPB_BASE)
#define m33_ns_hw ((m33_hw_t *)PPB_NONSEC_BASE)
_Static_assert(sizeof (m33_hw_t) == 0x43000, "");
#define arm_cpu_hw m33_hw
#define _HARDWARE_STRUCTS_NVIC_H 
typedef struct {
   
    io_rw_32 iser[2];
    uint32_t _pad0[30];
   
    io_rw_32 icer[2];
    uint32_t _pad1[30];
   
    io_rw_32 ispr[2];
    uint32_t _pad2[30];
   
    io_rw_32 icpr[2];
    uint32_t _pad3[30];
   
    io_rw_32 iabr[2];
    uint32_t _pad4[30];
   
    io_rw_32 itns[2];
    uint32_t _pad5[30];
   
    io_rw_32 ipr[16];
} nvic_hw_t;
#define nvic_hw ((nvic_hw_t *)(PPB_BASE + M33_NVIC_ISER0_OFFSET))
#define nvic_ns_hw ((nvic_hw_t *)(PPB_NONSEC_BASE + M33_NVIC_ISER0_OFFSET))
_Static_assert(sizeof (nvic_hw_t) == 0x0340, "");
#define _HARDWARE_STRUCTS_SCB_H 
typedef struct {
   
    io_ro_32 cpuid;
   
    io_rw_32 icsr;
   
    io_rw_32 vtor;
   
    io_rw_32 aircr;
   
    io_rw_32 scr;
   
    io_rw_32 ccr;
   
    io_rw_32 shpr[3];
   
    io_rw_32 shcsr;
   
    io_rw_32 cfsr;
   
    io_rw_32 hfsr;
   
    io_rw_32 dfsr;
   
    io_rw_32 mmfar;
   
    io_rw_32 bfar;
    uint32_t _pad0;
   
    io_ro_32 id_pfr[2];
   
    io_ro_32 id_dfr0;
   
    io_ro_32 id_afr0;
   
    io_ro_32 id_mmfr[4];
   
    io_ro_32 id_isar[6];
    uint32_t _pad1;
   
    io_ro_32 ctr;
    uint32_t _pad2[2];
   
    io_rw_32 cpacr;
   
    io_rw_32 nsacr;
} armv8m_scb_hw_t;
#define scb_hw ((armv8m_scb_hw_t *)(PPB_BASE + M33_CPUID_OFFSET))
#define scb_ns_hw ((armv8m_scb_hw_t *)(PPB_NONSEC_BASE + M33_CPUID_OFFSET))
_Static_assert(sizeof (armv8m_scb_hw_t) == 0x0090, "");
#define PICO_DEFAULT_IRQ_PRIORITY 0x80
#define PICO_LOWEST_IRQ_PRIORITY 0xff
#define PICO_HIGHEST_IRQ_PRIORITY 0x00
#define PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY 0x80
#define PICO_SHARED_IRQ_HANDLER_HIGHEST_ORDER_PRIORITY 0xff
#define PICO_SHARED_IRQ_HANDLER_LOWEST_ORDER_PRIORITY 0x00
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_IRQ 0
typedef void (*irq_handler_t)(void);
static inline void check_irq_param(__attribute__((__unused__)) uint num) {
    ({if (((0 || 0) && !0)) ((!(num >= 52u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_irq/include/hardware/irq.h", 198, __func__, "!(num >= 52u)"));});
}
void irq_set_priority(uint num, uint8_t hardware_priority);
uint irq_get_priority(uint num);
void irq_set_enabled(uint num, _Bool enabled);
_Bool irq_is_enabled(uint num);
void irq_set_mask_enabled(uint32_t mask, _Bool enabled);
void irq_set_mask_n_enabled(uint n, uint32_t mask, _Bool enabled);
void irq_set_exclusive_handler(uint num, irq_handler_t handler);
irq_handler_t irq_get_exclusive_handler(uint num);
void irq_add_shared_handler(uint num, irq_handler_t handler, uint8_t order_priority);
void irq_remove_handler(uint num, irq_handler_t handler);
_Bool irq_has_handler(uint num);
_Bool irq_has_shared_handler(uint num);
irq_handler_t irq_get_vtable_handler(uint num);
static inline void irq_clear(uint int_num) {
    ((nvic_hw_t *)(0xe0000000u + 0x0000e100u))->icpr[int_num/32] = 1 << (int_num % 32);
}
void irq_set_pending(uint num);
void runtime_init_per_core_irq_priorities(void);
static __inline__ __attribute__((__always_inline__)) void irq_init_priorities(void) {
    runtime_init_per_core_irq_priorities();
}
void user_irq_claim(uint irq_num);
void user_irq_unclaim(uint irq_num);
int user_irq_claim_unused(_Bool required);
_Bool user_irq_is_claimed(uint irq_num);
void __unhandled_user_irq(void);
#define PICO_USE_GPIO_COPROCESSOR 1
#define _HARDWARE_GPIO_COPROC_H 
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_out_put(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #0, %0, c0, c0" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_out_xor(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #1, %0, c0, c0" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_out_set(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #2, %0, c0, c0" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_out_clr(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #3, %0, c0, c0" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_out_put(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #0, %0, c0, c1" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_out_xor(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #1, %0, c0, c1" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_out_set(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #2, %0, c0, c1" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_out_clr(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #3, %0, c0, c1" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_out_put(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #0, %0, %1, c0" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_out_xor(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #1, %0, %1, c0" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_out_set(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #2, %0, %1, c0" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_out_clr(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #3, %0, %1, c0" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_oe_put(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #0, %0, c0, c4" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_oe_xor(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #1, %0, c0, c4" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_oe_set(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #2, %0, c0, c4" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_lo_oe_clr(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #3, %0, c0, c4" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_oe_put(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #0, %0, c0, c5" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_oe_xor(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #1, %0, c0, c5" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_oe_set(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #2, %0, c0, c5" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hi_oe_clr(uint32_t x) {
    __asm volatile (".syntax unified\n" "mcr p0, #3, %0, c0, c5" : : "r" (x));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_oe_put(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #0, %0, %1, c4" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_oe_xor(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #1, %0, %1, c4" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_oe_set(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #2, %0, %1, c4" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_hilo_oe_clr(uint64_t x) {
    __asm volatile (".syntax unified\n" "mcrr p0, #3, %0, %1, c4" : : "r" (x & 0xffffffffu), "r" (x >> 32));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_put(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #4, %0, %1, c0" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_xor(uint pin) {
    __asm volatile (".syntax unified\n" "mcr p0, #5, %0, c0, c0" : : "r" (pin));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_set(uint pin) {
    __asm volatile (".syntax unified\n" "mcr p0, #6, %0, c0, c0" : : "r" (pin));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_clr(uint pin) {
    __asm volatile (".syntax unified\n" "mcr p0, #7, %0, c0, c0" : : "r" (pin));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_xor2(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #5, %0, %1, c0" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_set2(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #6, %0, %1, c0" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_out_clr2(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #7, %0, %1, c0" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_put(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #4, %0, %1, c4" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_xor(uint pin) {
    __asm volatile (".syntax unified\n" "mcr p0, #5, %0, c0, c4" : : "r" (pin));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_set(uint pin) {
    __asm volatile (".syntax unified\n" "mcr p0, #6, %0, c0, c4" : : "r" (pin));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_clr(uint pin) {
    __asm volatile (".syntax unified\n" "mcr p0, #7, %0, c0, c4" : : "r" (pin));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_xor2(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #5, %0, %1, c4" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_set2(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #6, %0, %1, c4" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_bit_oe_clr2(uint pin, _Bool val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #7, %0, %1, c4" : : "r" (pin), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_out_put(uint reg_index, uint32_t val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #8, %1, %0, c0" : : "r" (reg_index), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_out_xor(uint reg_index, uint32_t mask) {
    __asm volatile (".syntax unified\n" "mcrr p0, #9, %1, %0, c0" : : "r" (reg_index), "r" (mask));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_out_set(uint reg_index, uint32_t mask) {
    __asm volatile (".syntax unified\n" "mcrr p0, #10, %1, %0, c0" : : "r" (reg_index), "r" (mask));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_out_clr(uint reg_index, uint32_t mask) {
    __asm volatile (".syntax unified\n" "mcrr p0, #11, %1, %0, c0" : : "r" (reg_index), "r" (mask));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_oe_put(uint reg_index, uint32_t val) {
    __asm volatile (".syntax unified\n" "mcrr p0, #8, %1, %0, c4" : : "r" (reg_index), "r" (val));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_oe_xor(uint reg_index, uint32_t mask) {
    __asm volatile (".syntax unified\n" "mcrr p0, #9, %1, %0, c4" : : "r" (reg_index), "r" (mask));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_oe_set(uint reg_index, uint32_t mask) {
    __asm volatile (".syntax unified\n" "mcrr p0, #10, %1, %0, c4" : : "r" (reg_index), "r" (mask));
}
__inline__ __attribute__((__always_inline__)) static void gpioc_index_oe_clr(uint reg_index, uint32_t mask) {
    __asm volatile (".syntax unified\n" "mcrr p0, #11, %1, %0, c4" : : "r" (reg_index), "r" (mask));
}
__inline__ __attribute__((__always_inline__)) static uint32_t gpioc_lo_out_get(void) {
    uint32_t lo;
    __asm volatile (".syntax unified\n" "mrc p0, #0, %0, c0, c0" : "=r" (lo));
    return lo;
}
__inline__ __attribute__((__always_inline__)) static uint32_t gpioc_hi_out_get(void) {
    uint32_t hi;
    __asm volatile (".syntax unified\n" "mrc p0, #0, %0, c0, c1" : "=r" (hi));
    return hi;
}
__inline__ __attribute__((__always_inline__)) static uint64_t gpioc_hilo_out_get(void) {
    uint32_t hi, lo;
    __asm volatile (".syntax unified\n" "mrrc p0, #0, %0, %1, c0" : "=r" (lo), "=r" (hi));
    return ((uint64_t)hi << 32) | lo;
}
__inline__ __attribute__((__always_inline__)) static uint32_t gpioc_lo_oe_get(void) {
    uint32_t lo;
    __asm volatile (".syntax unified\n" "mrc p0, #0, %0, c0, c4" : "=r" (lo));
    return lo;
}
__inline__ __attribute__((__always_inline__)) static uint32_t gpioc_hi_oe_get(void) {
    uint32_t hi;
    __asm volatile (".syntax unified\n" "mrc p0, #0, %0, c0, c5" : "=r" (hi));
    return hi;
}
__inline__ __attribute__((__always_inline__)) static uint64_t gpioc_hilo_oe_get(void) {
    uint32_t hi, lo;
    __asm volatile (".syntax unified\n" "mrrc p0, #0, %0, %1, c4" : "=r" (lo), "=r" (hi));
    return ((uint64_t)hi << 32) | lo;
}
__inline__ __attribute__((__always_inline__)) static uint32_t gpioc_lo_in_get(void) {
    uint32_t lo;
    __asm volatile (".syntax unified\n" "mrc p0, #0, %0, c0, c8" : "=r" (lo));
    return lo;
}
__inline__ __attribute__((__always_inline__)) static uint32_t gpioc_hi_in_get(void) {
    uint32_t hi;
    __asm volatile (".syntax unified\n" "mrc p0, #0, %0, c0, c9" : "=r" (hi));
    return hi;
}
__inline__ __attribute__((__always_inline__)) static uint64_t gpioc_hilo_in_get(void) {
    uint32_t hi, lo;
    __asm volatile (".syntax unified\n" "mrrc p0, #0, %0, %1, c8" : "=r" (lo), "=r" (hi));
    return ((uint64_t)hi << 32) | lo;
}
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_GPIO 0
enum gpio_dir {
    GPIO_OUT = 1u,
    GPIO_IN = 0u,
};
enum gpio_irq_level {
    GPIO_IRQ_LEVEL_LOW = 0x1u,
    GPIO_IRQ_LEVEL_HIGH = 0x2u,
    GPIO_IRQ_EDGE_FALL = 0x4u,
    GPIO_IRQ_EDGE_RISE = 0x8u,
};
typedef void (*gpio_irq_callback_t)(uint gpio, uint32_t event_mask);
enum gpio_override {
    GPIO_OVERRIDE_NORMAL = 0,
    GPIO_OVERRIDE_INVERT = 1,
    GPIO_OVERRIDE_LOW = 2,
    GPIO_OVERRIDE_HIGH = 3,
};
enum gpio_slew_rate {
    GPIO_SLEW_RATE_SLOW = 0,
    GPIO_SLEW_RATE_FAST = 1
};
enum gpio_drive_strength {
    GPIO_DRIVE_STRENGTH_2MA = 0,
    GPIO_DRIVE_STRENGTH_4MA = 1,
    GPIO_DRIVE_STRENGTH_8MA = 2,
    GPIO_DRIVE_STRENGTH_12MA = 3
};
static inline void check_gpio_param(__attribute__((__unused__)) uint gpio) {
    ({if (((0 || 0) && !0)) ((!(gpio >= 30u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_gpio/include/hardware/gpio.h", 245, __func__, "!(gpio >= 30u)"));});
}
void gpio_set_function(uint gpio, gpio_function_t fn);
void gpio_set_function_masked(uint32_t gpio_mask, gpio_function_t fn);
void gpio_set_function_masked64(uint64_t gpio_mask, gpio_function_t fn);
gpio_function_t gpio_get_function(uint gpio);
void gpio_set_pulls(uint gpio, _Bool up, _Bool down);
static inline void gpio_pull_up(uint gpio) {
    gpio_set_pulls(gpio, 1, 0);
}
static inline _Bool gpio_is_pulled_up(uint gpio) {
    return (((pads_bank0_hw_t *)0x40038000u)->io[gpio] & 0x00000008u) != 0;
}
static inline void gpio_pull_down(uint gpio) {
    gpio_set_pulls(gpio, 0, 1);
}
static inline _Bool gpio_is_pulled_down(uint gpio) {
    return (((pads_bank0_hw_t *)0x40038000u)->io[gpio] & 0x00000004u) != 0;
}
static inline void gpio_disable_pulls(uint gpio) {
    gpio_set_pulls(gpio, 0, 0);
}
void gpio_set_irqover(uint gpio, uint value);
void gpio_set_outover(uint gpio, uint value);
void gpio_set_inover(uint gpio, uint value);
void gpio_set_oeover(uint gpio, uint value);
void gpio_set_input_enabled(uint gpio, _Bool enabled);
void gpio_set_input_hysteresis_enabled(uint gpio, _Bool enabled);
_Bool gpio_is_input_hysteresis_enabled(uint gpio);
void gpio_set_slew_rate(uint gpio, enum gpio_slew_rate slew);
enum gpio_slew_rate gpio_get_slew_rate(uint gpio);
void gpio_set_drive_strength(uint gpio, enum gpio_drive_strength drive);
enum gpio_drive_strength gpio_get_drive_strength(uint gpio);
void gpio_set_irq_enabled(uint gpio, uint32_t event_mask, _Bool enabled);
#define GPIO_IRQ_CALLBACK_ORDER_PRIORITY PICO_SHARED_IRQ_HANDLER_LOWEST_ORDER_PRIORITY
#define GPIO_RAW_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY
void gpio_set_irq_callback(gpio_irq_callback_t callback);
void gpio_set_irq_enabled_with_callback(uint gpio, uint32_t event_mask, _Bool enabled, gpio_irq_callback_t callback);
void gpio_set_dormant_irq_enabled(uint gpio, uint32_t event_mask, _Bool enabled);
static inline uint32_t gpio_get_irq_event_mask(uint gpio) {
    check_gpio_param(gpio);
    io_bank0_irq_ctrl_hw_t *irq_ctrl_base = get_core_num() ?
                                            &((io_bank0_hw_t *)0x40028000u)->proc1_irq_ctrl : &((io_bank0_hw_t *)0x40028000u)->proc0_irq_ctrl;
    io_ro_32 *status_reg = &irq_ctrl_base->ints[gpio >> 3u];
    return (*status_reg >> (4 * (gpio & 7u))) & 0xfu;
}
static inline void gpio_acknowledge_irq(uint gpio, uint32_t event_mask) {
    check_gpio_param(gpio);
    ((io_bank0_hw_t *)0x40028000u)->intr[gpio / 8] = event_mask << (4 * (gpio % 8));
}
void gpio_add_raw_irq_handler_with_order_priority_masked(uint32_t gpio_mask, irq_handler_t handler, uint8_t order_priority);
void gpio_add_raw_irq_handler_with_order_priority_masked64(uint64_t gpio_mask, irq_handler_t handler, uint8_t order_priority);
static inline void gpio_add_raw_irq_handler_with_order_priority(uint gpio, irq_handler_t handler, uint8_t order_priority) {
    check_gpio_param(gpio);
    gpio_add_raw_irq_handler_with_order_priority_masked(1u << gpio, handler, order_priority);
}
void gpio_add_raw_irq_handler_masked(uint32_t gpio_mask, irq_handler_t handler);
void gpio_add_raw_irq_handler_masked64(uint64_t gpio_mask, irq_handler_t handler);
static inline void gpio_add_raw_irq_handler(uint gpio, irq_handler_t handler) {
    check_gpio_param(gpio);
    gpio_add_raw_irq_handler_masked(1u << gpio, handler);
}
void gpio_remove_raw_irq_handler_masked(uint32_t gpio_mask, irq_handler_t handler);
void gpio_remove_raw_irq_handler_masked64(uint64_t gpio_mask, irq_handler_t handler);
static inline void gpio_remove_raw_irq_handler(uint gpio, irq_handler_t handler) {
    check_gpio_param(gpio);
    gpio_remove_raw_irq_handler_masked(1u << gpio, handler);
}
void gpio_init(uint gpio);
void gpio_deinit(uint gpio);
void gpio_init_mask(uint gpio_mask);
static inline _Bool gpio_get(uint gpio) {
    return ((sio_hw_t *)0xd0000000u)->gpio_in & (1u << gpio);
}
static inline uint32_t gpio_get_all(void) {
    return gpioc_lo_in_get();
}
static inline uint64_t gpio_get_all64(void) {
    return gpioc_hilo_in_get();
}
static inline void gpio_set_mask(uint32_t mask) {
    gpioc_lo_out_set(mask);
}
static inline void gpio_set_mask64(uint64_t mask) {
    gpioc_hilo_out_set(mask);
}
static inline void gpio_set_mask_n(uint n, uint32_t mask) {
    if (!n) {
        gpio_set_mask(mask);
    } else if (n == 1) {
        gpioc_hi_out_set(mask);
    }
}
static inline void gpio_clr_mask(uint32_t mask) {
    gpioc_lo_out_clr(mask);
}
static inline void gpio_clr_mask64(uint64_t mask) {
    gpioc_hilo_out_clr(mask);
}
static inline void gpio_clr_mask_n(uint n, uint32_t mask) {
    if (!n) {
        gpio_clr_mask(mask);
    } else if (n == 1) {
        gpioc_hi_out_clr(mask);
    }
}
static inline void gpio_xor_mask(uint32_t mask) {
    gpioc_lo_out_xor(mask);
}
static inline void gpio_xor_mask64(uint64_t mask) {
    gpioc_hilo_out_xor(mask);
}
static inline void gpio_xor_mask_n(uint n, uint32_t mask) {
    if (!n) {
        gpio_xor_mask(mask);
    } else if (n == 1) {
        gpioc_hi_out_xor(mask);
    }
}
static inline void gpio_put_masked(uint32_t mask, uint32_t value) {
    gpioc_lo_out_xor((gpioc_lo_out_get() ^ value) & mask);
}
static inline void gpio_put_masked64(uint64_t mask, uint64_t value) {
    gpioc_hilo_out_xor((gpioc_hilo_out_get() ^ value) & mask);
}
static inline void gpio_put_masked_n(uint n, uint32_t mask, uint32_t value) {
    if (!n) {
        gpio_put_masked(mask, value);
    } else if (n == 1) {
        gpioc_hi_out_xor((gpioc_hi_out_get() ^ value) & mask);
    }
}
static inline void gpio_put_all(uint32_t value) {
    gpioc_lo_out_put(value);
}
static inline void gpio_put_all64(uint64_t value) {
    gpioc_hilo_out_put(value);
}
static inline void gpio_put(uint gpio, _Bool value) {
    gpioc_bit_out_put(gpio, value);
}
static inline _Bool gpio_get_out_level(uint gpio) {
    return ((sio_hw_t *)0xd0000000u)->gpio_out & (1u << gpio);
}
static inline void gpio_set_dir_out_masked(uint32_t mask) {
    gpioc_lo_oe_set(mask);
}
static inline void gpio_set_dir_out_masked64(uint64_t mask) {
    gpioc_hilo_oe_set(mask);
}
static inline void gpio_set_dir_in_masked(uint32_t mask) {
    gpioc_lo_oe_clr(mask);
}
static inline void gpio_set_dir_in_masked64(uint64_t mask) {
    gpioc_hilo_oe_clr(mask);
}
static inline void gpio_set_dir_masked(uint32_t mask, uint32_t value) {
    gpioc_lo_oe_xor((gpioc_lo_oe_get() ^ value) & mask);
}
static inline void gpio_set_dir_masked64(uint64_t mask, uint64_t value) {
    gpioc_hilo_oe_xor((gpioc_hilo_oe_get() ^ value) & mask);
}
static inline void gpio_set_dir_all_bits(uint32_t values) {
    gpioc_lo_oe_put(values);
}
static inline void gpio_set_dir_all_bits64(uint64_t values) {
    gpioc_hilo_oe_put(values);
}
static inline void gpio_set_dir(uint gpio, _Bool out) {
    gpioc_bit_oe_put(gpio, out);
}
static inline _Bool gpio_is_dir_out(uint gpio) {
    return ((sio_hw_t *)0xd0000000u)->gpio_oe & (1u << (gpio));
}
static inline uint gpio_get_dir(uint gpio) {
    return gpio_is_dir_out(gpio);
}
extern void gpio_debug_pins_init(void);
#define PICO_DEBUG_PIN_BASE 19u
#define PICO_DEBUG_PIN_COUNT 3u
#define CU_REGISTER_DEBUG_PINS(...) enum __unused DEBUG_PIN_TYPE { _none = 0, __VA_ARGS__ }; static enum DEBUG_PIN_TYPE __selected_debug_pins;
#define CU_SELECT_DEBUG_PINS(x) static enum DEBUG_PIN_TYPE __selected_debug_pins = (x);
#define DEBUG_PINS_ENABLED(p) (__selected_debug_pins == (p))
#define DEBUG_PINS_SET(p,v) if (DEBUG_PINS_ENABLED(p)) gpio_set_mask((unsigned)(v)<<PICO_DEBUG_PIN_BASE)
#define DEBUG_PINS_CLR(p,v) if (DEBUG_PINS_ENABLED(p)) gpio_clr_mask((unsigned)(v)<<PICO_DEBUG_PIN_BASE)
#define DEBUG_PINS_XOR(p,v) if (DEBUG_PINS_ENABLED(p)) gpio_xor_mask((unsigned)(v)<<PICO_DEBUG_PIN_BASE)
#define CYW43_INCLUDED_CYW43_H 
#define _CYW43_CONFIGPORT_H 
#define _PICO_TIME_H 
#define _HARDWARE_TIMER_H 
#define _HARDWARE_STRUCTS_TIMER_H 
#define _HARDWARE_REGS_TIMER_H 
#define TIMER_TIMEHW_OFFSET _u(0x00000000)
#define TIMER_TIMEHW_BITS _u(0xffffffff)
#define TIMER_TIMEHW_RESET _u(0x00000000)
#define TIMER_TIMEHW_MSB _u(31)
#define TIMER_TIMEHW_LSB _u(0)
#define TIMER_TIMEHW_ACCESS "WF"
#define TIMER_TIMELW_OFFSET _u(0x00000004)
#define TIMER_TIMELW_BITS _u(0xffffffff)
#define TIMER_TIMELW_RESET _u(0x00000000)
#define TIMER_TIMELW_MSB _u(31)
#define TIMER_TIMELW_LSB _u(0)
#define TIMER_TIMELW_ACCESS "WF"
#define TIMER_TIMEHR_OFFSET _u(0x00000008)
#define TIMER_TIMEHR_BITS _u(0xffffffff)
#define TIMER_TIMEHR_RESET _u(0x00000000)
#define TIMER_TIMEHR_MSB _u(31)
#define TIMER_TIMEHR_LSB _u(0)
#define TIMER_TIMEHR_ACCESS "RO"
#define TIMER_TIMELR_OFFSET _u(0x0000000c)
#define TIMER_TIMELR_BITS _u(0xffffffff)
#define TIMER_TIMELR_RESET _u(0x00000000)
#define TIMER_TIMELR_MSB _u(31)
#define TIMER_TIMELR_LSB _u(0)
#define TIMER_TIMELR_ACCESS "RO"
#define TIMER_ALARM0_OFFSET _u(0x00000010)
#define TIMER_ALARM0_BITS _u(0xffffffff)
#define TIMER_ALARM0_RESET _u(0x00000000)
#define TIMER_ALARM0_MSB _u(31)
#define TIMER_ALARM0_LSB _u(0)
#define TIMER_ALARM0_ACCESS "RW"
#define TIMER_ALARM1_OFFSET _u(0x00000014)
#define TIMER_ALARM1_BITS _u(0xffffffff)
#define TIMER_ALARM1_RESET _u(0x00000000)
#define TIMER_ALARM1_MSB _u(31)
#define TIMER_ALARM1_LSB _u(0)
#define TIMER_ALARM1_ACCESS "RW"
#define TIMER_ALARM2_OFFSET _u(0x00000018)
#define TIMER_ALARM2_BITS _u(0xffffffff)
#define TIMER_ALARM2_RESET _u(0x00000000)
#define TIMER_ALARM2_MSB _u(31)
#define TIMER_ALARM2_LSB _u(0)
#define TIMER_ALARM2_ACCESS "RW"
#define TIMER_ALARM3_OFFSET _u(0x0000001c)
#define TIMER_ALARM3_BITS _u(0xffffffff)
#define TIMER_ALARM3_RESET _u(0x00000000)
#define TIMER_ALARM3_MSB _u(31)
#define TIMER_ALARM3_LSB _u(0)
#define TIMER_ALARM3_ACCESS "RW"
#define TIMER_ARMED_OFFSET _u(0x00000020)
#define TIMER_ARMED_BITS _u(0x0000000f)
#define TIMER_ARMED_RESET _u(0x00000000)
#define TIMER_ARMED_MSB _u(3)
#define TIMER_ARMED_LSB _u(0)
#define TIMER_ARMED_ACCESS "WC"
#define TIMER_TIMERAWH_OFFSET _u(0x00000024)
#define TIMER_TIMERAWH_BITS _u(0xffffffff)
#define TIMER_TIMERAWH_RESET _u(0x00000000)
#define TIMER_TIMERAWH_MSB _u(31)
#define TIMER_TIMERAWH_LSB _u(0)
#define TIMER_TIMERAWH_ACCESS "RO"
#define TIMER_TIMERAWL_OFFSET _u(0x00000028)
#define TIMER_TIMERAWL_BITS _u(0xffffffff)
#define TIMER_TIMERAWL_RESET _u(0x00000000)
#define TIMER_TIMERAWL_MSB _u(31)
#define TIMER_TIMERAWL_LSB _u(0)
#define TIMER_TIMERAWL_ACCESS "RO"
#define TIMER_DBGPAUSE_OFFSET _u(0x0000002c)
#define TIMER_DBGPAUSE_BITS _u(0x00000006)
#define TIMER_DBGPAUSE_RESET _u(0x00000007)
#define TIMER_DBGPAUSE_DBG1_RESET _u(0x1)
#define TIMER_DBGPAUSE_DBG1_BITS _u(0x00000004)
#define TIMER_DBGPAUSE_DBG1_MSB _u(2)
#define TIMER_DBGPAUSE_DBG1_LSB _u(2)
#define TIMER_DBGPAUSE_DBG1_ACCESS "RW"
#define TIMER_DBGPAUSE_DBG0_RESET _u(0x1)
#define TIMER_DBGPAUSE_DBG0_BITS _u(0x00000002)
#define TIMER_DBGPAUSE_DBG0_MSB _u(1)
#define TIMER_DBGPAUSE_DBG0_LSB _u(1)
#define TIMER_DBGPAUSE_DBG0_ACCESS "RW"
#define TIMER_PAUSE_OFFSET _u(0x00000030)
#define TIMER_PAUSE_BITS _u(0x00000001)
#define TIMER_PAUSE_RESET _u(0x00000000)
#define TIMER_PAUSE_MSB _u(0)
#define TIMER_PAUSE_LSB _u(0)
#define TIMER_PAUSE_ACCESS "RW"
#define TIMER_LOCKED_OFFSET _u(0x00000034)
#define TIMER_LOCKED_BITS _u(0x00000001)
#define TIMER_LOCKED_RESET _u(0x00000000)
#define TIMER_LOCKED_MSB _u(0)
#define TIMER_LOCKED_LSB _u(0)
#define TIMER_LOCKED_ACCESS "RW"
#define TIMER_SOURCE_OFFSET _u(0x00000038)
#define TIMER_SOURCE_BITS _u(0x00000001)
#define TIMER_SOURCE_RESET _u(0x00000000)
#define TIMER_SOURCE_CLK_SYS_RESET _u(0x0)
#define TIMER_SOURCE_CLK_SYS_BITS _u(0x00000001)
#define TIMER_SOURCE_CLK_SYS_MSB _u(0)
#define TIMER_SOURCE_CLK_SYS_LSB _u(0)
#define TIMER_SOURCE_CLK_SYS_ACCESS "RW"
#define TIMER_SOURCE_CLK_SYS_VALUE_TICK _u(0x0)
#define TIMER_SOURCE_CLK_SYS_VALUE_CLK_SYS _u(0x1)
#define TIMER_INTR_OFFSET _u(0x0000003c)
#define TIMER_INTR_BITS _u(0x0000000f)
#define TIMER_INTR_RESET _u(0x00000000)
#define TIMER_INTR_ALARM_3_RESET _u(0x0)
#define TIMER_INTR_ALARM_3_BITS _u(0x00000008)
#define TIMER_INTR_ALARM_3_MSB _u(3)
#define TIMER_INTR_ALARM_3_LSB _u(3)
#define TIMER_INTR_ALARM_3_ACCESS "WC"
#define TIMER_INTR_ALARM_2_RESET _u(0x0)
#define TIMER_INTR_ALARM_2_BITS _u(0x00000004)
#define TIMER_INTR_ALARM_2_MSB _u(2)
#define TIMER_INTR_ALARM_2_LSB _u(2)
#define TIMER_INTR_ALARM_2_ACCESS "WC"
#define TIMER_INTR_ALARM_1_RESET _u(0x0)
#define TIMER_INTR_ALARM_1_BITS _u(0x00000002)
#define TIMER_INTR_ALARM_1_MSB _u(1)
#define TIMER_INTR_ALARM_1_LSB _u(1)
#define TIMER_INTR_ALARM_1_ACCESS "WC"
#define TIMER_INTR_ALARM_0_RESET _u(0x0)
#define TIMER_INTR_ALARM_0_BITS _u(0x00000001)
#define TIMER_INTR_ALARM_0_MSB _u(0)
#define TIMER_INTR_ALARM_0_LSB _u(0)
#define TIMER_INTR_ALARM_0_ACCESS "WC"
#define TIMER_INTE_OFFSET _u(0x00000040)
#define TIMER_INTE_BITS _u(0x0000000f)
#define TIMER_INTE_RESET _u(0x00000000)
#define TIMER_INTE_ALARM_3_RESET _u(0x0)
#define TIMER_INTE_ALARM_3_BITS _u(0x00000008)
#define TIMER_INTE_ALARM_3_MSB _u(3)
#define TIMER_INTE_ALARM_3_LSB _u(3)
#define TIMER_INTE_ALARM_3_ACCESS "RW"
#define TIMER_INTE_ALARM_2_RESET _u(0x0)
#define TIMER_INTE_ALARM_2_BITS _u(0x00000004)
#define TIMER_INTE_ALARM_2_MSB _u(2)
#define TIMER_INTE_ALARM_2_LSB _u(2)
#define TIMER_INTE_ALARM_2_ACCESS "RW"
#define TIMER_INTE_ALARM_1_RESET _u(0x0)
#define TIMER_INTE_ALARM_1_BITS _u(0x00000002)
#define TIMER_INTE_ALARM_1_MSB _u(1)
#define TIMER_INTE_ALARM_1_LSB _u(1)
#define TIMER_INTE_ALARM_1_ACCESS "RW"
#define TIMER_INTE_ALARM_0_RESET _u(0x0)
#define TIMER_INTE_ALARM_0_BITS _u(0x00000001)
#define TIMER_INTE_ALARM_0_MSB _u(0)
#define TIMER_INTE_ALARM_0_LSB _u(0)
#define TIMER_INTE_ALARM_0_ACCESS "RW"
#define TIMER_INTF_OFFSET _u(0x00000044)
#define TIMER_INTF_BITS _u(0x0000000f)
#define TIMER_INTF_RESET _u(0x00000000)
#define TIMER_INTF_ALARM_3_RESET _u(0x0)
#define TIMER_INTF_ALARM_3_BITS _u(0x00000008)
#define TIMER_INTF_ALARM_3_MSB _u(3)
#define TIMER_INTF_ALARM_3_LSB _u(3)
#define TIMER_INTF_ALARM_3_ACCESS "RW"
#define TIMER_INTF_ALARM_2_RESET _u(0x0)
#define TIMER_INTF_ALARM_2_BITS _u(0x00000004)
#define TIMER_INTF_ALARM_2_MSB _u(2)
#define TIMER_INTF_ALARM_2_LSB _u(2)
#define TIMER_INTF_ALARM_2_ACCESS "RW"
#define TIMER_INTF_ALARM_1_RESET _u(0x0)
#define TIMER_INTF_ALARM_1_BITS _u(0x00000002)
#define TIMER_INTF_ALARM_1_MSB _u(1)
#define TIMER_INTF_ALARM_1_LSB _u(1)
#define TIMER_INTF_ALARM_1_ACCESS "RW"
#define TIMER_INTF_ALARM_0_RESET _u(0x0)
#define TIMER_INTF_ALARM_0_BITS _u(0x00000001)
#define TIMER_INTF_ALARM_0_MSB _u(0)
#define TIMER_INTF_ALARM_0_LSB _u(0)
#define TIMER_INTF_ALARM_0_ACCESS "RW"
#define TIMER_INTS_OFFSET _u(0x00000048)
#define TIMER_INTS_BITS _u(0x0000000f)
#define TIMER_INTS_RESET _u(0x00000000)
#define TIMER_INTS_ALARM_3_RESET _u(0x0)
#define TIMER_INTS_ALARM_3_BITS _u(0x00000008)
#define TIMER_INTS_ALARM_3_MSB _u(3)
#define TIMER_INTS_ALARM_3_LSB _u(3)
#define TIMER_INTS_ALARM_3_ACCESS "RO"
#define TIMER_INTS_ALARM_2_RESET _u(0x0)
#define TIMER_INTS_ALARM_2_BITS _u(0x00000004)
#define TIMER_INTS_ALARM_2_MSB _u(2)
#define TIMER_INTS_ALARM_2_LSB _u(2)
#define TIMER_INTS_ALARM_2_ACCESS "RO"
#define TIMER_INTS_ALARM_1_RESET _u(0x0)
#define TIMER_INTS_ALARM_1_BITS _u(0x00000002)
#define TIMER_INTS_ALARM_1_MSB _u(1)
#define TIMER_INTS_ALARM_1_LSB _u(1)
#define TIMER_INTS_ALARM_1_ACCESS "RO"
#define TIMER_INTS_ALARM_0_RESET _u(0x0)
#define TIMER_INTS_ALARM_0_BITS _u(0x00000001)
#define TIMER_INTS_ALARM_0_MSB _u(0)
#define TIMER_INTS_ALARM_0_LSB _u(0)
#define TIMER_INTS_ALARM_0_ACCESS "RO"
typedef struct {
   
    io_wo_32 timehw;
   
    io_wo_32 timelw;
   
    io_ro_32 timehr;
   
    io_ro_32 timelr;
   
    io_rw_32 alarm[4];
   
    io_rw_32 armed;
   
    io_ro_32 timerawh;
   
    io_ro_32 timerawl;
   
    io_rw_32 dbgpause;
   
    io_rw_32 pause;
   
    io_rw_32 locked;
   
    io_rw_32 source;
   
    io_rw_32 intr;
   
    io_rw_32 inte;
   
    io_rw_32 intf;
   
    io_ro_32 ints;
} timer_hw_t;
#define timer0_hw ((timer_hw_t *)TIMER0_BASE)
#define timer1_hw ((timer_hw_t *)TIMER1_BASE)
_Static_assert(sizeof (timer_hw_t) == 0x004c, "");
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_TIMER 0
#define TIMER_NUM(timer) ((timer) == timer1_hw)
#define TIMER_INSTANCE(num) ((num) ? timer1_hw : timer0_hw)
_Static_assert(TIMER1_IRQ_3 == TIMER0_IRQ_0 + 7, "");
#define TIMER_ALARM_IRQ_NUM(timer,alarm_num) (TIMER0_IRQ_0 + TIMER_NUM(timer) * NUM_ALARMS + (alarm_num))
_Static_assert(TIMER1_IRQ_3 == TIMER0_IRQ_0 + 7, "");
#define TIMER_ALARM_NUM_FROM_IRQ(irq_num) (((irq_num) - TIMER0_IRQ_0) & 3u)
_Static_assert(TIMER1_IRQ_3 == TIMER0_IRQ_0 + 7, "");
#define TIMER_NUM_FROM_IRQ(irq_num) (((irq_num) - TIMER0_IRQ_0) >> 2)
#define PICO_DEFAULT_TIMER 0
#define PICO_DEFAULT_TIMER_INSTANCE() (__CONCAT(__CONCAT(timer,PICO_DEFAULT_TIMER), _hw))
#define timer_hw PICO_DEFAULT_TIMER_INSTANCE()
static inline void check_hardware_alarm_num_param(__attribute__((__unused__)) uint alarm_num) {
    ({if (((0 || 0) && !0)) ((!(alarm_num >= 4u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_timer/include/hardware/timer.h", 189, __func__, "!(alarm_num >= 4u)"));});
}
static inline uint32_t timer_time_us_32(timer_hw_t *timer) {
    return timer->timerawl;
}
static inline uint32_t time_us_32(void) {
    return timer_time_us_32((((timer_hw_t *)0x400b0000u)));
}
uint64_t timer_time_us_64(timer_hw_t *timer);
uint64_t time_us_64(void);
void timer_busy_wait_us_32(timer_hw_t *timer, uint32_t delay_us);
void busy_wait_us_32(uint32_t delay_us);
void timer_busy_wait_us(timer_hw_t *timer, uint64_t delay_us);
void busy_wait_us(uint64_t delay_us);
void timer_busy_wait_ms(timer_hw_t *timer, uint32_t delay_ms);
void busy_wait_ms(uint32_t delay_ms);
void timer_busy_wait_until(timer_hw_t *timer, absolute_time_t t);
void busy_wait_until(absolute_time_t t);
static inline _Bool timer_time_reached(timer_hw_t *timer, absolute_time_t t) {
    uint64_t target = to_us_since_boot(t);
    uint32_t hi_target = (uint32_t)(target >> 32u);
    uint32_t hi = timer->timerawh;
    return (hi >= hi_target && (timer->timerawl >= (uint32_t) target || hi != hi_target));
}
static inline _Bool time_reached(absolute_time_t t) {
    return timer_time_reached((((timer_hw_t *)0x400b0000u)), t);
}
typedef void (*hardware_alarm_callback_t)(uint alarm_num);
void timer_hardware_alarm_claim(timer_hw_t *timer, uint alarm_num);
void hardware_alarm_claim(uint alarm_num);
int timer_hardware_alarm_claim_unused(timer_hw_t *timer, _Bool required);
int hardware_alarm_claim_unused(_Bool required);
void timer_hardware_alarm_unclaim(timer_hw_t *timer, uint alarm_num);
void hardware_alarm_unclaim(uint alarm_num);
_Bool timer_hardware_alarm_is_claimed(timer_hw_t *timer, uint alarm_num);
_Bool hardware_alarm_is_claimed(uint alarm_num);
void timer_hardware_alarm_set_callback(timer_hw_t *timer, uint alarm_num, hardware_alarm_callback_t callback);
void hardware_alarm_set_callback(uint alarm_num, hardware_alarm_callback_t callback);
_Bool timer_hardware_alarm_set_target(timer_hw_t *timer, uint alarm_num, absolute_time_t t);
_Bool hardware_alarm_set_target(uint alarm_num, absolute_time_t t);
void timer_hardware_alarm_cancel(timer_hw_t *timer, uint alarm_num);
void hardware_alarm_cancel(uint alarm_num);
void timer_hardware_alarm_force_irq(timer_hw_t *timer, uint alarm_num);
void hardware_alarm_force_irq(uint alarm_num);
static inline uint timer_hardware_alarm_get_irq_num(timer_hw_t *timer, uint alarm_num) {
    check_hardware_alarm_num_param(alarm_num);
    return (TIMER0_IRQ_0 + ((timer) == ((timer_hw_t *)0x400b8000u)) * 4u + (alarm_num));
}
static inline uint hardware_alarm_get_irq_num(uint alarm_num) {
    return timer_hardware_alarm_get_irq_num((((timer_hw_t *)0x400b0000u)), alarm_num);
}
static inline uint timer_get_index(timer_hw_t *timer) {
    return ((timer) == ((timer_hw_t *)0x400b8000u));
}
static inline timer_hw_t *timer_get_instance(uint timer_num) {
    ({if (((0 || 0) && !0)) ((!(timer_num >= 2u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_timer/include/hardware/timer.h", 591, __func__, "!(timer_num >= 2u)"));});
    return ((timer_num) ? ((timer_hw_t *)0x400b8000u) : ((timer_hw_t *)0x400b0000u));
}
#define PARAM_ASSERTIONS_ENABLED_PICO_TIME 0
#define PICO_TIME_SLEEP_OVERHEAD_ADJUST_US 6
static inline absolute_time_t get_absolute_time(void) {
    absolute_time_t t;
    update_us_since_boot(&t, time_us_64());
    return t;
}
static inline uint32_t us_to_ms(uint64_t us) {
    if (us >> 32u) {
        return (uint32_t)(us / 1000u);
    } else {
        return ((uint32_t)us) / 1000u;
    }
}
static inline uint32_t to_ms_since_boot(absolute_time_t t) {
    uint64_t us = to_us_since_boot(t);
    return us_to_ms(us);
}
static inline absolute_time_t delayed_by_us(const absolute_time_t t, uint64_t us) {
    absolute_time_t t2;
    uint64_t base = to_us_since_boot(t);
    uint64_t delayed = base + us;
    if ((int64_t)delayed < 0) {
        delayed = (0x7fffffffffffffffLL);
    }
    update_us_since_boot(&t2, delayed);
    return t2;
}
static inline absolute_time_t delayed_by_ms(const absolute_time_t t, uint32_t ms) {
    absolute_time_t t2;
    uint64_t base = to_us_since_boot(t);
    uint64_t delayed = base + ms * 1000ull;
    if ((int64_t)delayed < 0) {
        delayed = (0x7fffffffffffffffLL);
    }
    update_us_since_boot(&t2, delayed);
    return t2;
}
static inline absolute_time_t make_timeout_time_us(uint64_t us) {
    return delayed_by_us(get_absolute_time(), us);
}
static inline absolute_time_t make_timeout_time_ms(uint32_t ms) {
    return delayed_by_ms(get_absolute_time(), ms);
}
static inline int64_t absolute_time_diff_us(absolute_time_t from, absolute_time_t to) {
    return (int64_t)(to_us_since_boot(to) - to_us_since_boot(from));
}
static inline absolute_time_t absolute_time_min(absolute_time_t a, absolute_time_t b) {
    return to_us_since_boot(a) < to_us_since_boot(b) ? a : b;
}
extern const absolute_time_t at_the_end_of_time;
static inline _Bool is_at_the_end_of_time(absolute_time_t t) {
    return to_us_since_boot(t) == to_us_since_boot(at_the_end_of_time);
}
extern const absolute_time_t nil_time;
static inline _Bool is_nil_time(absolute_time_t t) {
    return !to_us_since_boot(t);
}
void sleep_until(absolute_time_t target);
void sleep_us(uint64_t us);
void sleep_ms(uint32_t ms);
_Bool best_effort_wfe_or_timeout(absolute_time_t timeout_timestamp);
#define PICO_TIME_DEFAULT_ALARM_POOL_DISABLED 0
#define PICO_TIME_DEFAULT_ALARM_POOL_HARDWARE_ALARM_NUM 3
#define PICO_TIME_DEFAULT_ALARM_POOL_MAX_TIMERS 16
typedef int32_t alarm_id_t;
typedef int64_t (*alarm_callback_t)(alarm_id_t id, void *user_data);
typedef struct alarm_pool alarm_pool_t;
typedef void alarm_pool_timer_t;
void alarm_pool_init_default(void);
void runtime_init_default_alarm_pool(void);
alarm_pool_t *alarm_pool_get_default(void);
alarm_pool_t *alarm_pool_create_on_timer(alarm_pool_timer_t *timer, uint timer_alarm_num, uint max_timers);
alarm_pool_timer_t *alarm_pool_timer_for_timer_num(uint timer_num);
alarm_pool_timer_t *alarm_pool_get_default_timer(void);
static inline alarm_pool_t *alarm_pool_create(uint timer_alarm_num, uint max_timers) {
    return alarm_pool_create_on_timer(alarm_pool_get_default_timer(), timer_alarm_num, max_timers);
}
alarm_pool_t *alarm_pool_create_on_timer_with_unused_hardware_alarm(alarm_pool_timer_t *timer, uint max_timers);
static inline alarm_pool_t *alarm_pool_create_with_unused_hardware_alarm(uint max_timers) {
    return alarm_pool_create_on_timer_with_unused_hardware_alarm(alarm_pool_get_default_timer(), max_timers);
}
uint alarm_pool_timer_alarm_num(alarm_pool_t *pool);
static inline uint alarm_pool_hardware_alarm_num(alarm_pool_t *pool) {
    return alarm_pool_timer_alarm_num(pool);
}
uint alarm_pool_core_num(alarm_pool_t *pool);
void alarm_pool_destroy(alarm_pool_t *pool);
alarm_id_t alarm_pool_add_alarm_at(alarm_pool_t *pool, absolute_time_t time, alarm_callback_t callback, void *user_data, _Bool fire_if_past);
alarm_id_t alarm_pool_add_alarm_at_force_in_context(alarm_pool_t *pool, absolute_time_t time, alarm_callback_t callback,
                                                    void *user_data);
static inline alarm_id_t alarm_pool_add_alarm_in_us(alarm_pool_t *pool, uint64_t us, alarm_callback_t callback, void *user_data, _Bool fire_if_past) {
    return alarm_pool_add_alarm_at(pool, delayed_by_us(get_absolute_time(), us), callback, user_data, fire_if_past);
}
static inline alarm_id_t alarm_pool_add_alarm_in_ms(alarm_pool_t *pool, uint32_t ms, alarm_callback_t callback, void *user_data, _Bool fire_if_past) {
    return alarm_pool_add_alarm_at(pool, delayed_by_ms(get_absolute_time(), ms), callback, user_data, fire_if_past);
}
int64_t alarm_pool_remaining_alarm_time_us(alarm_pool_t *pool, alarm_id_t alarm_id);
int32_t alarm_pool_remaining_alarm_time_ms(alarm_pool_t *pool, alarm_id_t alarm_id);
_Bool alarm_pool_cancel_alarm(alarm_pool_t *pool, alarm_id_t alarm_id);
static inline alarm_id_t add_alarm_at(absolute_time_t time, alarm_callback_t callback, void *user_data, _Bool fire_if_past) {
    return alarm_pool_add_alarm_at(alarm_pool_get_default(), time, callback, user_data, fire_if_past);
}
static inline alarm_id_t add_alarm_in_us(uint64_t us, alarm_callback_t callback, void *user_data, _Bool fire_if_past) {
    return alarm_pool_add_alarm_in_us(alarm_pool_get_default(), us, callback, user_data, fire_if_past);
}
static inline alarm_id_t add_alarm_in_ms(uint32_t ms, alarm_callback_t callback, void *user_data, _Bool fire_if_past) {
    return alarm_pool_add_alarm_in_ms(alarm_pool_get_default(), ms, callback, user_data, fire_if_past);
}
static inline _Bool cancel_alarm(alarm_id_t alarm_id) {
    return alarm_pool_cancel_alarm(alarm_pool_get_default(), alarm_id);
}
int64_t remaining_alarm_time_us(alarm_id_t alarm_id);
int32_t remaining_alarm_time_ms(alarm_id_t alarm_id);
typedef struct repeating_timer repeating_timer_t;
typedef _Bool (*repeating_timer_callback_t)(repeating_timer_t *rt);
struct repeating_timer {
    int64_t delay_us;
    alarm_pool_t *pool;
    alarm_id_t alarm_id;
    repeating_timer_callback_t callback;
    void *user_data;
};
_Bool alarm_pool_add_repeating_timer_us(alarm_pool_t *pool, int64_t delay_us, repeating_timer_callback_t callback, void *user_data, repeating_timer_t *out);
static inline _Bool alarm_pool_add_repeating_timer_ms(alarm_pool_t *pool, int32_t delay_ms, repeating_timer_callback_t callback, void *user_data, repeating_timer_t *out) {
    return alarm_pool_add_repeating_timer_us(pool, delay_ms * (int64_t)1000, callback, user_data, out);
}
static inline _Bool add_repeating_timer_us(int64_t delay_us, repeating_timer_callback_t callback, void *user_data, repeating_timer_t *out) {
    return alarm_pool_add_repeating_timer_us(alarm_pool_get_default(), delay_us, callback, user_data, out);
}
static inline _Bool add_repeating_timer_ms(int32_t delay_ms, repeating_timer_callback_t callback, void *user_data, repeating_timer_t *out) {
    return alarm_pool_add_repeating_timer_us(alarm_pool_get_default(), delay_ms * (int64_t)1000, callback, user_data, out);
}
_Bool cancel_repeating_timer(repeating_timer_t *timer);
#define CYW43_HOST_NAME "PicoW"
#define CYW43_GPIO 1
#define CYW43_LOGIC_DEBUG 0
#define CYW43_USE_OTP_MAC 1
#define CYW43_NO_NETUTILS 1
#define CYW43_IOCTL_TIMEOUT_US 1000000
#define CYW43_USE_STATS 0
#define CYW43_HAL_MAC_WLAN0 0
#define STATIC static
#define CYW43_USE_SPI 1
#define CYW43_SPI_PIO 1
#define CYW43_CHIPSET_FIRMWARE_INCLUDE_FILE "w43439A0_7_95_49_00_combined.h"
#define CYW43_WIFI_NVRAM_INCLUDE_FILE "wifi_nvram_43439.h"
#define CYW43_EPERM (-PICO_ERROR_NOT_PERMITTED)
#define CYW43_EIO (-PICO_ERROR_IO)
#define CYW43_EINVAL (-PICO_ERROR_INVALID_ARG)
#define CYW43_ETIMEDOUT (-PICO_ERROR_TIMEOUT)
#define CYW43_NUM_GPIOS CYW43_WL_GPIO_COUNT
#define cyw43_hal_pin_obj_t uint
#define CYW43_ARRAY_SIZE(a) count_of(a)
static inline uint32_t cyw43_hal_ticks_us(void) {
    return time_us_32();
}
static inline uint32_t cyw43_hal_ticks_ms(void) {
    return to_ms_since_boot(get_absolute_time());
}
#define CYW43_PIN_WL_REG_ON CYW43_DEFAULT_PIN_WL_REG_ON
#define CYW43_PIN_WL_DATA_OUT CYW43_DEFAULT_PIN_WL_DATA_OUT
#define CYW43_PIN_WL_DATA_IN CYW43_DEFAULT_PIN_WL_DATA_IN
#define CYW43_PIN_WL_HOST_WAKE CYW43_DEFAULT_PIN_WL_HOST_WAKE
#define CYW43_PIN_WL_CLOCK CYW43_DEFAULT_PIN_WL_CLOCK
#define CYW43_PIN_WL_CS CYW43_DEFAULT_PIN_WL_CS
static inline int cyw43_hal_pin_read(uint pin) {
    return gpio_get(pin);
}
static inline void cyw43_hal_pin_low(uint pin) {
    gpio_put(pin, 0);
}
static inline void cyw43_hal_pin_high(uint pin) {
    gpio_put(pin, 1);
}
#define CYW43_HAL_PIN_MODE_INPUT (GPIO_IN)
#define CYW43_HAL_PIN_MODE_OUTPUT (GPIO_OUT)
#define CYW43_HAL_PIN_PULL_NONE (0)
#define CYW43_HAL_PIN_PULL_UP (1)
#define CYW43_HAL_PIN_PULL_DOWN (2)
static inline void cyw43_hal_pin_config(uint pin, uint32_t mode, uint32_t pull, __attribute__((__unused__)) uint32_t alt) {
    (((mode == (GPIO_IN) || mode == (GPIO_OUT)) && alt == 0) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/pico_cyw43_driver/include/cyw43_configport.h", 155, __func__, "(mode == CYW43_HAL_PIN_MODE_INPUT || mode == CYW43_HAL_PIN_MODE_OUTPUT) && alt == 0"));
    gpio_set_dir(pin, mode);
    gpio_set_pulls(pin, pull == (1), pull == (2));
}
void cyw43_hal_get_mac(int idx, uint8_t buf[6]);
void cyw43_hal_generate_laa_mac(int idx, uint8_t buf[6]);
void cyw43_thread_enter(void);
void cyw43_thread_exit(void);
#define CYW43_THREAD_ENTER cyw43_thread_enter();
#define CYW43_THREAD_EXIT cyw43_thread_exit();
void cyw43_thread_lock_check(void);
#define cyw43_arch_lwip_check() cyw43_thread_lock_check()
#define CYW43_THREAD_LOCK_CHECK cyw43_arch_lwip_check();
void cyw43_await_background_or_timeout_us(uint32_t timeout_us);
#define CYW43_SDPCM_SEND_COMMON_WAIT cyw43_await_background_or_timeout_us(1000);
#define CYW43_DO_IOCTL_WAIT cyw43_await_background_or_timeout_us(1000);
void cyw43_delay_ms(uint32_t ms);
void cyw43_delay_us(uint32_t us);
void cyw43_schedule_internal_poll_dispatch(void (*func)(void));
void cyw43_post_poll_hook(void);
#define CYW43_POST_POLL_HOOK cyw43_post_poll_hook();
#define cyw43_malloc malloc
#define cyw43_free free
#define PICO_CYW43_LOGGING_ENABLED 1
#define CYW43_CLEAR_SDIO_INT (0)
#define CYW43_INCLUDE_LEGACY_F1_OVERFLOW_WORKAROUND_VARIABLES (0)
#define CYW43_ENABLE_BLUETOOTH (0)
#define CYW43_ENABLE_BLUETOOTH_OVER_UART (0)
#define CYW43_RESOURCE_ATTRIBUTE __attribute__((aligned(4)))
#define CYW43_RESOURCE_VERIFY_DOWNLOAD (0)
#define CYW43_SLEEP_MAX (50)
#define CYW43_HAL_UART_READCHAR_BLOCKING_WAIT cyw43_delay_us(10)
#define CYW43_NETUTILS (0)
#define CYW43_PRINTF(...) printf(__VA_ARGS__)
#define CYW43_VDEBUG(...) (void)0
#define CYW43_VERBOSE_DEBUG 0
#define CYW43_DEBUG(...) CYW43_PRINTF(__VA_ARGS__)
#define CYW43_INFO(...) CYW43_PRINTF(__VA_ARGS__)
#define CYW43_WARN(...) CYW43_PRINTF("[CYW43] " __VA_ARGS__)
#define CYW43_FAIL_FAST_CHECK(res) (res)
#define CYW43_EVENT_POLL_HOOK 
#define CYW43_DEFAULT_IP_STA_ADDRESS LWIP_MAKEU32(0, 0, 0, 0)
#define CYW43_DEFAULT_IP_AP_ADDRESS LWIP_MAKEU32(192, 168, 4, 1)
#define CYW43_DEFAULT_IP_MASK LWIP_MAKEU32(255, 255, 255, 0)
#define CYW43_DEFAULT_IP_STA_GATEWAY LWIP_MAKEU32(192, 168, 0, 1)
#define CYW43_DEFAULT_IP_AP_GATEWAY LWIP_MAKEU32(192, 168, 4, 1)
#define CYW43_DEFAULT_IP_DNS LWIP_MAKEU32(8, 8, 8, 8)
#define CYW43_CB_TCPIP_INIT_EXTRA(self,itf) do { } while (0)
#define CYW43_CB_TCPIP_DEINIT_EXTRA(self,itf) do { } while (0)
#define LWIP_HDR_DHCP_H 
#define LWIP_HDR_UDP_H 
#define LWIP_HDR_PROT_UDP_H 
#define UDP_HLEN 8

struct udp_hdr {
  u16_t src;
  u16_t dest;
  u16_t len;
  u16_t chksum;
} __attribute__ ((__packed__));

#define UDP_FLAGS_NOCHKSUM 0x01U
#define UDP_FLAGS_UDPLITE 0x02U
#define UDP_FLAGS_CONNECTED 0x04U
#define UDP_FLAGS_MULTICAST_LOOP 0x08U
struct udp_pcb;
typedef void (*udp_recv_fn)(void *arg, struct udp_pcb *pcb, struct pbuf *p,
    const ip_addr_t *addr, u16_t port);
struct udp_pcb {
  ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl ;
  struct udp_pcb *next;
  u8_t flags;
  u16_t local_port, remote_port;
  udp_recv_fn recv;
  void *recv_arg;
};
extern struct udp_pcb *udp_pcbs;
struct udp_pcb * udp_new (void);
struct udp_pcb * udp_new_ip_type(u8_t type);
void udp_remove (struct udp_pcb *pcb);
err_t udp_bind (struct udp_pcb *pcb, const ip_addr_t *ipaddr,
                                 u16_t port);
void udp_bind_netif (struct udp_pcb *pcb, const struct netif* netif);
err_t udp_connect (struct udp_pcb *pcb, const ip_addr_t *ipaddr,
                                 u16_t port);
void udp_disconnect (struct udp_pcb *pcb);
void udp_recv (struct udp_pcb *pcb, udp_recv_fn recv,
                                 void *recv_arg);
err_t udp_sendto_if (struct udp_pcb *pcb, struct pbuf *p,
                                 const ip_addr_t *dst_ip, u16_t dst_port,
                                 struct netif *netif);
err_t udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                                 const ip_addr_t *dst_ip, u16_t dst_port,
                                 struct netif *netif, const ip_addr_t *src_ip);
err_t udp_sendto (struct udp_pcb *pcb, struct pbuf *p,
                                 const ip_addr_t *dst_ip, u16_t dst_port);
err_t udp_send (struct udp_pcb *pcb, struct pbuf *p);
#define udp_flags(pcb) ((pcb)->flags)
#define udp_setflags(pcb,f) ((pcb)->flags = (f))
#define udp_set_flags(pcb,set_flags) do { (pcb)->flags = (u8_t)((pcb)->flags | (set_flags)); } while(0)
#define udp_clear_flags(pcb,clr_flags) do { (pcb)->flags = (u8_t)((pcb)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)
#define udp_is_flag_set(pcb,flag) (((pcb)->flags & (flag)) != 0)
void udp_input (struct pbuf *p, struct netif *inp);
void udp_init (void);
#define udp_new_ip6() udp_new_ip_type(IPADDR_TYPE_V6)
#define udp_debug_print(udphdr) 
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr);
typedef u16_t dhcp_timeout_t;
#define DHCP_COARSE_TIMER_SECS 60
#define DHCP_COARSE_TIMER_MSECS (DHCP_COARSE_TIMER_SECS * 1000UL)
#define DHCP_FINE_TIMER_MSECS 500
#define DHCP_BOOT_FILE_LEN 128U
#define DHCP_FLAG_SUBNET_MASK_GIVEN 0x01
#define DHCP_FLAG_EXTERNAL_MEM 0x02
typedef enum {
  DHCP_AUTOIP_COOP_STATE_OFF = 0,
  DHCP_AUTOIP_COOP_STATE_ON = 1
} dhcp_autoip_coop_state_enum_t;
struct dhcp
{
  u32_t xid;
  u8_t pcb_allocated;
  u8_t state;
  u8_t tries;
  u8_t flags;
  dhcp_timeout_t request_timeout;
  dhcp_timeout_t t1_timeout;
  dhcp_timeout_t t2_timeout;
  dhcp_timeout_t t1_renew_time;
  dhcp_timeout_t t2_rebind_time;
  dhcp_timeout_t lease_used;
  dhcp_timeout_t t0_timeout;
  ip_addr_t server_ip_addr;
  ip4_addr_t offered_ip_addr;
  ip4_addr_t offered_sn_mask;
  ip4_addr_t offered_gw_addr;
  u32_t offered_t0_lease;
  u32_t offered_t1_renew;
  u32_t offered_t2_rebind;
};
void dhcp_set_struct(struct netif *netif, struct dhcp *dhcp);
#define dhcp_remove_struct(netif) netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, NULL)
void dhcp_cleanup(struct netif *netif);
err_t dhcp_start(struct netif *netif);
err_t dhcp_renew(struct netif *netif);
err_t dhcp_release(struct netif *netif);
void dhcp_stop(struct netif *netif);
void dhcp_release_and_stop(struct netif *netif);
void dhcp_inform(struct netif *netif);
void dhcp_network_changed_link_up(struct netif *netif);
u8_t dhcp_supplied_address(const struct netif *netif);
void dhcp_coarse_tmr(void);
void dhcp_fine_tmr(void);
#define netif_dhcp_data(netif) ((struct dhcp*)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP))
#define CYW43_INCLUDED_CYW43_LL_H 
#define CYW43_IOCTL_GET_SSID (0x32)
#define CYW43_IOCTL_GET_CHANNEL (0x3a)
#define CYW43_IOCTL_SET_DISASSOC (0x69)
#define CYW43_IOCTL_GET_ANTDIV (0x7e)
#define CYW43_IOCTL_SET_ANTDIV (0x81)
#define CYW43_IOCTL_SET_MONITOR (0xd9)
#define CYW43_IOCTL_GET_RSSI (0xfe)
#define CYW43_IOCTL_GET_VAR (0x20c)
#define CYW43_IOCTL_SET_VAR (0x20f)
#define CYW43_EV_SET_SSID (0)
#define CYW43_EV_JOIN (1)
#define CYW43_EV_AUTH (3)
#define CYW43_EV_DEAUTH (5)
#define CYW43_EV_DEAUTH_IND (6)
#define CYW43_EV_ASSOC (7)
#define CYW43_EV_DISASSOC (11)
#define CYW43_EV_DISASSOC_IND (12)
#define CYW43_EV_LINK (16)
#define CYW43_EV_PRUNE (23)
#define CYW43_EV_PSK_SUP (46)
#define CYW43_EV_ICV_ERROR (49)
#define CYW43_EV_ESCAN_RESULT (69)
#define CYW43_EV_CSA_COMPLETE_IND (80)
#define CYW43_EV_ASSOC_REQ_IE (87)
#define CYW43_EV_ASSOC_RESP_IE (88)
#define CYW43_STATUS_SUCCESS (0)
#define CYW43_STATUS_FAIL (1)
#define CYW43_STATUS_TIMEOUT (2)
#define CYW43_STATUS_NO_NETWORKS (3)
#define CYW43_STATUS_ABORT (4)
#define CYW43_STATUS_NO_ACK (5)
#define CYW43_STATUS_UNSOLICITED (6)
#define CYW43_STATUS_ATTEMPT (7)
#define CYW43_STATUS_PARTIAL (8)
#define CYW43_STATUS_NEWSCAN (9)
#define CYW43_STATUS_NEWASSOC (10)
#define CYW43_SUP_DISCONNECTED (0)
#define CYW43_SUP_CONNECTING (1)
#define CYW43_SUP_IDREQUIRED (2)
#define CYW43_SUP_AUTHENTICATING (3)
#define CYW43_SUP_AUTHENTICATED (4)
#define CYW43_SUP_KEYXCHANGE (5)
#define CYW43_SUP_KEYED (6)
#define CYW43_SUP_TIMEOUT (7)
#define CYW43_SUP_LAST_BASIC_STATE (8)
#define CYW43_SUP_KEYXCHANGE_WAIT_M1 CYW43_SUP_AUTHENTICATED
#define CYW43_SUP_KEYXCHANGE_PREP_M2 CYW43_SUP_KEYXCHANGE
#define CYW43_SUP_KEYXCHANGE_WAIT_M3 CYW43_SUP_LAST_BASIC_STATE
#define CYW43_SUP_KEYXCHANGE_PREP_M4 (9)
#define CYW43_SUP_KEYXCHANGE_WAIT_G1 (10)
#define CYW43_SUP_KEYXCHANGE_PREP_G2 (11)
#define CYW43_REASON_INITIAL_ASSOC (0)
#define CYW43_REASON_LOW_RSSI (1)
#define CYW43_REASON_DEAUTH (2)
#define CYW43_REASON_DISASSOC (3)
#define CYW43_REASON_BCNS_LOST (4)
#define CYW43_REASON_FAST_ROAM_FAILED (5)
#define CYW43_REASON_DIRECTED_ROAM (6)
#define CYW43_REASON_TSPEC_REJECTED (7)
#define CYW43_REASON_BETTER_AP (8)
#define CYW43_REASON_PRUNE_ENCR_MISMATCH (1)
#define CYW43_REASON_PRUNE_BCAST_BSSID (2)
#define CYW43_REASON_PRUNE_MAC_DENY (3)
#define CYW43_REASON_PRUNE_MAC_NA (4)
#define CYW43_REASON_PRUNE_REG_PASSV (5)
#define CYW43_REASON_PRUNE_SPCT_MGMT (6)
#define CYW43_REASON_PRUNE_RADAR (7)
#define CYW43_REASON_RSN_MISMATCH (8)
#define CYW43_REASON_PRUNE_NO_COMMON_RATES (9)
#define CYW43_REASON_PRUNE_BASIC_RATES (10)
#define CYW43_REASON_PRUNE_CCXFAST_PREVAP (11)
#define CYW43_REASON_PRUNE_CIPHER_NA (12)
#define CYW43_REASON_PRUNE_KNOWN_STA (13)
#define CYW43_REASON_PRUNE_CCXFAST_DROAM (14)
#define CYW43_REASON_PRUNE_WDS_PEER (15)
#define CYW43_REASON_PRUNE_QBSS_LOAD (16)
#define CYW43_REASON_PRUNE_HOME_AP (17)
#define CYW43_REASON_PRUNE_AP_BLOCKED (18)
#define CYW43_REASON_PRUNE_NO_DIAG_SUPPORT (19)
#define CYW43_REASON_SUP_OTHER (0)
#define CYW43_REASON_SUP_DECRYPT_KEY_DATA (1)
#define CYW43_REASON_SUP_BAD_UCAST_WEP128 (2)
#define CYW43_REASON_SUP_BAD_UCAST_WEP40 (3)
#define CYW43_REASON_SUP_UNSUP_KEY_LEN (4)
#define CYW43_REASON_SUP_PW_KEY_CIPHER (5)
#define CYW43_REASON_SUP_MSG3_TOO_MANY_IE (6)
#define CYW43_REASON_SUP_MSG3_IE_MISMATCH (7)
#define CYW43_REASON_SUP_NO_INSTALL_FLAG (8)
#define CYW43_REASON_SUP_MSG3_NO_GTK (9)
#define CYW43_REASON_SUP_GRP_KEY_CIPHER (10)
#define CYW43_REASON_SUP_GRP_MSG1_NO_GTK (11)
#define CYW43_REASON_SUP_GTK_DECRYPT_FAIL (12)
#define CYW43_REASON_SUP_SEND_FAIL (13)
#define CYW43_REASON_SUP_DEAUTH (14)
#define CYW43_REASON_SUP_WPA_PSK_TMO (15)
#define CYW43_AUTH_OPEN (0)
#define CYW43_AUTH_WPA_TKIP_PSK (0x00200002)
#define CYW43_AUTH_WPA2_AES_PSK (0x00400004)
#define CYW43_AUTH_WPA2_MIXED_PSK (0x00400006)
#define CYW43_AUTH_WPA3_SAE_AES_PSK (0x01000004)
#define CYW43_AUTH_WPA3_WPA2_AES_PSK (0x01400004)
#define CYW43_NO_POWERSAVE_MODE (0)
#define CYW43_PM1_POWERSAVE_MODE (1)
#define CYW43_PM2_POWERSAVE_MODE (2)
#define CYW43_BUS_MAX_BLOCK_SIZE 64
#define CYW43_BACKPLANE_READ_PAD_LEN_BYTES 16
#define CYW43_LL_STATE_SIZE_WORDS (526 + 1 + ((CYW43_BACKPLANE_READ_PAD_LEN_BYTES / 4) + 1) + CYW43_INCLUDE_LEGACY_F1_OVERFLOW_WORKAROUND_VARIABLES * 4)
#define CYW43_CHANNEL_NONE (0xffffffff)
enum {
    CYW43_ITF_STA,
    CYW43_ITF_AP,
};
typedef struct _cyw43_ev_scan_result_t {
    uint32_t _0[5];
    uint8_t bssid[6];
    uint16_t _1[2];
    uint8_t ssid_len;
    uint8_t ssid[32];
    uint32_t _2[5];
    uint16_t channel;
    uint16_t _3;
    uint8_t auth_mode;
    int16_t rssi;
} cyw43_ev_scan_result_t;
typedef struct _cyw43_async_event_t {
    uint16_t _0;
    uint16_t flags;
    uint32_t event_type;
    uint32_t status;
    uint32_t reason;
    uint8_t _1[30];
    uint8_t interface;
    uint8_t _2;
    union {
        cyw43_ev_scan_result_t scan_result;
    } u;
} cyw43_async_event_t;
typedef struct _cyw43_wifi_scan_options_t {
    uint32_t version;
    uint16_t action;
    uint16_t _;
    uint32_t ssid_len;
    uint8_t ssid[32];
    uint8_t bssid[6];
    int8_t bss_type;
    int8_t scan_type;
    int32_t nprobes;
    int32_t active_time;
    int32_t passive_time;
    int32_t home_time;
    int32_t channel_num;
    uint16_t channel_list[1];
} cyw43_wifi_scan_options_t;
typedef struct _cyw43_ll_t {
    uint32_t opaque[(526 + 1 + ((16 / 4) + 1) + (0) * 4)];
} cyw43_ll_t;
void cyw43_ll_init(cyw43_ll_t *self, void *cb_data);
void cyw43_ll_deinit(cyw43_ll_t *self);
int cyw43_ll_bus_init(cyw43_ll_t *self, const uint8_t *mac);
void cyw43_ll_bus_sleep(cyw43_ll_t *self, _Bool can_sleep);
void cyw43_ll_process_packets(cyw43_ll_t *self);
int cyw43_ll_ioctl(cyw43_ll_t *self, uint32_t cmd, size_t len, uint8_t *buf, uint32_t iface);
int cyw43_ll_send_ethernet(cyw43_ll_t *self, int itf, size_t len, const void *buf, _Bool is_pbuf);
int cyw43_ll_wifi_on(cyw43_ll_t *self, uint32_t country);
int cyw43_ll_wifi_pm(cyw43_ll_t *self, uint32_t pm, uint32_t pm_sleep_ret, uint32_t li_bcn, uint32_t li_dtim, uint32_t li_assoc);
int cyw43_ll_wifi_get_pm(cyw43_ll_t *self, uint32_t *pm, uint32_t *pm_sleep_ret, uint32_t *li_bcn, uint32_t *li_dtim, uint32_t *li_assoc);
int cyw43_ll_wifi_scan(cyw43_ll_t *self, cyw43_wifi_scan_options_t *opts);
int cyw43_ll_wifi_join(cyw43_ll_t *self, size_t ssid_len, const uint8_t *ssid, size_t key_len, const uint8_t *key, uint32_t auth_type, const uint8_t *bssid, uint32_t channel);
void cyw43_ll_wifi_set_wpa_auth(cyw43_ll_t *self);
void cyw43_ll_wifi_rejoin(cyw43_ll_t *self);
int cyw43_ll_wifi_get_bssid(cyw43_ll_t *self_in, uint8_t *bssid);
int cyw43_ll_wifi_ap_init(cyw43_ll_t *self, size_t ssid_len, const uint8_t *ssid, uint32_t auth, size_t key_len, const uint8_t *key, uint32_t channel);
int cyw43_ll_wifi_ap_set_up(cyw43_ll_t *self, _Bool up);
int cyw43_ll_wifi_ap_get_stas(cyw43_ll_t *self, int *num_stas, uint8_t *macs);
int cyw43_ll_gpio_set(cyw43_ll_t *self, int gpio_n, _Bool gpio_en);
int cyw43_ll_gpio_get(cyw43_ll_t *self_in, int gpio_n, _Bool *gpio_en);
int cyw43_ll_wifi_get_mac(cyw43_ll_t *self_in, uint8_t *addr);
int cyw43_ll_wifi_update_multicast_filter(cyw43_ll_t *self_in, uint8_t *addr, _Bool add);
_Bool cyw43_ll_has_work(cyw43_ll_t *self);
_Bool cyw43_ll_bt_has_work(cyw43_ll_t *self);
int cyw43_cb_read_host_interrupt_pin(void *cb_data);
void cyw43_cb_ensure_awake(void *cb_data);
void cyw43_cb_process_async_event(void *cb_data, const cyw43_async_event_t *ev);
void cyw43_cb_process_ethernet(void *cb_data, int itf, size_t len, const uint8_t *buf);
void cyw43_ll_write_backplane_reg(cyw43_ll_t *self_in, uint32_t addr, uint32_t val);
uint32_t cyw43_ll_read_backplane_reg(cyw43_ll_t *self_in, uint32_t addr);
int cyw43_ll_write_backplane_mem(cyw43_ll_t *self_in, uint32_t addr, uint32_t len, const uint8_t *buf);
int cyw43_ll_read_backplane_mem(cyw43_ll_t *self_in, uint32_t addr, uint32_t len, uint8_t *buf);
#define _STRING_H_ 
#define __need_size_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#undef offsetof
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _STRINGS_H_ 

int bcmp(const void *, const void *, size_t) __attribute__((__pure__));
void bcopy(const void *, void *, size_t);
void bzero(void *, size_t);
void explicit_bzero(void *, size_t);
int ffs(int) __attribute__((__const__));
int ffsl(long) __attribute__((__const__));
int ffsll(long long) __attribute__((__const__));
int fls(int) __attribute__((__const__));
int flsl(long) __attribute__((__const__));
int flsll(long long) __attribute__((__const__));
char *index(const char *, int) __attribute__((__pure__));
char *rindex(const char *, int) __attribute__((__pure__));
int strcasecmp(const char *, const char *) __attribute__((__pure__));
int strncasecmp(const char *, const char *, size_t) __attribute__((__pure__));
int strcasecmp_l (const char *, const char *, locale_t);
int strncasecmp_l (const char *, const char *, size_t, locale_t);


void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void *restrict, const void *restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);
char *strtok (char *restrict, const char *restrict);
size_t strxfrm (char *restrict, const char *restrict, size_t);
int strcoll_l (const char *, const char *, locale_t);
char *strerror_l (int, locale_t);
size_t strxfrm_l (char *restrict, const char *restrict, size_t, locale_t);
char *strtok_r (char *restrict, const char *restrict, char **restrict);
int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);
void * memccpy (void *restrict, const void *restrict, int, size_t);
char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);
char *strdup (const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));
char *_strdup_r (struct _reent *, const char *);
char *strndup (const char *, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));
char *_strndup_r (struct _reent *, const char *, size_t);
int strerror_r (int, char *, size_t)
             __asm__ ("" "__xpg_strerror_r")
  ;
char * _strerror_r (struct _reent *, int, int, int *);
size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);
size_t strnlen (const char *, size_t);
char *strsep (char **, const char *);
char *strnstr(const char *, const char *, size_t) __attribute__((__pure__));
char *strlwr (char *);
char *strupr (char *);
char *strsignal (int __signo);

#define CYW43_VERSION_MAJOR 1
#define CYW43_VERSION_MINOR 1
#define CYW43_VERSION_MICRO 0
#define CYW43_VERSION (CYW43_VERSION_MAJOR << 16 | CYW43_VERSION_MINOR << 8 | CYW43_VERSION_MICRO)
#define CYW43_TRACE_ASYNC_EV (0x0001)
#define CYW43_TRACE_ETH_TX (0x0002)
#define CYW43_TRACE_ETH_RX (0x0004)
#define CYW43_TRACE_ETH_FULL (0x0008)
#define CYW43_TRACE_MAC (0x0010)
#define CYW43_LINK_DOWN (0)
#define CYW43_LINK_JOIN (1)
#define CYW43_LINK_NOIP (2)
#define CYW43_LINK_UP (3)
#define CYW43_LINK_FAIL (-1)
#define CYW43_LINK_NONET (-2)
#define CYW43_LINK_BADAUTH (-3)
typedef struct _cyw43_t {
    cyw43_ll_t cyw43_ll;
    uint8_t itf_state;
    uint32_t trace_flags;
    volatile uint32_t wifi_scan_state;
    uint32_t wifi_join_state;
    void *wifi_scan_env;
    int (*wifi_scan_cb)(void *, const cyw43_ev_scan_result_t *);
    _Bool initted;
    _Bool pend_disassoc;
    _Bool pend_rejoin;
    _Bool pend_rejoin_wpa;
    uint32_t ap_auth;
    uint8_t ap_channel;
    uint8_t ap_ssid_len;
    uint8_t ap_key_len;
    uint8_t ap_ssid[32];
    uint8_t ap_key[64];
    struct netif netif[2];
    struct dhcp dhcp_client;
    uint8_t mac[6];
} cyw43_t;
extern cyw43_t cyw43_state;
extern void (*cyw43_poll)(void);
extern uint32_t cyw43_sleep;
void cyw43_init(cyw43_t *self);
void cyw43_deinit(cyw43_t *self);
int cyw43_ioctl(cyw43_t *self, uint32_t cmd, size_t len, uint8_t *buf, uint32_t iface);
int cyw43_send_ethernet(cyw43_t *self, int itf, size_t len, const void *buf, _Bool is_pbuf);
int cyw43_wifi_pm(cyw43_t *self, uint32_t pm);
int cyw43_wifi_get_pm(cyw43_t *self, uint32_t *pm);
int cyw43_wifi_link_status(cyw43_t *self, int itf);
void cyw43_wifi_set_up(cyw43_t *self, int itf, _Bool up, uint32_t country);
int cyw43_wifi_get_mac(cyw43_t *self, int itf, uint8_t mac[6]);
int cyw43_wifi_update_multicast_filter(cyw43_t *self, uint8_t *addr, _Bool add);
int cyw43_wifi_scan(cyw43_t *self, cyw43_wifi_scan_options_t *opts, void *env, int (*result_cb)(void *, const cyw43_ev_scan_result_t *));
static inline _Bool cyw43_wifi_scan_active(cyw43_t *self) {
    return self->wifi_scan_state == 1;
}
int cyw43_wifi_join(cyw43_t *self, size_t ssid_len, const uint8_t *ssid, size_t key_len, const uint8_t *key, uint32_t auth_type, const uint8_t *bssid, uint32_t channel);
int cyw43_wifi_leave(cyw43_t *self, int itf);
int cyw43_wifi_get_rssi(cyw43_t *self, int32_t *rssi);
int cyw43_wifi_get_bssid(cyw43_t *self, uint8_t bssid[6]);
static inline void cyw43_wifi_ap_get_ssid(cyw43_t *self, size_t *len, const uint8_t **buf) {
    *len = self->ap_ssid_len;
    *buf = self->ap_ssid;
}
static inline uint32_t cyw43_wifi_ap_get_auth(cyw43_t *self) {
    return self->ap_auth;
}
static inline void cyw43_wifi_ap_set_channel(cyw43_t *self, uint32_t channel) {
    self->ap_channel = (uint8_t)channel;
}
static inline void cyw43_wifi_ap_set_ssid(cyw43_t *self, size_t len, const uint8_t *buf) {
    self->ap_ssid_len = (uint8_t)((sizeof(self->ap_ssid))>(len)?(len):(sizeof(self->ap_ssid)));
    memcpy(self->ap_ssid, buf, self->ap_ssid_len);
}
static inline void cyw43_wifi_ap_set_password(cyw43_t *self, size_t len, const uint8_t *buf) {
    self->ap_key_len = (uint8_t)((sizeof(self->ap_key))>(len)?(len):(sizeof(self->ap_key)));
    memcpy(self->ap_key, buf, self->ap_key_len);
}
static inline void cyw43_wifi_ap_set_auth(cyw43_t *self, uint32_t auth) {
    self->ap_auth = auth;
}
void cyw43_wifi_ap_get_max_stas(cyw43_t *self, int *max_stas);
void cyw43_wifi_ap_get_stas(cyw43_t *self, int *num_stas, uint8_t *macs);
static inline _Bool cyw43_is_initialized(cyw43_t *self) {
    return self->initted;
}
void cyw43_cb_tcpip_init(cyw43_t *self, int itf);
void cyw43_cb_tcpip_deinit(cyw43_t *self, int itf);
void cyw43_cb_tcpip_set_link_up(cyw43_t *self, int itf);
void cyw43_cb_tcpip_set_link_down(cyw43_t *self, int itf);
int cyw43_tcpip_link_status(cyw43_t *self, int itf);
int cyw43_gpio_set(cyw43_t *self, int gpio, _Bool val);
int cyw43_gpio_get(cyw43_t *self, int gpio, _Bool *val);
static inline uint32_t cyw43_pm_value(uint8_t pm_mode, uint16_t pm2_sleep_ret_ms, uint8_t li_beacon_period, uint8_t li_dtim_period, uint8_t li_assoc) {
    return li_assoc << 20
           | li_dtim_period << 16
           | li_beacon_period << 12
           | (pm2_sleep_ret_ms / 10) << 4
           | pm_mode;
}
#define CYW43_DEFAULT_PM (CYW43_PERFORMANCE_PM)
#define CYW43_NONE_PM (cyw43_pm_value(CYW43_NO_POWERSAVE_MODE, 10, 0, 0, 0))
#define CYW43_AGGRESSIVE_PM (cyw43_pm_value(CYW43_PM1_POWERSAVE_MODE, 10, 0, 0, 0))
#define CYW43_PERFORMANCE_PM (cyw43_pm_value(CYW43_PM2_POWERSAVE_MODE, 200, 1, 1, 10))
struct async_context;
#define PICO_STATUS_LED_AVAILABLE 1
#define PICO_COLORED_STATUS_LED_AVAILABLE 0
#define PICO_STATUS_LED_VIA_COLORED_STATUS_LED (PICO_COLORED_STATUS_LED_AVAILABLE && !PICO_STATUS_LED_AVAILABLE)
#define PICO_COLORED_STATUS_LED_USES_WRGB 0
#define PICO_COLORED_STATUS_LED_COLOR_FROM_RGB(r,g,b) (((r) << 16) | ((g) << 8) | (b))
#define PICO_COLORED_STATUS_LED_COLOR_FROM_WRGB(w,r,g,b) (((w) << 24) | ((r) << 16) | ((g) << 8) | (b))
#define PICO_DEFAULT_COLORED_STATUS_LED_ON_COLOR PICO_COLORED_STATUS_LED_COLOR_FROM_RGB(0xaa, 0xaa, 0xaa)
_Bool status_led_init(void);
_Bool status_led_init_with_context(struct async_context *context);
static inline _Bool colored_status_led_supported(void) {
    return 0;
}
static inline _Bool status_led_via_colored_status_led(void) {
    return (0 && !1);
}
static inline _Bool status_led_supported(void) {
    if (status_led_via_colored_status_led()) {
        return colored_status_led_supported();
    }
    return 1;
}
_Bool colored_status_led_set_state(_Bool led_on);
_Bool colored_status_led_get_state(void);
_Bool colored_status_led_set_on_with_color(uint32_t color);
uint32_t colored_status_led_get_on_color(void);
static inline _Bool status_led_set_state(_Bool led_on) {
    if (status_led_via_colored_status_led()) {
        return colored_status_led_set_state(led_on);
    } else if (status_led_supported()) {
        cyw43_gpio_set(&cyw43_state, 0, led_on);
        return 1;
    }
    return 0;
}
static inline _Bool status_led_get_state() {
    if (status_led_via_colored_status_led()) {
        return colored_status_led_get_state();
    } else if (status_led_supported()) {
        _Bool value = 0;
        cyw43_gpio_get(&cyw43_state, 0, &value);
        return value;
    }
    return 0;
}
void status_led_deinit();
#define _HARDWARE_UART_H 
#define _HARDWARE_STRUCTS_UART_H 
#define _HARDWARE_REGS_UART_H 
#define UART_UARTDR_OFFSET _u(0x00000000)
#define UART_UARTDR_BITS _u(0x00000fff)
#define UART_UARTDR_RESET _u(0x00000000)
#define UART_UARTDR_OE_RESET "-"
#define UART_UARTDR_OE_BITS _u(0x00000800)
#define UART_UARTDR_OE_MSB _u(11)
#define UART_UARTDR_OE_LSB _u(11)
#define UART_UARTDR_OE_ACCESS "RO"
#define UART_UARTDR_BE_RESET "-"
#define UART_UARTDR_BE_BITS _u(0x00000400)
#define UART_UARTDR_BE_MSB _u(10)
#define UART_UARTDR_BE_LSB _u(10)
#define UART_UARTDR_BE_ACCESS "RO"
#define UART_UARTDR_PE_RESET "-"
#define UART_UARTDR_PE_BITS _u(0x00000200)
#define UART_UARTDR_PE_MSB _u(9)
#define UART_UARTDR_PE_LSB _u(9)
#define UART_UARTDR_PE_ACCESS "RO"
#define UART_UARTDR_FE_RESET "-"
#define UART_UARTDR_FE_BITS _u(0x00000100)
#define UART_UARTDR_FE_MSB _u(8)
#define UART_UARTDR_FE_LSB _u(8)
#define UART_UARTDR_FE_ACCESS "RO"
#define UART_UARTDR_DATA_RESET "-"
#define UART_UARTDR_DATA_BITS _u(0x000000ff)
#define UART_UARTDR_DATA_MSB _u(7)
#define UART_UARTDR_DATA_LSB _u(0)
#define UART_UARTDR_DATA_ACCESS "RWF"
#define UART_UARTRSR_OFFSET _u(0x00000004)
#define UART_UARTRSR_BITS _u(0x0000000f)
#define UART_UARTRSR_RESET _u(0x00000000)
#define UART_UARTRSR_OE_RESET _u(0x0)
#define UART_UARTRSR_OE_BITS _u(0x00000008)
#define UART_UARTRSR_OE_MSB _u(3)
#define UART_UARTRSR_OE_LSB _u(3)
#define UART_UARTRSR_OE_ACCESS "WC"
#define UART_UARTRSR_BE_RESET _u(0x0)
#define UART_UARTRSR_BE_BITS _u(0x00000004)
#define UART_UARTRSR_BE_MSB _u(2)
#define UART_UARTRSR_BE_LSB _u(2)
#define UART_UARTRSR_BE_ACCESS "WC"
#define UART_UARTRSR_PE_RESET _u(0x0)
#define UART_UARTRSR_PE_BITS _u(0x00000002)
#define UART_UARTRSR_PE_MSB _u(1)
#define UART_UARTRSR_PE_LSB _u(1)
#define UART_UARTRSR_PE_ACCESS "WC"
#define UART_UARTRSR_FE_RESET _u(0x0)
#define UART_UARTRSR_FE_BITS _u(0x00000001)
#define UART_UARTRSR_FE_MSB _u(0)
#define UART_UARTRSR_FE_LSB _u(0)
#define UART_UARTRSR_FE_ACCESS "WC"
#define UART_UARTFR_OFFSET _u(0x00000018)
#define UART_UARTFR_BITS _u(0x000001ff)
#define UART_UARTFR_RESET _u(0x00000090)
#define UART_UARTFR_RI_RESET "-"
#define UART_UARTFR_RI_BITS _u(0x00000100)
#define UART_UARTFR_RI_MSB _u(8)
#define UART_UARTFR_RI_LSB _u(8)
#define UART_UARTFR_RI_ACCESS "RO"
#define UART_UARTFR_TXFE_RESET _u(0x1)
#define UART_UARTFR_TXFE_BITS _u(0x00000080)
#define UART_UARTFR_TXFE_MSB _u(7)
#define UART_UARTFR_TXFE_LSB _u(7)
#define UART_UARTFR_TXFE_ACCESS "RO"
#define UART_UARTFR_RXFF_RESET _u(0x0)
#define UART_UARTFR_RXFF_BITS _u(0x00000040)
#define UART_UARTFR_RXFF_MSB _u(6)
#define UART_UARTFR_RXFF_LSB _u(6)
#define UART_UARTFR_RXFF_ACCESS "RO"
#define UART_UARTFR_TXFF_RESET _u(0x0)
#define UART_UARTFR_TXFF_BITS _u(0x00000020)
#define UART_UARTFR_TXFF_MSB _u(5)
#define UART_UARTFR_TXFF_LSB _u(5)
#define UART_UARTFR_TXFF_ACCESS "RO"
#define UART_UARTFR_RXFE_RESET _u(0x1)
#define UART_UARTFR_RXFE_BITS _u(0x00000010)
#define UART_UARTFR_RXFE_MSB _u(4)
#define UART_UARTFR_RXFE_LSB _u(4)
#define UART_UARTFR_RXFE_ACCESS "RO"
#define UART_UARTFR_BUSY_RESET _u(0x0)
#define UART_UARTFR_BUSY_BITS _u(0x00000008)
#define UART_UARTFR_BUSY_MSB _u(3)
#define UART_UARTFR_BUSY_LSB _u(3)
#define UART_UARTFR_BUSY_ACCESS "RO"
#define UART_UARTFR_DCD_RESET "-"
#define UART_UARTFR_DCD_BITS _u(0x00000004)
#define UART_UARTFR_DCD_MSB _u(2)
#define UART_UARTFR_DCD_LSB _u(2)
#define UART_UARTFR_DCD_ACCESS "RO"
#define UART_UARTFR_DSR_RESET "-"
#define UART_UARTFR_DSR_BITS _u(0x00000002)
#define UART_UARTFR_DSR_MSB _u(1)
#define UART_UARTFR_DSR_LSB _u(1)
#define UART_UARTFR_DSR_ACCESS "RO"
#define UART_UARTFR_CTS_RESET "-"
#define UART_UARTFR_CTS_BITS _u(0x00000001)
#define UART_UARTFR_CTS_MSB _u(0)
#define UART_UARTFR_CTS_LSB _u(0)
#define UART_UARTFR_CTS_ACCESS "RO"
#define UART_UARTILPR_OFFSET _u(0x00000020)
#define UART_UARTILPR_BITS _u(0x000000ff)
#define UART_UARTILPR_RESET _u(0x00000000)
#define UART_UARTILPR_ILPDVSR_RESET _u(0x00)
#define UART_UARTILPR_ILPDVSR_BITS _u(0x000000ff)
#define UART_UARTILPR_ILPDVSR_MSB _u(7)
#define UART_UARTILPR_ILPDVSR_LSB _u(0)
#define UART_UARTILPR_ILPDVSR_ACCESS "RW"
#define UART_UARTIBRD_OFFSET _u(0x00000024)
#define UART_UARTIBRD_BITS _u(0x0000ffff)
#define UART_UARTIBRD_RESET _u(0x00000000)
#define UART_UARTIBRD_BAUD_DIVINT_RESET _u(0x0000)
#define UART_UARTIBRD_BAUD_DIVINT_BITS _u(0x0000ffff)
#define UART_UARTIBRD_BAUD_DIVINT_MSB _u(15)
#define UART_UARTIBRD_BAUD_DIVINT_LSB _u(0)
#define UART_UARTIBRD_BAUD_DIVINT_ACCESS "RW"
#define UART_UARTFBRD_OFFSET _u(0x00000028)
#define UART_UARTFBRD_BITS _u(0x0000003f)
#define UART_UARTFBRD_RESET _u(0x00000000)
#define UART_UARTFBRD_BAUD_DIVFRAC_RESET _u(0x00)
#define UART_UARTFBRD_BAUD_DIVFRAC_BITS _u(0x0000003f)
#define UART_UARTFBRD_BAUD_DIVFRAC_MSB _u(5)
#define UART_UARTFBRD_BAUD_DIVFRAC_LSB _u(0)
#define UART_UARTFBRD_BAUD_DIVFRAC_ACCESS "RW"
#define UART_UARTLCR_H_OFFSET _u(0x0000002c)
#define UART_UARTLCR_H_BITS _u(0x000000ff)
#define UART_UARTLCR_H_RESET _u(0x00000000)
#define UART_UARTLCR_H_SPS_RESET _u(0x0)
#define UART_UARTLCR_H_SPS_BITS _u(0x00000080)
#define UART_UARTLCR_H_SPS_MSB _u(7)
#define UART_UARTLCR_H_SPS_LSB _u(7)
#define UART_UARTLCR_H_SPS_ACCESS "RW"
#define UART_UARTLCR_H_WLEN_RESET _u(0x0)
#define UART_UARTLCR_H_WLEN_BITS _u(0x00000060)
#define UART_UARTLCR_H_WLEN_MSB _u(6)
#define UART_UARTLCR_H_WLEN_LSB _u(5)
#define UART_UARTLCR_H_WLEN_ACCESS "RW"
#define UART_UARTLCR_H_FEN_RESET _u(0x0)
#define UART_UARTLCR_H_FEN_BITS _u(0x00000010)
#define UART_UARTLCR_H_FEN_MSB _u(4)
#define UART_UARTLCR_H_FEN_LSB _u(4)
#define UART_UARTLCR_H_FEN_ACCESS "RW"
#define UART_UARTLCR_H_STP2_RESET _u(0x0)
#define UART_UARTLCR_H_STP2_BITS _u(0x00000008)
#define UART_UARTLCR_H_STP2_MSB _u(3)
#define UART_UARTLCR_H_STP2_LSB _u(3)
#define UART_UARTLCR_H_STP2_ACCESS "RW"
#define UART_UARTLCR_H_EPS_RESET _u(0x0)
#define UART_UARTLCR_H_EPS_BITS _u(0x00000004)
#define UART_UARTLCR_H_EPS_MSB _u(2)
#define UART_UARTLCR_H_EPS_LSB _u(2)
#define UART_UARTLCR_H_EPS_ACCESS "RW"
#define UART_UARTLCR_H_PEN_RESET _u(0x0)
#define UART_UARTLCR_H_PEN_BITS _u(0x00000002)
#define UART_UARTLCR_H_PEN_MSB _u(1)
#define UART_UARTLCR_H_PEN_LSB _u(1)
#define UART_UARTLCR_H_PEN_ACCESS "RW"
#define UART_UARTLCR_H_BRK_RESET _u(0x0)
#define UART_UARTLCR_H_BRK_BITS _u(0x00000001)
#define UART_UARTLCR_H_BRK_MSB _u(0)
#define UART_UARTLCR_H_BRK_LSB _u(0)
#define UART_UARTLCR_H_BRK_ACCESS "RW"
#define UART_UARTCR_OFFSET _u(0x00000030)
#define UART_UARTCR_BITS _u(0x0000ff87)
#define UART_UARTCR_RESET _u(0x00000300)
#define UART_UARTCR_CTSEN_RESET _u(0x0)
#define UART_UARTCR_CTSEN_BITS _u(0x00008000)
#define UART_UARTCR_CTSEN_MSB _u(15)
#define UART_UARTCR_CTSEN_LSB _u(15)
#define UART_UARTCR_CTSEN_ACCESS "RW"
#define UART_UARTCR_RTSEN_RESET _u(0x0)
#define UART_UARTCR_RTSEN_BITS _u(0x00004000)
#define UART_UARTCR_RTSEN_MSB _u(14)
#define UART_UARTCR_RTSEN_LSB _u(14)
#define UART_UARTCR_RTSEN_ACCESS "RW"
#define UART_UARTCR_OUT2_RESET _u(0x0)
#define UART_UARTCR_OUT2_BITS _u(0x00002000)
#define UART_UARTCR_OUT2_MSB _u(13)
#define UART_UARTCR_OUT2_LSB _u(13)
#define UART_UARTCR_OUT2_ACCESS "RW"
#define UART_UARTCR_OUT1_RESET _u(0x0)
#define UART_UARTCR_OUT1_BITS _u(0x00001000)
#define UART_UARTCR_OUT1_MSB _u(12)
#define UART_UARTCR_OUT1_LSB _u(12)
#define UART_UARTCR_OUT1_ACCESS "RW"
#define UART_UARTCR_RTS_RESET _u(0x0)
#define UART_UARTCR_RTS_BITS _u(0x00000800)
#define UART_UARTCR_RTS_MSB _u(11)
#define UART_UARTCR_RTS_LSB _u(11)
#define UART_UARTCR_RTS_ACCESS "RW"
#define UART_UARTCR_DTR_RESET _u(0x0)
#define UART_UARTCR_DTR_BITS _u(0x00000400)
#define UART_UARTCR_DTR_MSB _u(10)
#define UART_UARTCR_DTR_LSB _u(10)
#define UART_UARTCR_DTR_ACCESS "RW"
#define UART_UARTCR_RXE_RESET _u(0x1)
#define UART_UARTCR_RXE_BITS _u(0x00000200)
#define UART_UARTCR_RXE_MSB _u(9)
#define UART_UARTCR_RXE_LSB _u(9)
#define UART_UARTCR_RXE_ACCESS "RW"
#define UART_UARTCR_TXE_RESET _u(0x1)
#define UART_UARTCR_TXE_BITS _u(0x00000100)
#define UART_UARTCR_TXE_MSB _u(8)
#define UART_UARTCR_TXE_LSB _u(8)
#define UART_UARTCR_TXE_ACCESS "RW"
#define UART_UARTCR_LBE_RESET _u(0x0)
#define UART_UARTCR_LBE_BITS _u(0x00000080)
#define UART_UARTCR_LBE_MSB _u(7)
#define UART_UARTCR_LBE_LSB _u(7)
#define UART_UARTCR_LBE_ACCESS "RW"
#define UART_UARTCR_SIRLP_RESET _u(0x0)
#define UART_UARTCR_SIRLP_BITS _u(0x00000004)
#define UART_UARTCR_SIRLP_MSB _u(2)
#define UART_UARTCR_SIRLP_LSB _u(2)
#define UART_UARTCR_SIRLP_ACCESS "RW"
#define UART_UARTCR_SIREN_RESET _u(0x0)
#define UART_UARTCR_SIREN_BITS _u(0x00000002)
#define UART_UARTCR_SIREN_MSB _u(1)
#define UART_UARTCR_SIREN_LSB _u(1)
#define UART_UARTCR_SIREN_ACCESS "RW"
#define UART_UARTCR_UARTEN_RESET _u(0x0)
#define UART_UARTCR_UARTEN_BITS _u(0x00000001)
#define UART_UARTCR_UARTEN_MSB _u(0)
#define UART_UARTCR_UARTEN_LSB _u(0)
#define UART_UARTCR_UARTEN_ACCESS "RW"
#define UART_UARTIFLS_OFFSET _u(0x00000034)
#define UART_UARTIFLS_BITS _u(0x0000003f)
#define UART_UARTIFLS_RESET _u(0x00000012)
#define UART_UARTIFLS_RXIFLSEL_RESET _u(0x2)
#define UART_UARTIFLS_RXIFLSEL_BITS _u(0x00000038)
#define UART_UARTIFLS_RXIFLSEL_MSB _u(5)
#define UART_UARTIFLS_RXIFLSEL_LSB _u(3)
#define UART_UARTIFLS_RXIFLSEL_ACCESS "RW"
#define UART_UARTIFLS_TXIFLSEL_RESET _u(0x2)
#define UART_UARTIFLS_TXIFLSEL_BITS _u(0x00000007)
#define UART_UARTIFLS_TXIFLSEL_MSB _u(2)
#define UART_UARTIFLS_TXIFLSEL_LSB _u(0)
#define UART_UARTIFLS_TXIFLSEL_ACCESS "RW"
#define UART_UARTIMSC_OFFSET _u(0x00000038)
#define UART_UARTIMSC_BITS _u(0x000007ff)
#define UART_UARTIMSC_RESET _u(0x00000000)
#define UART_UARTIMSC_OEIM_RESET _u(0x0)
#define UART_UARTIMSC_OEIM_BITS _u(0x00000400)
#define UART_UARTIMSC_OEIM_MSB _u(10)
#define UART_UARTIMSC_OEIM_LSB _u(10)
#define UART_UARTIMSC_OEIM_ACCESS "RW"
#define UART_UARTIMSC_BEIM_RESET _u(0x0)
#define UART_UARTIMSC_BEIM_BITS _u(0x00000200)
#define UART_UARTIMSC_BEIM_MSB _u(9)
#define UART_UARTIMSC_BEIM_LSB _u(9)
#define UART_UARTIMSC_BEIM_ACCESS "RW"
#define UART_UARTIMSC_PEIM_RESET _u(0x0)
#define UART_UARTIMSC_PEIM_BITS _u(0x00000100)
#define UART_UARTIMSC_PEIM_MSB _u(8)
#define UART_UARTIMSC_PEIM_LSB _u(8)
#define UART_UARTIMSC_PEIM_ACCESS "RW"
#define UART_UARTIMSC_FEIM_RESET _u(0x0)
#define UART_UARTIMSC_FEIM_BITS _u(0x00000080)
#define UART_UARTIMSC_FEIM_MSB _u(7)
#define UART_UARTIMSC_FEIM_LSB _u(7)
#define UART_UARTIMSC_FEIM_ACCESS "RW"
#define UART_UARTIMSC_RTIM_RESET _u(0x0)
#define UART_UARTIMSC_RTIM_BITS _u(0x00000040)
#define UART_UARTIMSC_RTIM_MSB _u(6)
#define UART_UARTIMSC_RTIM_LSB _u(6)
#define UART_UARTIMSC_RTIM_ACCESS "RW"
#define UART_UARTIMSC_TXIM_RESET _u(0x0)
#define UART_UARTIMSC_TXIM_BITS _u(0x00000020)
#define UART_UARTIMSC_TXIM_MSB _u(5)
#define UART_UARTIMSC_TXIM_LSB _u(5)
#define UART_UARTIMSC_TXIM_ACCESS "RW"
#define UART_UARTIMSC_RXIM_RESET _u(0x0)
#define UART_UARTIMSC_RXIM_BITS _u(0x00000010)
#define UART_UARTIMSC_RXIM_MSB _u(4)
#define UART_UARTIMSC_RXIM_LSB _u(4)
#define UART_UARTIMSC_RXIM_ACCESS "RW"
#define UART_UARTIMSC_DSRMIM_RESET _u(0x0)
#define UART_UARTIMSC_DSRMIM_BITS _u(0x00000008)
#define UART_UARTIMSC_DSRMIM_MSB _u(3)
#define UART_UARTIMSC_DSRMIM_LSB _u(3)
#define UART_UARTIMSC_DSRMIM_ACCESS "RW"
#define UART_UARTIMSC_DCDMIM_RESET _u(0x0)
#define UART_UARTIMSC_DCDMIM_BITS _u(0x00000004)
#define UART_UARTIMSC_DCDMIM_MSB _u(2)
#define UART_UARTIMSC_DCDMIM_LSB _u(2)
#define UART_UARTIMSC_DCDMIM_ACCESS "RW"
#define UART_UARTIMSC_CTSMIM_RESET _u(0x0)
#define UART_UARTIMSC_CTSMIM_BITS _u(0x00000002)
#define UART_UARTIMSC_CTSMIM_MSB _u(1)
#define UART_UARTIMSC_CTSMIM_LSB _u(1)
#define UART_UARTIMSC_CTSMIM_ACCESS "RW"
#define UART_UARTIMSC_RIMIM_RESET _u(0x0)
#define UART_UARTIMSC_RIMIM_BITS _u(0x00000001)
#define UART_UARTIMSC_RIMIM_MSB _u(0)
#define UART_UARTIMSC_RIMIM_LSB _u(0)
#define UART_UARTIMSC_RIMIM_ACCESS "RW"
#define UART_UARTRIS_OFFSET _u(0x0000003c)
#define UART_UARTRIS_BITS _u(0x000007ff)
#define UART_UARTRIS_RESET _u(0x00000000)
#define UART_UARTRIS_OERIS_RESET _u(0x0)
#define UART_UARTRIS_OERIS_BITS _u(0x00000400)
#define UART_UARTRIS_OERIS_MSB _u(10)
#define UART_UARTRIS_OERIS_LSB _u(10)
#define UART_UARTRIS_OERIS_ACCESS "RO"
#define UART_UARTRIS_BERIS_RESET _u(0x0)
#define UART_UARTRIS_BERIS_BITS _u(0x00000200)
#define UART_UARTRIS_BERIS_MSB _u(9)
#define UART_UARTRIS_BERIS_LSB _u(9)
#define UART_UARTRIS_BERIS_ACCESS "RO"
#define UART_UARTRIS_PERIS_RESET _u(0x0)
#define UART_UARTRIS_PERIS_BITS _u(0x00000100)
#define UART_UARTRIS_PERIS_MSB _u(8)
#define UART_UARTRIS_PERIS_LSB _u(8)
#define UART_UARTRIS_PERIS_ACCESS "RO"
#define UART_UARTRIS_FERIS_RESET _u(0x0)
#define UART_UARTRIS_FERIS_BITS _u(0x00000080)
#define UART_UARTRIS_FERIS_MSB _u(7)
#define UART_UARTRIS_FERIS_LSB _u(7)
#define UART_UARTRIS_FERIS_ACCESS "RO"
#define UART_UARTRIS_RTRIS_RESET _u(0x0)
#define UART_UARTRIS_RTRIS_BITS _u(0x00000040)
#define UART_UARTRIS_RTRIS_MSB _u(6)
#define UART_UARTRIS_RTRIS_LSB _u(6)
#define UART_UARTRIS_RTRIS_ACCESS "RO"
#define UART_UARTRIS_TXRIS_RESET _u(0x0)
#define UART_UARTRIS_TXRIS_BITS _u(0x00000020)
#define UART_UARTRIS_TXRIS_MSB _u(5)
#define UART_UARTRIS_TXRIS_LSB _u(5)
#define UART_UARTRIS_TXRIS_ACCESS "RO"
#define UART_UARTRIS_RXRIS_RESET _u(0x0)
#define UART_UARTRIS_RXRIS_BITS _u(0x00000010)
#define UART_UARTRIS_RXRIS_MSB _u(4)
#define UART_UARTRIS_RXRIS_LSB _u(4)
#define UART_UARTRIS_RXRIS_ACCESS "RO"
#define UART_UARTRIS_DSRRMIS_RESET "-"
#define UART_UARTRIS_DSRRMIS_BITS _u(0x00000008)
#define UART_UARTRIS_DSRRMIS_MSB _u(3)
#define UART_UARTRIS_DSRRMIS_LSB _u(3)
#define UART_UARTRIS_DSRRMIS_ACCESS "RO"
#define UART_UARTRIS_DCDRMIS_RESET "-"
#define UART_UARTRIS_DCDRMIS_BITS _u(0x00000004)
#define UART_UARTRIS_DCDRMIS_MSB _u(2)
#define UART_UARTRIS_DCDRMIS_LSB _u(2)
#define UART_UARTRIS_DCDRMIS_ACCESS "RO"
#define UART_UARTRIS_CTSRMIS_RESET "-"
#define UART_UARTRIS_CTSRMIS_BITS _u(0x00000002)
#define UART_UARTRIS_CTSRMIS_MSB _u(1)
#define UART_UARTRIS_CTSRMIS_LSB _u(1)
#define UART_UARTRIS_CTSRMIS_ACCESS "RO"
#define UART_UARTRIS_RIRMIS_RESET "-"
#define UART_UARTRIS_RIRMIS_BITS _u(0x00000001)
#define UART_UARTRIS_RIRMIS_MSB _u(0)
#define UART_UARTRIS_RIRMIS_LSB _u(0)
#define UART_UARTRIS_RIRMIS_ACCESS "RO"
#define UART_UARTMIS_OFFSET _u(0x00000040)
#define UART_UARTMIS_BITS _u(0x000007ff)
#define UART_UARTMIS_RESET _u(0x00000000)
#define UART_UARTMIS_OEMIS_RESET _u(0x0)
#define UART_UARTMIS_OEMIS_BITS _u(0x00000400)
#define UART_UARTMIS_OEMIS_MSB _u(10)
#define UART_UARTMIS_OEMIS_LSB _u(10)
#define UART_UARTMIS_OEMIS_ACCESS "RO"
#define UART_UARTMIS_BEMIS_RESET _u(0x0)
#define UART_UARTMIS_BEMIS_BITS _u(0x00000200)
#define UART_UARTMIS_BEMIS_MSB _u(9)
#define UART_UARTMIS_BEMIS_LSB _u(9)
#define UART_UARTMIS_BEMIS_ACCESS "RO"
#define UART_UARTMIS_PEMIS_RESET _u(0x0)
#define UART_UARTMIS_PEMIS_BITS _u(0x00000100)
#define UART_UARTMIS_PEMIS_MSB _u(8)
#define UART_UARTMIS_PEMIS_LSB _u(8)
#define UART_UARTMIS_PEMIS_ACCESS "RO"
#define UART_UARTMIS_FEMIS_RESET _u(0x0)
#define UART_UARTMIS_FEMIS_BITS _u(0x00000080)
#define UART_UARTMIS_FEMIS_MSB _u(7)
#define UART_UARTMIS_FEMIS_LSB _u(7)
#define UART_UARTMIS_FEMIS_ACCESS "RO"
#define UART_UARTMIS_RTMIS_RESET _u(0x0)
#define UART_UARTMIS_RTMIS_BITS _u(0x00000040)
#define UART_UARTMIS_RTMIS_MSB _u(6)
#define UART_UARTMIS_RTMIS_LSB _u(6)
#define UART_UARTMIS_RTMIS_ACCESS "RO"
#define UART_UARTMIS_TXMIS_RESET _u(0x0)
#define UART_UARTMIS_TXMIS_BITS _u(0x00000020)
#define UART_UARTMIS_TXMIS_MSB _u(5)
#define UART_UARTMIS_TXMIS_LSB _u(5)
#define UART_UARTMIS_TXMIS_ACCESS "RO"
#define UART_UARTMIS_RXMIS_RESET _u(0x0)
#define UART_UARTMIS_RXMIS_BITS _u(0x00000010)
#define UART_UARTMIS_RXMIS_MSB _u(4)
#define UART_UARTMIS_RXMIS_LSB _u(4)
#define UART_UARTMIS_RXMIS_ACCESS "RO"
#define UART_UARTMIS_DSRMMIS_RESET "-"
#define UART_UARTMIS_DSRMMIS_BITS _u(0x00000008)
#define UART_UARTMIS_DSRMMIS_MSB _u(3)
#define UART_UARTMIS_DSRMMIS_LSB _u(3)
#define UART_UARTMIS_DSRMMIS_ACCESS "RO"
#define UART_UARTMIS_DCDMMIS_RESET "-"
#define UART_UARTMIS_DCDMMIS_BITS _u(0x00000004)
#define UART_UARTMIS_DCDMMIS_MSB _u(2)
#define UART_UARTMIS_DCDMMIS_LSB _u(2)
#define UART_UARTMIS_DCDMMIS_ACCESS "RO"
#define UART_UARTMIS_CTSMMIS_RESET "-"
#define UART_UARTMIS_CTSMMIS_BITS _u(0x00000002)
#define UART_UARTMIS_CTSMMIS_MSB _u(1)
#define UART_UARTMIS_CTSMMIS_LSB _u(1)
#define UART_UARTMIS_CTSMMIS_ACCESS "RO"
#define UART_UARTMIS_RIMMIS_RESET "-"
#define UART_UARTMIS_RIMMIS_BITS _u(0x00000001)
#define UART_UARTMIS_RIMMIS_MSB _u(0)
#define UART_UARTMIS_RIMMIS_LSB _u(0)
#define UART_UARTMIS_RIMMIS_ACCESS "RO"
#define UART_UARTICR_OFFSET _u(0x00000044)
#define UART_UARTICR_BITS _u(0x000007ff)
#define UART_UARTICR_RESET _u(0x00000000)
#define UART_UARTICR_OEIC_RESET "-"
#define UART_UARTICR_OEIC_BITS _u(0x00000400)
#define UART_UARTICR_OEIC_MSB _u(10)
#define UART_UARTICR_OEIC_LSB _u(10)
#define UART_UARTICR_OEIC_ACCESS "WC"
#define UART_UARTICR_BEIC_RESET "-"
#define UART_UARTICR_BEIC_BITS _u(0x00000200)
#define UART_UARTICR_BEIC_MSB _u(9)
#define UART_UARTICR_BEIC_LSB _u(9)
#define UART_UARTICR_BEIC_ACCESS "WC"
#define UART_UARTICR_PEIC_RESET "-"
#define UART_UARTICR_PEIC_BITS _u(0x00000100)
#define UART_UARTICR_PEIC_MSB _u(8)
#define UART_UARTICR_PEIC_LSB _u(8)
#define UART_UARTICR_PEIC_ACCESS "WC"
#define UART_UARTICR_FEIC_RESET "-"
#define UART_UARTICR_FEIC_BITS _u(0x00000080)
#define UART_UARTICR_FEIC_MSB _u(7)
#define UART_UARTICR_FEIC_LSB _u(7)
#define UART_UARTICR_FEIC_ACCESS "WC"
#define UART_UARTICR_RTIC_RESET "-"
#define UART_UARTICR_RTIC_BITS _u(0x00000040)
#define UART_UARTICR_RTIC_MSB _u(6)
#define UART_UARTICR_RTIC_LSB _u(6)
#define UART_UARTICR_RTIC_ACCESS "WC"
#define UART_UARTICR_TXIC_RESET "-"
#define UART_UARTICR_TXIC_BITS _u(0x00000020)
#define UART_UARTICR_TXIC_MSB _u(5)
#define UART_UARTICR_TXIC_LSB _u(5)
#define UART_UARTICR_TXIC_ACCESS "WC"
#define UART_UARTICR_RXIC_RESET "-"
#define UART_UARTICR_RXIC_BITS _u(0x00000010)
#define UART_UARTICR_RXIC_MSB _u(4)
#define UART_UARTICR_RXIC_LSB _u(4)
#define UART_UARTICR_RXIC_ACCESS "WC"
#define UART_UARTICR_DSRMIC_RESET "-"
#define UART_UARTICR_DSRMIC_BITS _u(0x00000008)
#define UART_UARTICR_DSRMIC_MSB _u(3)
#define UART_UARTICR_DSRMIC_LSB _u(3)
#define UART_UARTICR_DSRMIC_ACCESS "WC"
#define UART_UARTICR_DCDMIC_RESET "-"
#define UART_UARTICR_DCDMIC_BITS _u(0x00000004)
#define UART_UARTICR_DCDMIC_MSB _u(2)
#define UART_UARTICR_DCDMIC_LSB _u(2)
#define UART_UARTICR_DCDMIC_ACCESS "WC"
#define UART_UARTICR_CTSMIC_RESET "-"
#define UART_UARTICR_CTSMIC_BITS _u(0x00000002)
#define UART_UARTICR_CTSMIC_MSB _u(1)
#define UART_UARTICR_CTSMIC_LSB _u(1)
#define UART_UARTICR_CTSMIC_ACCESS "WC"
#define UART_UARTICR_RIMIC_RESET "-"
#define UART_UARTICR_RIMIC_BITS _u(0x00000001)
#define UART_UARTICR_RIMIC_MSB _u(0)
#define UART_UARTICR_RIMIC_LSB _u(0)
#define UART_UARTICR_RIMIC_ACCESS "WC"
#define UART_UARTDMACR_OFFSET _u(0x00000048)
#define UART_UARTDMACR_BITS _u(0x00000007)
#define UART_UARTDMACR_RESET _u(0x00000000)
#define UART_UARTDMACR_DMAONERR_RESET _u(0x0)
#define UART_UARTDMACR_DMAONERR_BITS _u(0x00000004)
#define UART_UARTDMACR_DMAONERR_MSB _u(2)
#define UART_UARTDMACR_DMAONERR_LSB _u(2)
#define UART_UARTDMACR_DMAONERR_ACCESS "RW"
#define UART_UARTDMACR_TXDMAE_RESET _u(0x0)
#define UART_UARTDMACR_TXDMAE_BITS _u(0x00000002)
#define UART_UARTDMACR_TXDMAE_MSB _u(1)
#define UART_UARTDMACR_TXDMAE_LSB _u(1)
#define UART_UARTDMACR_TXDMAE_ACCESS "RW"
#define UART_UARTDMACR_RXDMAE_RESET _u(0x0)
#define UART_UARTDMACR_RXDMAE_BITS _u(0x00000001)
#define UART_UARTDMACR_RXDMAE_MSB _u(0)
#define UART_UARTDMACR_RXDMAE_LSB _u(0)
#define UART_UARTDMACR_RXDMAE_ACCESS "RW"
#define UART_UARTPERIPHID0_OFFSET _u(0x00000fe0)
#define UART_UARTPERIPHID0_BITS _u(0x000000ff)
#define UART_UARTPERIPHID0_RESET _u(0x00000011)
#define UART_UARTPERIPHID0_PARTNUMBER0_RESET _u(0x11)
#define UART_UARTPERIPHID0_PARTNUMBER0_BITS _u(0x000000ff)
#define UART_UARTPERIPHID0_PARTNUMBER0_MSB _u(7)
#define UART_UARTPERIPHID0_PARTNUMBER0_LSB _u(0)
#define UART_UARTPERIPHID0_PARTNUMBER0_ACCESS "RO"
#define UART_UARTPERIPHID1_OFFSET _u(0x00000fe4)
#define UART_UARTPERIPHID1_BITS _u(0x000000ff)
#define UART_UARTPERIPHID1_RESET _u(0x00000010)
#define UART_UARTPERIPHID1_DESIGNER0_RESET _u(0x1)
#define UART_UARTPERIPHID1_DESIGNER0_BITS _u(0x000000f0)
#define UART_UARTPERIPHID1_DESIGNER0_MSB _u(7)
#define UART_UARTPERIPHID1_DESIGNER0_LSB _u(4)
#define UART_UARTPERIPHID1_DESIGNER0_ACCESS "RO"
#define UART_UARTPERIPHID1_PARTNUMBER1_RESET _u(0x0)
#define UART_UARTPERIPHID1_PARTNUMBER1_BITS _u(0x0000000f)
#define UART_UARTPERIPHID1_PARTNUMBER1_MSB _u(3)
#define UART_UARTPERIPHID1_PARTNUMBER1_LSB _u(0)
#define UART_UARTPERIPHID1_PARTNUMBER1_ACCESS "RO"
#define UART_UARTPERIPHID2_OFFSET _u(0x00000fe8)
#define UART_UARTPERIPHID2_BITS _u(0x000000ff)
#define UART_UARTPERIPHID2_RESET _u(0x00000034)
#define UART_UARTPERIPHID2_REVISION_RESET _u(0x3)
#define UART_UARTPERIPHID2_REVISION_BITS _u(0x000000f0)
#define UART_UARTPERIPHID2_REVISION_MSB _u(7)
#define UART_UARTPERIPHID2_REVISION_LSB _u(4)
#define UART_UARTPERIPHID2_REVISION_ACCESS "RO"
#define UART_UARTPERIPHID2_DESIGNER1_RESET _u(0x4)
#define UART_UARTPERIPHID2_DESIGNER1_BITS _u(0x0000000f)
#define UART_UARTPERIPHID2_DESIGNER1_MSB _u(3)
#define UART_UARTPERIPHID2_DESIGNER1_LSB _u(0)
#define UART_UARTPERIPHID2_DESIGNER1_ACCESS "RO"
#define UART_UARTPERIPHID3_OFFSET _u(0x00000fec)
#define UART_UARTPERIPHID3_BITS _u(0x000000ff)
#define UART_UARTPERIPHID3_RESET _u(0x00000000)
#define UART_UARTPERIPHID3_CONFIGURATION_RESET _u(0x00)
#define UART_UARTPERIPHID3_CONFIGURATION_BITS _u(0x000000ff)
#define UART_UARTPERIPHID3_CONFIGURATION_MSB _u(7)
#define UART_UARTPERIPHID3_CONFIGURATION_LSB _u(0)
#define UART_UARTPERIPHID3_CONFIGURATION_ACCESS "RO"
#define UART_UARTPCELLID0_OFFSET _u(0x00000ff0)
#define UART_UARTPCELLID0_BITS _u(0x000000ff)
#define UART_UARTPCELLID0_RESET _u(0x0000000d)
#define UART_UARTPCELLID0_UARTPCELLID0_RESET _u(0x0d)
#define UART_UARTPCELLID0_UARTPCELLID0_BITS _u(0x000000ff)
#define UART_UARTPCELLID0_UARTPCELLID0_MSB _u(7)
#define UART_UARTPCELLID0_UARTPCELLID0_LSB _u(0)
#define UART_UARTPCELLID0_UARTPCELLID0_ACCESS "RO"
#define UART_UARTPCELLID1_OFFSET _u(0x00000ff4)
#define UART_UARTPCELLID1_BITS _u(0x000000ff)
#define UART_UARTPCELLID1_RESET _u(0x000000f0)
#define UART_UARTPCELLID1_UARTPCELLID1_RESET _u(0xf0)
#define UART_UARTPCELLID1_UARTPCELLID1_BITS _u(0x000000ff)
#define UART_UARTPCELLID1_UARTPCELLID1_MSB _u(7)
#define UART_UARTPCELLID1_UARTPCELLID1_LSB _u(0)
#define UART_UARTPCELLID1_UARTPCELLID1_ACCESS "RO"
#define UART_UARTPCELLID2_OFFSET _u(0x00000ff8)
#define UART_UARTPCELLID2_BITS _u(0x000000ff)
#define UART_UARTPCELLID2_RESET _u(0x00000005)
#define UART_UARTPCELLID2_UARTPCELLID2_RESET _u(0x05)
#define UART_UARTPCELLID2_UARTPCELLID2_BITS _u(0x000000ff)
#define UART_UARTPCELLID2_UARTPCELLID2_MSB _u(7)
#define UART_UARTPCELLID2_UARTPCELLID2_LSB _u(0)
#define UART_UARTPCELLID2_UARTPCELLID2_ACCESS "RO"
#define UART_UARTPCELLID3_OFFSET _u(0x00000ffc)
#define UART_UARTPCELLID3_BITS _u(0x000000ff)
#define UART_UARTPCELLID3_RESET _u(0x000000b1)
#define UART_UARTPCELLID3_UARTPCELLID3_RESET _u(0xb1)
#define UART_UARTPCELLID3_UARTPCELLID3_BITS _u(0x000000ff)
#define UART_UARTPCELLID3_UARTPCELLID3_MSB _u(7)
#define UART_UARTPCELLID3_UARTPCELLID3_LSB _u(0)
#define UART_UARTPCELLID3_UARTPCELLID3_ACCESS "RO"
typedef struct {
   
    io_rw_32 dr;
   
    io_rw_32 rsr;
    uint32_t _pad0[4];
   
    io_ro_32 fr;
    uint32_t _pad1;
   
    io_rw_32 ilpr;
   
    io_rw_32 ibrd;
   
    io_rw_32 fbrd;
   
    io_rw_32 lcr_h;
   
    io_rw_32 cr;
   
    io_rw_32 ifls;
   
    io_rw_32 imsc;
   
    io_ro_32 ris;
   
    io_ro_32 mis;
   
    io_rw_32 icr;
   
    io_rw_32 dmacr;
} uart_hw_t;
#define uart0_hw ((uart_hw_t *)UART0_BASE)
#define uart1_hw ((uart_hw_t *)UART1_BASE)
_Static_assert(sizeof (uart_hw_t) == 0x004c, "");
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_UART 0
#define PICO_UART_ENABLE_CRLF_SUPPORT 1
#define PICO_UART_DEFAULT_CRLF 0
#define PICO_DEFAULT_UART_BAUD_RATE 115200
typedef struct uart_inst uart_inst_t;
#define uart0 ((uart_inst_t *)uart0_hw)
#define uart1 ((uart_inst_t *)uart1_hw)
#define PICO_DEFAULT_UART_INSTANCE() (__CONCAT(uart,PICO_DEFAULT_UART))
#define uart_default PICO_DEFAULT_UART_INSTANCE()
_Static_assert(2u == 2, "");
#define UART_NUM(uart) ((uart) == uart1)
_Static_assert(2u == 2, "");
#define UART_INSTANCE(num) ((num) ? uart1 : uart0)
#define _DREQ_H 
typedef enum dreq_num_rp2350 {
    DREQ_PIO0_TX0 = 0,
    DREQ_PIO0_TX1 = 1,
    DREQ_PIO0_TX2 = 2,
    DREQ_PIO0_TX3 = 3,
    DREQ_PIO0_RX0 = 4,
    DREQ_PIO0_RX1 = 5,
    DREQ_PIO0_RX2 = 6,
    DREQ_PIO0_RX3 = 7,
    DREQ_PIO1_TX0 = 8,
    DREQ_PIO1_TX1 = 9,
    DREQ_PIO1_TX2 = 10,
    DREQ_PIO1_TX3 = 11,
    DREQ_PIO1_RX0 = 12,
    DREQ_PIO1_RX1 = 13,
    DREQ_PIO1_RX2 = 14,
    DREQ_PIO1_RX3 = 15,
    DREQ_PIO2_TX0 = 16,
    DREQ_PIO2_TX1 = 17,
    DREQ_PIO2_TX2 = 18,
    DREQ_PIO2_TX3 = 19,
    DREQ_PIO2_RX0 = 20,
    DREQ_PIO2_RX1 = 21,
    DREQ_PIO2_RX2 = 22,
    DREQ_PIO2_RX3 = 23,
    DREQ_SPI0_TX = 24,
    DREQ_SPI0_RX = 25,
    DREQ_SPI1_TX = 26,
    DREQ_SPI1_RX = 27,
    DREQ_UART0_TX = 28,
    DREQ_UART0_RX = 29,
    DREQ_UART1_TX = 30,
    DREQ_UART1_RX = 31,
    DREQ_PWM_WRAP0 = 32,
    DREQ_PWM_WRAP1 = 33,
    DREQ_PWM_WRAP2 = 34,
    DREQ_PWM_WRAP3 = 35,
    DREQ_PWM_WRAP4 = 36,
    DREQ_PWM_WRAP5 = 37,
    DREQ_PWM_WRAP6 = 38,
    DREQ_PWM_WRAP7 = 39,
    DREQ_PWM_WRAP8 = 40,
    DREQ_PWM_WRAP9 = 41,
    DREQ_PWM_WRAP10 = 42,
    DREQ_PWM_WRAP11 = 43,
    DREQ_I2C0_TX = 44,
    DREQ_I2C0_RX = 45,
    DREQ_I2C1_TX = 46,
    DREQ_I2C1_RX = 47,
    DREQ_ADC = 48,
    DREQ_XIP_STREAM = 49,
    DREQ_XIP_QMITX = 50,
    DREQ_XIP_QMIRX = 51,
    DREQ_HSTX = 52,
    DREQ_CORESIGHT = 53,
    DREQ_SHA256 = 54,
    DREQ_DMA_TIMER0 = 59,
    DREQ_DMA_TIMER1 = 60,
    DREQ_DMA_TIMER2 = 61,
    DREQ_DMA_TIMER3 = 62,
    DREQ_FORCE = 63,
    DREQ_COUNT
} dreq_num_t;
_Static_assert(DREQ_UART0_RX == DREQ_UART0_TX + 1, "");
_Static_assert(DREQ_UART1_RX == DREQ_UART1_TX + 1, "");
_Static_assert(DREQ_UART1_TX == DREQ_UART0_TX + 2, "");
#define UART_DREQ_NUM(uart,is_tx) ({ DREQ_UART0_TX + UART_NUM(uart) * 2 + !(is_tx); })
#define UART_CLOCK_NUM(uart) clk_peri
#define UART_FUNCSEL_NUM(uart,gpio) ((gpio) & 0x2 ? GPIO_FUNC_UART_AUX : GPIO_FUNC_UART)
_Static_assert(UART1_IRQ == UART0_IRQ + 1, "");
#define UART_IRQ_NUM(uart) (UART0_IRQ + UART_NUM(uart))
#define _HARDWARE_RESETS_H 
#define _HARDWARE_STRUCTS_RESETS_H 
#define _HARDWARE_REGS_RESETS_H 
#define RESETS_RESET_OFFSET _u(0x00000000)
#define RESETS_RESET_BITS _u(0x1fffffff)
#define RESETS_RESET_RESET _u(0x1fffffff)
#define RESETS_RESET_USBCTRL_RESET _u(0x1)
#define RESETS_RESET_USBCTRL_BITS _u(0x10000000)
#define RESETS_RESET_USBCTRL_MSB _u(28)
#define RESETS_RESET_USBCTRL_LSB _u(28)
#define RESETS_RESET_USBCTRL_ACCESS "RW"
#define RESETS_RESET_UART1_RESET _u(0x1)
#define RESETS_RESET_UART1_BITS _u(0x08000000)
#define RESETS_RESET_UART1_MSB _u(27)
#define RESETS_RESET_UART1_LSB _u(27)
#define RESETS_RESET_UART1_ACCESS "RW"
#define RESETS_RESET_UART0_RESET _u(0x1)
#define RESETS_RESET_UART0_BITS _u(0x04000000)
#define RESETS_RESET_UART0_MSB _u(26)
#define RESETS_RESET_UART0_LSB _u(26)
#define RESETS_RESET_UART0_ACCESS "RW"
#define RESETS_RESET_TRNG_RESET _u(0x1)
#define RESETS_RESET_TRNG_BITS _u(0x02000000)
#define RESETS_RESET_TRNG_MSB _u(25)
#define RESETS_RESET_TRNG_LSB _u(25)
#define RESETS_RESET_TRNG_ACCESS "RW"
#define RESETS_RESET_TIMER1_RESET _u(0x1)
#define RESETS_RESET_TIMER1_BITS _u(0x01000000)
#define RESETS_RESET_TIMER1_MSB _u(24)
#define RESETS_RESET_TIMER1_LSB _u(24)
#define RESETS_RESET_TIMER1_ACCESS "RW"
#define RESETS_RESET_TIMER0_RESET _u(0x1)
#define RESETS_RESET_TIMER0_BITS _u(0x00800000)
#define RESETS_RESET_TIMER0_MSB _u(23)
#define RESETS_RESET_TIMER0_LSB _u(23)
#define RESETS_RESET_TIMER0_ACCESS "RW"
#define RESETS_RESET_TBMAN_RESET _u(0x1)
#define RESETS_RESET_TBMAN_BITS _u(0x00400000)
#define RESETS_RESET_TBMAN_MSB _u(22)
#define RESETS_RESET_TBMAN_LSB _u(22)
#define RESETS_RESET_TBMAN_ACCESS "RW"
#define RESETS_RESET_SYSINFO_RESET _u(0x1)
#define RESETS_RESET_SYSINFO_BITS _u(0x00200000)
#define RESETS_RESET_SYSINFO_MSB _u(21)
#define RESETS_RESET_SYSINFO_LSB _u(21)
#define RESETS_RESET_SYSINFO_ACCESS "RW"
#define RESETS_RESET_SYSCFG_RESET _u(0x1)
#define RESETS_RESET_SYSCFG_BITS _u(0x00100000)
#define RESETS_RESET_SYSCFG_MSB _u(20)
#define RESETS_RESET_SYSCFG_LSB _u(20)
#define RESETS_RESET_SYSCFG_ACCESS "RW"
#define RESETS_RESET_SPI1_RESET _u(0x1)
#define RESETS_RESET_SPI1_BITS _u(0x00080000)
#define RESETS_RESET_SPI1_MSB _u(19)
#define RESETS_RESET_SPI1_LSB _u(19)
#define RESETS_RESET_SPI1_ACCESS "RW"
#define RESETS_RESET_SPI0_RESET _u(0x1)
#define RESETS_RESET_SPI0_BITS _u(0x00040000)
#define RESETS_RESET_SPI0_MSB _u(18)
#define RESETS_RESET_SPI0_LSB _u(18)
#define RESETS_RESET_SPI0_ACCESS "RW"
#define RESETS_RESET_SHA256_RESET _u(0x1)
#define RESETS_RESET_SHA256_BITS _u(0x00020000)
#define RESETS_RESET_SHA256_MSB _u(17)
#define RESETS_RESET_SHA256_LSB _u(17)
#define RESETS_RESET_SHA256_ACCESS "RW"
#define RESETS_RESET_PWM_RESET _u(0x1)
#define RESETS_RESET_PWM_BITS _u(0x00010000)
#define RESETS_RESET_PWM_MSB _u(16)
#define RESETS_RESET_PWM_LSB _u(16)
#define RESETS_RESET_PWM_ACCESS "RW"
#define RESETS_RESET_PLL_USB_RESET _u(0x1)
#define RESETS_RESET_PLL_USB_BITS _u(0x00008000)
#define RESETS_RESET_PLL_USB_MSB _u(15)
#define RESETS_RESET_PLL_USB_LSB _u(15)
#define RESETS_RESET_PLL_USB_ACCESS "RW"
#define RESETS_RESET_PLL_SYS_RESET _u(0x1)
#define RESETS_RESET_PLL_SYS_BITS _u(0x00004000)
#define RESETS_RESET_PLL_SYS_MSB _u(14)
#define RESETS_RESET_PLL_SYS_LSB _u(14)
#define RESETS_RESET_PLL_SYS_ACCESS "RW"
#define RESETS_RESET_PIO2_RESET _u(0x1)
#define RESETS_RESET_PIO2_BITS _u(0x00002000)
#define RESETS_RESET_PIO2_MSB _u(13)
#define RESETS_RESET_PIO2_LSB _u(13)
#define RESETS_RESET_PIO2_ACCESS "RW"
#define RESETS_RESET_PIO1_RESET _u(0x1)
#define RESETS_RESET_PIO1_BITS _u(0x00001000)
#define RESETS_RESET_PIO1_MSB _u(12)
#define RESETS_RESET_PIO1_LSB _u(12)
#define RESETS_RESET_PIO1_ACCESS "RW"
#define RESETS_RESET_PIO0_RESET _u(0x1)
#define RESETS_RESET_PIO0_BITS _u(0x00000800)
#define RESETS_RESET_PIO0_MSB _u(11)
#define RESETS_RESET_PIO0_LSB _u(11)
#define RESETS_RESET_PIO0_ACCESS "RW"
#define RESETS_RESET_PADS_QSPI_RESET _u(0x1)
#define RESETS_RESET_PADS_QSPI_BITS _u(0x00000400)
#define RESETS_RESET_PADS_QSPI_MSB _u(10)
#define RESETS_RESET_PADS_QSPI_LSB _u(10)
#define RESETS_RESET_PADS_QSPI_ACCESS "RW"
#define RESETS_RESET_PADS_BANK0_RESET _u(0x1)
#define RESETS_RESET_PADS_BANK0_BITS _u(0x00000200)
#define RESETS_RESET_PADS_BANK0_MSB _u(9)
#define RESETS_RESET_PADS_BANK0_LSB _u(9)
#define RESETS_RESET_PADS_BANK0_ACCESS "RW"
#define RESETS_RESET_JTAG_RESET _u(0x1)
#define RESETS_RESET_JTAG_BITS _u(0x00000100)
#define RESETS_RESET_JTAG_MSB _u(8)
#define RESETS_RESET_JTAG_LSB _u(8)
#define RESETS_RESET_JTAG_ACCESS "RW"
#define RESETS_RESET_IO_QSPI_RESET _u(0x1)
#define RESETS_RESET_IO_QSPI_BITS _u(0x00000080)
#define RESETS_RESET_IO_QSPI_MSB _u(7)
#define RESETS_RESET_IO_QSPI_LSB _u(7)
#define RESETS_RESET_IO_QSPI_ACCESS "RW"
#define RESETS_RESET_IO_BANK0_RESET _u(0x1)
#define RESETS_RESET_IO_BANK0_BITS _u(0x00000040)
#define RESETS_RESET_IO_BANK0_MSB _u(6)
#define RESETS_RESET_IO_BANK0_LSB _u(6)
#define RESETS_RESET_IO_BANK0_ACCESS "RW"
#define RESETS_RESET_I2C1_RESET _u(0x1)
#define RESETS_RESET_I2C1_BITS _u(0x00000020)
#define RESETS_RESET_I2C1_MSB _u(5)
#define RESETS_RESET_I2C1_LSB _u(5)
#define RESETS_RESET_I2C1_ACCESS "RW"
#define RESETS_RESET_I2C0_RESET _u(0x1)
#define RESETS_RESET_I2C0_BITS _u(0x00000010)
#define RESETS_RESET_I2C0_MSB _u(4)
#define RESETS_RESET_I2C0_LSB _u(4)
#define RESETS_RESET_I2C0_ACCESS "RW"
#define RESETS_RESET_HSTX_RESET _u(0x1)
#define RESETS_RESET_HSTX_BITS _u(0x00000008)
#define RESETS_RESET_HSTX_MSB _u(3)
#define RESETS_RESET_HSTX_LSB _u(3)
#define RESETS_RESET_HSTX_ACCESS "RW"
#define RESETS_RESET_DMA_RESET _u(0x1)
#define RESETS_RESET_DMA_BITS _u(0x00000004)
#define RESETS_RESET_DMA_MSB _u(2)
#define RESETS_RESET_DMA_LSB _u(2)
#define RESETS_RESET_DMA_ACCESS "RW"
#define RESETS_RESET_BUSCTRL_RESET _u(0x1)
#define RESETS_RESET_BUSCTRL_BITS _u(0x00000002)
#define RESETS_RESET_BUSCTRL_MSB _u(1)
#define RESETS_RESET_BUSCTRL_LSB _u(1)
#define RESETS_RESET_BUSCTRL_ACCESS "RW"
#define RESETS_RESET_ADC_RESET _u(0x1)
#define RESETS_RESET_ADC_BITS _u(0x00000001)
#define RESETS_RESET_ADC_MSB _u(0)
#define RESETS_RESET_ADC_LSB _u(0)
#define RESETS_RESET_ADC_ACCESS "RW"
#define RESETS_WDSEL_OFFSET _u(0x00000004)
#define RESETS_WDSEL_BITS _u(0x1fffffff)
#define RESETS_WDSEL_RESET _u(0x00000000)
#define RESETS_WDSEL_USBCTRL_RESET _u(0x0)
#define RESETS_WDSEL_USBCTRL_BITS _u(0x10000000)
#define RESETS_WDSEL_USBCTRL_MSB _u(28)
#define RESETS_WDSEL_USBCTRL_LSB _u(28)
#define RESETS_WDSEL_USBCTRL_ACCESS "RW"
#define RESETS_WDSEL_UART1_RESET _u(0x0)
#define RESETS_WDSEL_UART1_BITS _u(0x08000000)
#define RESETS_WDSEL_UART1_MSB _u(27)
#define RESETS_WDSEL_UART1_LSB _u(27)
#define RESETS_WDSEL_UART1_ACCESS "RW"
#define RESETS_WDSEL_UART0_RESET _u(0x0)
#define RESETS_WDSEL_UART0_BITS _u(0x04000000)
#define RESETS_WDSEL_UART0_MSB _u(26)
#define RESETS_WDSEL_UART0_LSB _u(26)
#define RESETS_WDSEL_UART0_ACCESS "RW"
#define RESETS_WDSEL_TRNG_RESET _u(0x0)
#define RESETS_WDSEL_TRNG_BITS _u(0x02000000)
#define RESETS_WDSEL_TRNG_MSB _u(25)
#define RESETS_WDSEL_TRNG_LSB _u(25)
#define RESETS_WDSEL_TRNG_ACCESS "RW"
#define RESETS_WDSEL_TIMER1_RESET _u(0x0)
#define RESETS_WDSEL_TIMER1_BITS _u(0x01000000)
#define RESETS_WDSEL_TIMER1_MSB _u(24)
#define RESETS_WDSEL_TIMER1_LSB _u(24)
#define RESETS_WDSEL_TIMER1_ACCESS "RW"
#define RESETS_WDSEL_TIMER0_RESET _u(0x0)
#define RESETS_WDSEL_TIMER0_BITS _u(0x00800000)
#define RESETS_WDSEL_TIMER0_MSB _u(23)
#define RESETS_WDSEL_TIMER0_LSB _u(23)
#define RESETS_WDSEL_TIMER0_ACCESS "RW"
#define RESETS_WDSEL_TBMAN_RESET _u(0x0)
#define RESETS_WDSEL_TBMAN_BITS _u(0x00400000)
#define RESETS_WDSEL_TBMAN_MSB _u(22)
#define RESETS_WDSEL_TBMAN_LSB _u(22)
#define RESETS_WDSEL_TBMAN_ACCESS "RW"
#define RESETS_WDSEL_SYSINFO_RESET _u(0x0)
#define RESETS_WDSEL_SYSINFO_BITS _u(0x00200000)
#define RESETS_WDSEL_SYSINFO_MSB _u(21)
#define RESETS_WDSEL_SYSINFO_LSB _u(21)
#define RESETS_WDSEL_SYSINFO_ACCESS "RW"
#define RESETS_WDSEL_SYSCFG_RESET _u(0x0)
#define RESETS_WDSEL_SYSCFG_BITS _u(0x00100000)
#define RESETS_WDSEL_SYSCFG_MSB _u(20)
#define RESETS_WDSEL_SYSCFG_LSB _u(20)
#define RESETS_WDSEL_SYSCFG_ACCESS "RW"
#define RESETS_WDSEL_SPI1_RESET _u(0x0)
#define RESETS_WDSEL_SPI1_BITS _u(0x00080000)
#define RESETS_WDSEL_SPI1_MSB _u(19)
#define RESETS_WDSEL_SPI1_LSB _u(19)
#define RESETS_WDSEL_SPI1_ACCESS "RW"
#define RESETS_WDSEL_SPI0_RESET _u(0x0)
#define RESETS_WDSEL_SPI0_BITS _u(0x00040000)
#define RESETS_WDSEL_SPI0_MSB _u(18)
#define RESETS_WDSEL_SPI0_LSB _u(18)
#define RESETS_WDSEL_SPI0_ACCESS "RW"
#define RESETS_WDSEL_SHA256_RESET _u(0x0)
#define RESETS_WDSEL_SHA256_BITS _u(0x00020000)
#define RESETS_WDSEL_SHA256_MSB _u(17)
#define RESETS_WDSEL_SHA256_LSB _u(17)
#define RESETS_WDSEL_SHA256_ACCESS "RW"
#define RESETS_WDSEL_PWM_RESET _u(0x0)
#define RESETS_WDSEL_PWM_BITS _u(0x00010000)
#define RESETS_WDSEL_PWM_MSB _u(16)
#define RESETS_WDSEL_PWM_LSB _u(16)
#define RESETS_WDSEL_PWM_ACCESS "RW"
#define RESETS_WDSEL_PLL_USB_RESET _u(0x0)
#define RESETS_WDSEL_PLL_USB_BITS _u(0x00008000)
#define RESETS_WDSEL_PLL_USB_MSB _u(15)
#define RESETS_WDSEL_PLL_USB_LSB _u(15)
#define RESETS_WDSEL_PLL_USB_ACCESS "RW"
#define RESETS_WDSEL_PLL_SYS_RESET _u(0x0)
#define RESETS_WDSEL_PLL_SYS_BITS _u(0x00004000)
#define RESETS_WDSEL_PLL_SYS_MSB _u(14)
#define RESETS_WDSEL_PLL_SYS_LSB _u(14)
#define RESETS_WDSEL_PLL_SYS_ACCESS "RW"
#define RESETS_WDSEL_PIO2_RESET _u(0x0)
#define RESETS_WDSEL_PIO2_BITS _u(0x00002000)
#define RESETS_WDSEL_PIO2_MSB _u(13)
#define RESETS_WDSEL_PIO2_LSB _u(13)
#define RESETS_WDSEL_PIO2_ACCESS "RW"
#define RESETS_WDSEL_PIO1_RESET _u(0x0)
#define RESETS_WDSEL_PIO1_BITS _u(0x00001000)
#define RESETS_WDSEL_PIO1_MSB _u(12)
#define RESETS_WDSEL_PIO1_LSB _u(12)
#define RESETS_WDSEL_PIO1_ACCESS "RW"
#define RESETS_WDSEL_PIO0_RESET _u(0x0)
#define RESETS_WDSEL_PIO0_BITS _u(0x00000800)
#define RESETS_WDSEL_PIO0_MSB _u(11)
#define RESETS_WDSEL_PIO0_LSB _u(11)
#define RESETS_WDSEL_PIO0_ACCESS "RW"
#define RESETS_WDSEL_PADS_QSPI_RESET _u(0x0)
#define RESETS_WDSEL_PADS_QSPI_BITS _u(0x00000400)
#define RESETS_WDSEL_PADS_QSPI_MSB _u(10)
#define RESETS_WDSEL_PADS_QSPI_LSB _u(10)
#define RESETS_WDSEL_PADS_QSPI_ACCESS "RW"
#define RESETS_WDSEL_PADS_BANK0_RESET _u(0x0)
#define RESETS_WDSEL_PADS_BANK0_BITS _u(0x00000200)
#define RESETS_WDSEL_PADS_BANK0_MSB _u(9)
#define RESETS_WDSEL_PADS_BANK0_LSB _u(9)
#define RESETS_WDSEL_PADS_BANK0_ACCESS "RW"
#define RESETS_WDSEL_JTAG_RESET _u(0x0)
#define RESETS_WDSEL_JTAG_BITS _u(0x00000100)
#define RESETS_WDSEL_JTAG_MSB _u(8)
#define RESETS_WDSEL_JTAG_LSB _u(8)
#define RESETS_WDSEL_JTAG_ACCESS "RW"
#define RESETS_WDSEL_IO_QSPI_RESET _u(0x0)
#define RESETS_WDSEL_IO_QSPI_BITS _u(0x00000080)
#define RESETS_WDSEL_IO_QSPI_MSB _u(7)
#define RESETS_WDSEL_IO_QSPI_LSB _u(7)
#define RESETS_WDSEL_IO_QSPI_ACCESS "RW"
#define RESETS_WDSEL_IO_BANK0_RESET _u(0x0)
#define RESETS_WDSEL_IO_BANK0_BITS _u(0x00000040)
#define RESETS_WDSEL_IO_BANK0_MSB _u(6)
#define RESETS_WDSEL_IO_BANK0_LSB _u(6)
#define RESETS_WDSEL_IO_BANK0_ACCESS "RW"
#define RESETS_WDSEL_I2C1_RESET _u(0x0)
#define RESETS_WDSEL_I2C1_BITS _u(0x00000020)
#define RESETS_WDSEL_I2C1_MSB _u(5)
#define RESETS_WDSEL_I2C1_LSB _u(5)
#define RESETS_WDSEL_I2C1_ACCESS "RW"
#define RESETS_WDSEL_I2C0_RESET _u(0x0)
#define RESETS_WDSEL_I2C0_BITS _u(0x00000010)
#define RESETS_WDSEL_I2C0_MSB _u(4)
#define RESETS_WDSEL_I2C0_LSB _u(4)
#define RESETS_WDSEL_I2C0_ACCESS "RW"
#define RESETS_WDSEL_HSTX_RESET _u(0x0)
#define RESETS_WDSEL_HSTX_BITS _u(0x00000008)
#define RESETS_WDSEL_HSTX_MSB _u(3)
#define RESETS_WDSEL_HSTX_LSB _u(3)
#define RESETS_WDSEL_HSTX_ACCESS "RW"
#define RESETS_WDSEL_DMA_RESET _u(0x0)
#define RESETS_WDSEL_DMA_BITS _u(0x00000004)
#define RESETS_WDSEL_DMA_MSB _u(2)
#define RESETS_WDSEL_DMA_LSB _u(2)
#define RESETS_WDSEL_DMA_ACCESS "RW"
#define RESETS_WDSEL_BUSCTRL_RESET _u(0x0)
#define RESETS_WDSEL_BUSCTRL_BITS _u(0x00000002)
#define RESETS_WDSEL_BUSCTRL_MSB _u(1)
#define RESETS_WDSEL_BUSCTRL_LSB _u(1)
#define RESETS_WDSEL_BUSCTRL_ACCESS "RW"
#define RESETS_WDSEL_ADC_RESET _u(0x0)
#define RESETS_WDSEL_ADC_BITS _u(0x00000001)
#define RESETS_WDSEL_ADC_MSB _u(0)
#define RESETS_WDSEL_ADC_LSB _u(0)
#define RESETS_WDSEL_ADC_ACCESS "RW"
#define RESETS_RESET_DONE_OFFSET _u(0x00000008)
#define RESETS_RESET_DONE_BITS _u(0x1fffffff)
#define RESETS_RESET_DONE_RESET _u(0x00000000)
#define RESETS_RESET_DONE_USBCTRL_RESET _u(0x0)
#define RESETS_RESET_DONE_USBCTRL_BITS _u(0x10000000)
#define RESETS_RESET_DONE_USBCTRL_MSB _u(28)
#define RESETS_RESET_DONE_USBCTRL_LSB _u(28)
#define RESETS_RESET_DONE_USBCTRL_ACCESS "RO"
#define RESETS_RESET_DONE_UART1_RESET _u(0x0)
#define RESETS_RESET_DONE_UART1_BITS _u(0x08000000)
#define RESETS_RESET_DONE_UART1_MSB _u(27)
#define RESETS_RESET_DONE_UART1_LSB _u(27)
#define RESETS_RESET_DONE_UART1_ACCESS "RO"
#define RESETS_RESET_DONE_UART0_RESET _u(0x0)
#define RESETS_RESET_DONE_UART0_BITS _u(0x04000000)
#define RESETS_RESET_DONE_UART0_MSB _u(26)
#define RESETS_RESET_DONE_UART0_LSB _u(26)
#define RESETS_RESET_DONE_UART0_ACCESS "RO"
#define RESETS_RESET_DONE_TRNG_RESET _u(0x0)
#define RESETS_RESET_DONE_TRNG_BITS _u(0x02000000)
#define RESETS_RESET_DONE_TRNG_MSB _u(25)
#define RESETS_RESET_DONE_TRNG_LSB _u(25)
#define RESETS_RESET_DONE_TRNG_ACCESS "RO"
#define RESETS_RESET_DONE_TIMER1_RESET _u(0x0)
#define RESETS_RESET_DONE_TIMER1_BITS _u(0x01000000)
#define RESETS_RESET_DONE_TIMER1_MSB _u(24)
#define RESETS_RESET_DONE_TIMER1_LSB _u(24)
#define RESETS_RESET_DONE_TIMER1_ACCESS "RO"
#define RESETS_RESET_DONE_TIMER0_RESET _u(0x0)
#define RESETS_RESET_DONE_TIMER0_BITS _u(0x00800000)
#define RESETS_RESET_DONE_TIMER0_MSB _u(23)
#define RESETS_RESET_DONE_TIMER0_LSB _u(23)
#define RESETS_RESET_DONE_TIMER0_ACCESS "RO"
#define RESETS_RESET_DONE_TBMAN_RESET _u(0x0)
#define RESETS_RESET_DONE_TBMAN_BITS _u(0x00400000)
#define RESETS_RESET_DONE_TBMAN_MSB _u(22)
#define RESETS_RESET_DONE_TBMAN_LSB _u(22)
#define RESETS_RESET_DONE_TBMAN_ACCESS "RO"
#define RESETS_RESET_DONE_SYSINFO_RESET _u(0x0)
#define RESETS_RESET_DONE_SYSINFO_BITS _u(0x00200000)
#define RESETS_RESET_DONE_SYSINFO_MSB _u(21)
#define RESETS_RESET_DONE_SYSINFO_LSB _u(21)
#define RESETS_RESET_DONE_SYSINFO_ACCESS "RO"
#define RESETS_RESET_DONE_SYSCFG_RESET _u(0x0)
#define RESETS_RESET_DONE_SYSCFG_BITS _u(0x00100000)
#define RESETS_RESET_DONE_SYSCFG_MSB _u(20)
#define RESETS_RESET_DONE_SYSCFG_LSB _u(20)
#define RESETS_RESET_DONE_SYSCFG_ACCESS "RO"
#define RESETS_RESET_DONE_SPI1_RESET _u(0x0)
#define RESETS_RESET_DONE_SPI1_BITS _u(0x00080000)
#define RESETS_RESET_DONE_SPI1_MSB _u(19)
#define RESETS_RESET_DONE_SPI1_LSB _u(19)
#define RESETS_RESET_DONE_SPI1_ACCESS "RO"
#define RESETS_RESET_DONE_SPI0_RESET _u(0x0)
#define RESETS_RESET_DONE_SPI0_BITS _u(0x00040000)
#define RESETS_RESET_DONE_SPI0_MSB _u(18)
#define RESETS_RESET_DONE_SPI0_LSB _u(18)
#define RESETS_RESET_DONE_SPI0_ACCESS "RO"
#define RESETS_RESET_DONE_SHA256_RESET _u(0x0)
#define RESETS_RESET_DONE_SHA256_BITS _u(0x00020000)
#define RESETS_RESET_DONE_SHA256_MSB _u(17)
#define RESETS_RESET_DONE_SHA256_LSB _u(17)
#define RESETS_RESET_DONE_SHA256_ACCESS "RO"
#define RESETS_RESET_DONE_PWM_RESET _u(0x0)
#define RESETS_RESET_DONE_PWM_BITS _u(0x00010000)
#define RESETS_RESET_DONE_PWM_MSB _u(16)
#define RESETS_RESET_DONE_PWM_LSB _u(16)
#define RESETS_RESET_DONE_PWM_ACCESS "RO"
#define RESETS_RESET_DONE_PLL_USB_RESET _u(0x0)
#define RESETS_RESET_DONE_PLL_USB_BITS _u(0x00008000)
#define RESETS_RESET_DONE_PLL_USB_MSB _u(15)
#define RESETS_RESET_DONE_PLL_USB_LSB _u(15)
#define RESETS_RESET_DONE_PLL_USB_ACCESS "RO"
#define RESETS_RESET_DONE_PLL_SYS_RESET _u(0x0)
#define RESETS_RESET_DONE_PLL_SYS_BITS _u(0x00004000)
#define RESETS_RESET_DONE_PLL_SYS_MSB _u(14)
#define RESETS_RESET_DONE_PLL_SYS_LSB _u(14)
#define RESETS_RESET_DONE_PLL_SYS_ACCESS "RO"
#define RESETS_RESET_DONE_PIO2_RESET _u(0x0)
#define RESETS_RESET_DONE_PIO2_BITS _u(0x00002000)
#define RESETS_RESET_DONE_PIO2_MSB _u(13)
#define RESETS_RESET_DONE_PIO2_LSB _u(13)
#define RESETS_RESET_DONE_PIO2_ACCESS "RO"
#define RESETS_RESET_DONE_PIO1_RESET _u(0x0)
#define RESETS_RESET_DONE_PIO1_BITS _u(0x00001000)
#define RESETS_RESET_DONE_PIO1_MSB _u(12)
#define RESETS_RESET_DONE_PIO1_LSB _u(12)
#define RESETS_RESET_DONE_PIO1_ACCESS "RO"
#define RESETS_RESET_DONE_PIO0_RESET _u(0x0)
#define RESETS_RESET_DONE_PIO0_BITS _u(0x00000800)
#define RESETS_RESET_DONE_PIO0_MSB _u(11)
#define RESETS_RESET_DONE_PIO0_LSB _u(11)
#define RESETS_RESET_DONE_PIO0_ACCESS "RO"
#define RESETS_RESET_DONE_PADS_QSPI_RESET _u(0x0)
#define RESETS_RESET_DONE_PADS_QSPI_BITS _u(0x00000400)
#define RESETS_RESET_DONE_PADS_QSPI_MSB _u(10)
#define RESETS_RESET_DONE_PADS_QSPI_LSB _u(10)
#define RESETS_RESET_DONE_PADS_QSPI_ACCESS "RO"
#define RESETS_RESET_DONE_PADS_BANK0_RESET _u(0x0)
#define RESETS_RESET_DONE_PADS_BANK0_BITS _u(0x00000200)
#define RESETS_RESET_DONE_PADS_BANK0_MSB _u(9)
#define RESETS_RESET_DONE_PADS_BANK0_LSB _u(9)
#define RESETS_RESET_DONE_PADS_BANK0_ACCESS "RO"
#define RESETS_RESET_DONE_JTAG_RESET _u(0x0)
#define RESETS_RESET_DONE_JTAG_BITS _u(0x00000100)
#define RESETS_RESET_DONE_JTAG_MSB _u(8)
#define RESETS_RESET_DONE_JTAG_LSB _u(8)
#define RESETS_RESET_DONE_JTAG_ACCESS "RO"
#define RESETS_RESET_DONE_IO_QSPI_RESET _u(0x0)
#define RESETS_RESET_DONE_IO_QSPI_BITS _u(0x00000080)
#define RESETS_RESET_DONE_IO_QSPI_MSB _u(7)
#define RESETS_RESET_DONE_IO_QSPI_LSB _u(7)
#define RESETS_RESET_DONE_IO_QSPI_ACCESS "RO"
#define RESETS_RESET_DONE_IO_BANK0_RESET _u(0x0)
#define RESETS_RESET_DONE_IO_BANK0_BITS _u(0x00000040)
#define RESETS_RESET_DONE_IO_BANK0_MSB _u(6)
#define RESETS_RESET_DONE_IO_BANK0_LSB _u(6)
#define RESETS_RESET_DONE_IO_BANK0_ACCESS "RO"
#define RESETS_RESET_DONE_I2C1_RESET _u(0x0)
#define RESETS_RESET_DONE_I2C1_BITS _u(0x00000020)
#define RESETS_RESET_DONE_I2C1_MSB _u(5)
#define RESETS_RESET_DONE_I2C1_LSB _u(5)
#define RESETS_RESET_DONE_I2C1_ACCESS "RO"
#define RESETS_RESET_DONE_I2C0_RESET _u(0x0)
#define RESETS_RESET_DONE_I2C0_BITS _u(0x00000010)
#define RESETS_RESET_DONE_I2C0_MSB _u(4)
#define RESETS_RESET_DONE_I2C0_LSB _u(4)
#define RESETS_RESET_DONE_I2C0_ACCESS "RO"
#define RESETS_RESET_DONE_HSTX_RESET _u(0x0)
#define RESETS_RESET_DONE_HSTX_BITS _u(0x00000008)
#define RESETS_RESET_DONE_HSTX_MSB _u(3)
#define RESETS_RESET_DONE_HSTX_LSB _u(3)
#define RESETS_RESET_DONE_HSTX_ACCESS "RO"
#define RESETS_RESET_DONE_DMA_RESET _u(0x0)
#define RESETS_RESET_DONE_DMA_BITS _u(0x00000004)
#define RESETS_RESET_DONE_DMA_MSB _u(2)
#define RESETS_RESET_DONE_DMA_LSB _u(2)
#define RESETS_RESET_DONE_DMA_ACCESS "RO"
#define RESETS_RESET_DONE_BUSCTRL_RESET _u(0x0)
#define RESETS_RESET_DONE_BUSCTRL_BITS _u(0x00000002)
#define RESETS_RESET_DONE_BUSCTRL_MSB _u(1)
#define RESETS_RESET_DONE_BUSCTRL_LSB _u(1)
#define RESETS_RESET_DONE_BUSCTRL_ACCESS "RO"
#define RESETS_RESET_DONE_ADC_RESET _u(0x0)
#define RESETS_RESET_DONE_ADC_BITS _u(0x00000001)
#define RESETS_RESET_DONE_ADC_MSB _u(0)
#define RESETS_RESET_DONE_ADC_LSB _u(0)
#define RESETS_RESET_DONE_ADC_ACCESS "RO"
typedef enum reset_num_rp2350 {
    RESET_ADC = 0,
    RESET_BUSCTRL = 1,
    RESET_DMA = 2,
    RESET_HSTX = 3,
    RESET_I2C0 = 4,
    RESET_I2C1 = 5,
    RESET_IO_BANK0 = 6,
    RESET_IO_QSPI = 7,
    RESET_JTAG = 8,
    RESET_PADS_BANK0 = 9,
    RESET_PADS_QSPI = 10,
    RESET_PIO0 = 11,
    RESET_PIO1 = 12,
    RESET_PIO2 = 13,
    RESET_PLL_SYS = 14,
    RESET_PLL_USB = 15,
    RESET_PWM = 16,
    RESET_SHA256 = 17,
    RESET_SPI0 = 18,
    RESET_SPI1 = 19,
    RESET_SYSCFG = 20,
    RESET_SYSINFO = 21,
    RESET_TBMAN = 22,
    RESET_TIMER0 = 23,
    RESET_TIMER1 = 24,
    RESET_TRNG = 25,
    RESET_UART0 = 26,
    RESET_UART1 = 27,
    RESET_USBCTRL = 28,
    RESET_COUNT
} reset_num_t;
typedef struct {
   
    io_rw_32 reset;
   
    io_rw_32 wdsel;
   
    io_ro_32 reset_done;
} resets_hw_t;
#define resets_hw ((resets_hw_t *)RESETS_BASE)
_Static_assert(sizeof (resets_hw_t) == 0x000c, "");
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_RESETS 0
static __inline__ __attribute__((__always_inline__)) void reset_block_reg_mask(io_rw_32 *reset, uint32_t mask) {
    hw_set_bits(reset, mask);
}
static __inline__ __attribute__((__always_inline__)) void unreset_block_reg_mask(io_rw_32 *reset, uint32_t mask) {
    hw_clear_bits(reset, mask);
}
static __inline__ __attribute__((__always_inline__)) void unreset_block_reg_mask_wait_blocking(io_rw_32 *reset, io_ro_32 *reset_done, uint32_t mask) {
    hw_clear_bits(reset, mask);
    while (~*reset_done & mask)
        tight_loop_contents();
}
static __inline__ __attribute__((__always_inline__)) void reset_block_mask(uint32_t bits) {
    reset_block_reg_mask(&((resets_hw_t *)0x40020000u)->reset, bits);
}
static __inline__ __attribute__((__always_inline__)) void unreset_block_mask(uint32_t bits) {
    unreset_block_reg_mask(&((resets_hw_t *)0x40020000u)->reset, bits);
}
static __inline__ __attribute__((__always_inline__)) void unreset_block_mask_wait_blocking(uint32_t bits) {
    unreset_block_reg_mask_wait_blocking(&((resets_hw_t *)0x40020000u)->reset, &((resets_hw_t *)0x40020000u)->reset_done, bits);
}
#define HARDWARE_RESETS_ENABLE_SDK1XX_COMPATIBILITY 1
static __inline__ __attribute__((__always_inline__)) void reset_block(uint32_t bits) {
    reset_block_mask(bits);
}
static __inline__ __attribute__((__always_inline__)) void unreset_block(uint32_t bits) {
    unreset_block_mask(bits);
}
static __inline__ __attribute__((__always_inline__)) void unreset_block_wait(uint32_t bits) {
    return unreset_block_mask_wait_blocking(bits);
}
static inline void reset_block_num(uint32_t block_num) {
    reset_block_reg_mask(&((resets_hw_t *)0x40020000u)->reset, 1u << block_num);
}
static inline void unreset_block_num(uint block_num) {
    ({if (((0 || 0) && !0)) ((!(block_num > 28u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_resets/include/hardware/resets.h", 187, __func__, "!(block_num > 28u)"));});
    unreset_block_reg_mask(&((resets_hw_t *)0x40020000u)->reset, 1u << block_num);
}
static inline void unreset_block_num_wait_blocking(uint block_num) {
    ({if (((0 || 0) && !0)) ((!(block_num > 28u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_resets/include/hardware/resets.h", 197, __func__, "!(block_num > 28u)"));});
    unreset_block_reg_mask_wait_blocking(&((resets_hw_t *)0x40020000u)->reset, &((resets_hw_t *)0x40020000u)->reset_done, 1u << block_num);
}
static inline void reset_unreset_block_num_wait_blocking(uint block_num) {
    ({if (((0 || 0) && !0)) ((!(block_num > 28u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_resets/include/hardware/resets.h", 207, __func__, "!(block_num > 28u)"));});
    reset_block_reg_mask(&((resets_hw_t *)0x40020000u)->reset, 1u << block_num);
    unreset_block_reg_mask_wait_blocking(&((resets_hw_t *)0x40020000u)->reset, &((resets_hw_t *)0x40020000u)->reset_done, 1u << block_num);
}
#define UART_RESET_NUM(uart) (uart_get_index(uart) ? RESET_UART1 : RESET_UART0)
static inline uint uart_get_index(uart_inst_t *uart) {
    ({if (((0 || 0) && !0)) ((!(uart != ((uart_inst_t *)((uart_hw_t *)0x40070000u)) && uart != ((uart_inst_t *)((uart_hw_t *)0x40078000u)))) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_uart/include/hardware/uart.h", 219, __func__, "!(uart != ((uart_inst_t *)((uart_hw_t *)0x40070000u)) && uart != ((uart_inst_t *)((uart_hw_t *)0x40078000u)))"));});
    return ((uart) == ((uart_inst_t *)((uart_hw_t *)0x40078000u)));
}
static inline uart_inst_t *uart_get_instance(uint num) {
    ({if (((0 || 0) && !0)) ((!(num >= 2u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_uart/include/hardware/uart.h", 230, __func__, "!(num >= 2u)"));});
    return ((num) ? ((uart_inst_t *)((uart_hw_t *)0x40078000u)) : ((uart_inst_t *)((uart_hw_t *)0x40070000u)));
}
static inline uart_hw_t *uart_get_hw(uart_inst_t *uart) {
    uart_get_index(uart);
    return (uart_hw_t *)uart;
}
typedef enum {
    UART_PARITY_NONE,
    UART_PARITY_EVEN,
    UART_PARITY_ODD
} uart_parity_t;
uint uart_init(uart_inst_t *uart, uint baudrate);
void uart_deinit(uart_inst_t *uart);
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate);
static inline void uart_set_hw_flow(uart_inst_t *uart, _Bool cts, _Bool rts) {
    hw_write_masked(&uart_get_hw(uart)->cr,
                   (((uint)!!(cts)) << 15u) | (((uint)!!(rts)) << 14u),
                   0x00004000u | 0x00008000u);
}
void uart_set_format(uart_inst_t *uart, uint data_bits, uint stop_bits, uart_parity_t parity);
static inline void uart_set_irqs_enabled(uart_inst_t *uart, _Bool rx_has_data, _Bool tx_needs_data) {
    uart_get_hw(uart)->imsc = (((uint)!!(tx_needs_data)) << 5u) |
                              (((uint)!!(rx_has_data)) << 4u) |
                              (((uint)!!(rx_has_data)) << 6u);
    if (rx_has_data) {
        hw_write_masked(&uart_get_hw(uart)->ifls, 0 << 3u,
                        0x00000038u);
    }
    if (tx_needs_data) {
        hw_write_masked(&uart_get_hw(uart)->ifls, 0 << 0u,
                        0x00000007u);
    }
}
static inline void uart_set_irq_enables(uart_inst_t *uart, _Bool rx_has_data, _Bool tx_needs_data) {
    uart_set_irqs_enabled(uart, rx_has_data, tx_needs_data);
}
static inline _Bool uart_is_enabled(uart_inst_t *uart) {
    return uart_get_hw(uart)->cr & 0x00000001u;
}
void uart_set_fifo_enabled(uart_inst_t *uart, _Bool enabled);
static inline _Bool uart_is_writable(uart_inst_t *uart) {
    return !(uart_get_hw(uart)->fr & 0x00000020u);
}
static inline void uart_tx_wait_blocking(uart_inst_t *uart) {
    while (uart_get_hw(uart)->fr & 0x00000008u) tight_loop_contents();
}
static inline _Bool uart_is_readable(uart_inst_t *uart) {
    return !(uart_get_hw(uart)->fr & 0x00000010u);
}
static inline void uart_write_blocking(uart_inst_t *uart, const uint8_t *src, size_t len) {
    for (size_t i = 0; i < len; ++i) {
        while (!uart_is_writable(uart))
            tight_loop_contents();
        uart_get_hw(uart)->dr = *src++;
    }
}
static inline void uart_read_blocking(uart_inst_t *uart, uint8_t *dst, size_t len) {
    for (size_t i = 0; i < len; ++i) {
        while (!uart_is_readable(uart))
            tight_loop_contents();
        *dst++ = (uint8_t) uart_get_hw(uart)->dr;
    }
}
static inline void uart_putc_raw(uart_inst_t *uart, char c) {
    uart_write_blocking(uart, (const uint8_t *) &c, 1);
}
static inline void uart_putc(uart_inst_t *uart, char c) {
    extern short uart_char_to_line_feed[2u];
    if (uart_char_to_line_feed[uart_get_index(uart)] == c)
        uart_putc_raw(uart, '\r');
    uart_putc_raw(uart, c);
}
static inline void uart_puts(uart_inst_t *uart, const char *s) {
    _Bool last_was_cr = 0;
    while (*s) {
        if (last_was_cr)
            uart_putc_raw(uart, *s);
        else
            uart_putc(uart, *s);
        last_was_cr = *s++ == '\r';
    }
}
static inline char uart_getc(uart_inst_t *uart) {
    char c;
    uart_read_blocking(uart, (uint8_t *) &c, 1);
    return c;
}
void uart_set_break(uart_inst_t *uart, _Bool en);
void uart_set_translate_crlf(uart_inst_t *uart, _Bool translate);
static inline void uart_default_tx_wait_blocking(void) {
    uart_tx_wait_blocking((((uart_inst_t *)((uart_hw_t *)0x40070000u))));
}
_Bool uart_is_readable_within_us(uart_inst_t *uart, uint32_t us);
static inline uint uart_get_dreq_num(uart_inst_t *uart, _Bool is_tx) {
    return ({ DREQ_UART0_TX + ((uart) == ((uart_inst_t *)((uart_hw_t *)0x40078000u))) * 2 + !(is_tx); });
}
static inline uint uart_get_reset_num(uart_inst_t *uart) {
    return (uart_get_index(uart) ? RESET_UART1 : RESET_UART0);
}
static inline uint uart_get_dreq(uart_inst_t *uart, _Bool is_tx) {
    return uart_get_dreq_num(uart, is_tx);
}
#define _HARDWARE_DMA_H 
#define _HARDWARE_STRUCTS_DMA_H 
#define _HARDWARE_REGS_DMA_H 
#define DMA_CH0_READ_ADDR_OFFSET _u(0x00000000)
#define DMA_CH0_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH0_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH0_READ_ADDR_MSB _u(31)
#define DMA_CH0_READ_ADDR_LSB _u(0)
#define DMA_CH0_READ_ADDR_ACCESS "RW"
#define DMA_CH0_WRITE_ADDR_OFFSET _u(0x00000004)
#define DMA_CH0_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH0_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH0_WRITE_ADDR_MSB _u(31)
#define DMA_CH0_WRITE_ADDR_LSB _u(0)
#define DMA_CH0_WRITE_ADDR_ACCESS "RW"
#define DMA_CH0_TRANS_COUNT_OFFSET _u(0x00000008)
#define DMA_CH0_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH0_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH0_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH0_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH0_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH0_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH0_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH0_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH0_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH0_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH0_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH0_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH0_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH0_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH0_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_OFFSET _u(0x0000000c)
#define DMA_CH0_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH0_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH0_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH0_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH0_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH0_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH0_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH0_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH0_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH0_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH0_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH0_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH0_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH0_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH0_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH0_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH0_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH0_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH0_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH0_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH0_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH0_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH0_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH0_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH0_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH0_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH0_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH0_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH0_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH0_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH0_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH0_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH0_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH0_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH0_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH0_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH0_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH0_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH0_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH0_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH0_AL1_CTRL_OFFSET _u(0x00000010)
#define DMA_CH0_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH0_AL1_CTRL_RESET "-"
#define DMA_CH0_AL1_CTRL_MSB _u(31)
#define DMA_CH0_AL1_CTRL_LSB _u(0)
#define DMA_CH0_AL1_CTRL_ACCESS "RW"
#define DMA_CH0_AL1_READ_ADDR_OFFSET _u(0x00000014)
#define DMA_CH0_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH0_AL1_READ_ADDR_RESET "-"
#define DMA_CH0_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH0_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH0_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH0_AL1_WRITE_ADDR_OFFSET _u(0x00000018)
#define DMA_CH0_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH0_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH0_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH0_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH0_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000001c)
#define DMA_CH0_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH0_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH0_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH0_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH0_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH0_AL2_CTRL_OFFSET _u(0x00000020)
#define DMA_CH0_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH0_AL2_CTRL_RESET "-"
#define DMA_CH0_AL2_CTRL_MSB _u(31)
#define DMA_CH0_AL2_CTRL_LSB _u(0)
#define DMA_CH0_AL2_CTRL_ACCESS "RW"
#define DMA_CH0_AL2_TRANS_COUNT_OFFSET _u(0x00000024)
#define DMA_CH0_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH0_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH0_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH0_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH0_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH0_AL2_READ_ADDR_OFFSET _u(0x00000028)
#define DMA_CH0_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH0_AL2_READ_ADDR_RESET "-"
#define DMA_CH0_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH0_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH0_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000002c)
#define DMA_CH0_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH0_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH0_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH0_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH0_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH0_AL3_CTRL_OFFSET _u(0x00000030)
#define DMA_CH0_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH0_AL3_CTRL_RESET "-"
#define DMA_CH0_AL3_CTRL_MSB _u(31)
#define DMA_CH0_AL3_CTRL_LSB _u(0)
#define DMA_CH0_AL3_CTRL_ACCESS "RW"
#define DMA_CH0_AL3_WRITE_ADDR_OFFSET _u(0x00000034)
#define DMA_CH0_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH0_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH0_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH0_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH0_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH0_AL3_TRANS_COUNT_OFFSET _u(0x00000038)
#define DMA_CH0_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH0_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH0_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH0_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH0_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000003c)
#define DMA_CH0_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH0_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH0_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH0_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH0_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH1_READ_ADDR_OFFSET _u(0x00000040)
#define DMA_CH1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH1_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH1_READ_ADDR_MSB _u(31)
#define DMA_CH1_READ_ADDR_LSB _u(0)
#define DMA_CH1_READ_ADDR_ACCESS "RW"
#define DMA_CH1_WRITE_ADDR_OFFSET _u(0x00000044)
#define DMA_CH1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH1_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH1_WRITE_ADDR_MSB _u(31)
#define DMA_CH1_WRITE_ADDR_LSB _u(0)
#define DMA_CH1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH1_TRANS_COUNT_OFFSET _u(0x00000048)
#define DMA_CH1_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH1_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH1_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH1_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH1_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH1_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH1_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH1_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH1_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH1_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH1_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH1_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH1_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH1_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH1_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_OFFSET _u(0x0000004c)
#define DMA_CH1_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH1_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH1_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH1_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH1_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH1_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH1_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH1_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH1_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH1_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH1_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH1_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH1_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH1_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH1_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH1_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH1_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH1_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH1_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH1_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH1_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH1_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH1_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH1_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH1_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH1_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH1_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH1_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH1_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH1_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH1_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH1_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH1_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH1_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH1_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH1_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH1_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH1_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH1_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH1_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH1_AL1_CTRL_OFFSET _u(0x00000050)
#define DMA_CH1_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH1_AL1_CTRL_RESET "-"
#define DMA_CH1_AL1_CTRL_MSB _u(31)
#define DMA_CH1_AL1_CTRL_LSB _u(0)
#define DMA_CH1_AL1_CTRL_ACCESS "RW"
#define DMA_CH1_AL1_READ_ADDR_OFFSET _u(0x00000054)
#define DMA_CH1_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH1_AL1_READ_ADDR_RESET "-"
#define DMA_CH1_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH1_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH1_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH1_AL1_WRITE_ADDR_OFFSET _u(0x00000058)
#define DMA_CH1_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH1_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH1_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH1_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH1_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000005c)
#define DMA_CH1_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH1_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH1_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH1_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH1_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH1_AL2_CTRL_OFFSET _u(0x00000060)
#define DMA_CH1_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH1_AL2_CTRL_RESET "-"
#define DMA_CH1_AL2_CTRL_MSB _u(31)
#define DMA_CH1_AL2_CTRL_LSB _u(0)
#define DMA_CH1_AL2_CTRL_ACCESS "RW"
#define DMA_CH1_AL2_TRANS_COUNT_OFFSET _u(0x00000064)
#define DMA_CH1_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH1_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH1_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH1_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH1_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH1_AL2_READ_ADDR_OFFSET _u(0x00000068)
#define DMA_CH1_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH1_AL2_READ_ADDR_RESET "-"
#define DMA_CH1_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH1_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH1_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000006c)
#define DMA_CH1_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH1_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH1_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH1_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH1_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH1_AL3_CTRL_OFFSET _u(0x00000070)
#define DMA_CH1_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH1_AL3_CTRL_RESET "-"
#define DMA_CH1_AL3_CTRL_MSB _u(31)
#define DMA_CH1_AL3_CTRL_LSB _u(0)
#define DMA_CH1_AL3_CTRL_ACCESS "RW"
#define DMA_CH1_AL3_WRITE_ADDR_OFFSET _u(0x00000074)
#define DMA_CH1_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH1_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH1_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH1_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH1_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH1_AL3_TRANS_COUNT_OFFSET _u(0x00000078)
#define DMA_CH1_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH1_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH1_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH1_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH1_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000007c)
#define DMA_CH1_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH1_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH1_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH1_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH1_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH2_READ_ADDR_OFFSET _u(0x00000080)
#define DMA_CH2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH2_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH2_READ_ADDR_MSB _u(31)
#define DMA_CH2_READ_ADDR_LSB _u(0)
#define DMA_CH2_READ_ADDR_ACCESS "RW"
#define DMA_CH2_WRITE_ADDR_OFFSET _u(0x00000084)
#define DMA_CH2_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH2_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH2_WRITE_ADDR_MSB _u(31)
#define DMA_CH2_WRITE_ADDR_LSB _u(0)
#define DMA_CH2_WRITE_ADDR_ACCESS "RW"
#define DMA_CH2_TRANS_COUNT_OFFSET _u(0x00000088)
#define DMA_CH2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH2_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH2_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH2_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH2_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH2_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH2_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH2_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH2_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH2_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH2_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH2_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH2_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH2_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH2_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_OFFSET _u(0x0000008c)
#define DMA_CH2_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH2_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH2_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH2_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH2_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH2_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH2_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH2_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH2_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH2_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH2_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH2_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH2_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH2_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH2_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH2_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH2_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH2_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH2_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH2_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH2_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH2_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH2_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH2_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH2_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH2_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH2_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH2_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH2_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH2_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH2_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH2_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH2_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH2_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH2_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH2_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH2_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH2_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH2_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH2_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH2_AL1_CTRL_OFFSET _u(0x00000090)
#define DMA_CH2_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH2_AL1_CTRL_RESET "-"
#define DMA_CH2_AL1_CTRL_MSB _u(31)
#define DMA_CH2_AL1_CTRL_LSB _u(0)
#define DMA_CH2_AL1_CTRL_ACCESS "RW"
#define DMA_CH2_AL1_READ_ADDR_OFFSET _u(0x00000094)
#define DMA_CH2_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH2_AL1_READ_ADDR_RESET "-"
#define DMA_CH2_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH2_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH2_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH2_AL1_WRITE_ADDR_OFFSET _u(0x00000098)
#define DMA_CH2_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH2_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH2_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH2_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH2_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000009c)
#define DMA_CH2_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH2_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH2_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH2_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH2_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH2_AL2_CTRL_OFFSET _u(0x000000a0)
#define DMA_CH2_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH2_AL2_CTRL_RESET "-"
#define DMA_CH2_AL2_CTRL_MSB _u(31)
#define DMA_CH2_AL2_CTRL_LSB _u(0)
#define DMA_CH2_AL2_CTRL_ACCESS "RW"
#define DMA_CH2_AL2_TRANS_COUNT_OFFSET _u(0x000000a4)
#define DMA_CH2_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH2_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH2_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH2_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH2_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH2_AL2_READ_ADDR_OFFSET _u(0x000000a8)
#define DMA_CH2_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH2_AL2_READ_ADDR_RESET "-"
#define DMA_CH2_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH2_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH2_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000000ac)
#define DMA_CH2_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH2_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH2_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH2_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH2_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH2_AL3_CTRL_OFFSET _u(0x000000b0)
#define DMA_CH2_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH2_AL3_CTRL_RESET "-"
#define DMA_CH2_AL3_CTRL_MSB _u(31)
#define DMA_CH2_AL3_CTRL_LSB _u(0)
#define DMA_CH2_AL3_CTRL_ACCESS "RW"
#define DMA_CH2_AL3_WRITE_ADDR_OFFSET _u(0x000000b4)
#define DMA_CH2_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH2_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH2_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH2_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH2_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH2_AL3_TRANS_COUNT_OFFSET _u(0x000000b8)
#define DMA_CH2_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH2_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH2_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH2_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH2_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET _u(0x000000bc)
#define DMA_CH2_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH2_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH2_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH2_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH2_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH3_READ_ADDR_OFFSET _u(0x000000c0)
#define DMA_CH3_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH3_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH3_READ_ADDR_MSB _u(31)
#define DMA_CH3_READ_ADDR_LSB _u(0)
#define DMA_CH3_READ_ADDR_ACCESS "RW"
#define DMA_CH3_WRITE_ADDR_OFFSET _u(0x000000c4)
#define DMA_CH3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH3_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH3_WRITE_ADDR_MSB _u(31)
#define DMA_CH3_WRITE_ADDR_LSB _u(0)
#define DMA_CH3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH3_TRANS_COUNT_OFFSET _u(0x000000c8)
#define DMA_CH3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH3_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH3_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH3_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH3_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH3_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH3_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH3_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH3_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH3_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH3_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH3_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH3_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH3_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH3_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_OFFSET _u(0x000000cc)
#define DMA_CH3_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH3_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH3_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH3_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH3_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH3_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH3_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH3_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH3_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH3_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH3_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH3_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH3_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH3_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH3_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH3_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH3_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH3_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH3_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH3_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH3_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH3_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH3_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH3_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH3_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH3_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH3_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH3_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH3_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH3_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH3_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH3_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH3_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH3_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH3_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH3_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH3_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH3_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH3_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH3_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH3_AL1_CTRL_OFFSET _u(0x000000d0)
#define DMA_CH3_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH3_AL1_CTRL_RESET "-"
#define DMA_CH3_AL1_CTRL_MSB _u(31)
#define DMA_CH3_AL1_CTRL_LSB _u(0)
#define DMA_CH3_AL1_CTRL_ACCESS "RW"
#define DMA_CH3_AL1_READ_ADDR_OFFSET _u(0x000000d4)
#define DMA_CH3_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH3_AL1_READ_ADDR_RESET "-"
#define DMA_CH3_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH3_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH3_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH3_AL1_WRITE_ADDR_OFFSET _u(0x000000d8)
#define DMA_CH3_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH3_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH3_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH3_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH3_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000000dc)
#define DMA_CH3_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH3_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH3_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH3_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH3_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH3_AL2_CTRL_OFFSET _u(0x000000e0)
#define DMA_CH3_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH3_AL2_CTRL_RESET "-"
#define DMA_CH3_AL2_CTRL_MSB _u(31)
#define DMA_CH3_AL2_CTRL_LSB _u(0)
#define DMA_CH3_AL2_CTRL_ACCESS "RW"
#define DMA_CH3_AL2_TRANS_COUNT_OFFSET _u(0x000000e4)
#define DMA_CH3_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH3_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH3_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH3_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH3_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH3_AL2_READ_ADDR_OFFSET _u(0x000000e8)
#define DMA_CH3_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH3_AL2_READ_ADDR_RESET "-"
#define DMA_CH3_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH3_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH3_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000000ec)
#define DMA_CH3_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH3_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH3_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH3_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH3_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH3_AL3_CTRL_OFFSET _u(0x000000f0)
#define DMA_CH3_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH3_AL3_CTRL_RESET "-"
#define DMA_CH3_AL3_CTRL_MSB _u(31)
#define DMA_CH3_AL3_CTRL_LSB _u(0)
#define DMA_CH3_AL3_CTRL_ACCESS "RW"
#define DMA_CH3_AL3_WRITE_ADDR_OFFSET _u(0x000000f4)
#define DMA_CH3_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH3_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH3_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH3_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH3_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH3_AL3_TRANS_COUNT_OFFSET _u(0x000000f8)
#define DMA_CH3_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH3_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH3_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH3_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH3_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET _u(0x000000fc)
#define DMA_CH3_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH3_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH3_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH3_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH3_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH4_READ_ADDR_OFFSET _u(0x00000100)
#define DMA_CH4_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH4_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH4_READ_ADDR_MSB _u(31)
#define DMA_CH4_READ_ADDR_LSB _u(0)
#define DMA_CH4_READ_ADDR_ACCESS "RW"
#define DMA_CH4_WRITE_ADDR_OFFSET _u(0x00000104)
#define DMA_CH4_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH4_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH4_WRITE_ADDR_MSB _u(31)
#define DMA_CH4_WRITE_ADDR_LSB _u(0)
#define DMA_CH4_WRITE_ADDR_ACCESS "RW"
#define DMA_CH4_TRANS_COUNT_OFFSET _u(0x00000108)
#define DMA_CH4_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH4_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH4_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH4_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH4_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH4_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH4_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH4_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH4_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH4_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH4_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH4_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH4_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH4_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH4_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_OFFSET _u(0x0000010c)
#define DMA_CH4_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH4_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH4_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH4_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH4_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH4_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH4_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH4_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH4_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH4_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH4_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH4_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH4_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH4_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH4_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH4_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH4_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH4_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH4_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH4_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH4_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH4_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH4_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH4_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH4_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH4_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH4_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH4_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH4_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH4_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH4_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH4_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH4_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH4_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH4_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH4_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH4_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH4_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH4_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH4_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH4_AL1_CTRL_OFFSET _u(0x00000110)
#define DMA_CH4_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH4_AL1_CTRL_RESET "-"
#define DMA_CH4_AL1_CTRL_MSB _u(31)
#define DMA_CH4_AL1_CTRL_LSB _u(0)
#define DMA_CH4_AL1_CTRL_ACCESS "RW"
#define DMA_CH4_AL1_READ_ADDR_OFFSET _u(0x00000114)
#define DMA_CH4_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH4_AL1_READ_ADDR_RESET "-"
#define DMA_CH4_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH4_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH4_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH4_AL1_WRITE_ADDR_OFFSET _u(0x00000118)
#define DMA_CH4_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH4_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH4_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH4_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH4_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000011c)
#define DMA_CH4_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH4_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH4_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH4_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH4_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH4_AL2_CTRL_OFFSET _u(0x00000120)
#define DMA_CH4_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH4_AL2_CTRL_RESET "-"
#define DMA_CH4_AL2_CTRL_MSB _u(31)
#define DMA_CH4_AL2_CTRL_LSB _u(0)
#define DMA_CH4_AL2_CTRL_ACCESS "RW"
#define DMA_CH4_AL2_TRANS_COUNT_OFFSET _u(0x00000124)
#define DMA_CH4_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH4_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH4_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH4_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH4_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH4_AL2_READ_ADDR_OFFSET _u(0x00000128)
#define DMA_CH4_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH4_AL2_READ_ADDR_RESET "-"
#define DMA_CH4_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH4_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH4_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000012c)
#define DMA_CH4_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH4_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH4_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH4_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH4_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH4_AL3_CTRL_OFFSET _u(0x00000130)
#define DMA_CH4_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH4_AL3_CTRL_RESET "-"
#define DMA_CH4_AL3_CTRL_MSB _u(31)
#define DMA_CH4_AL3_CTRL_LSB _u(0)
#define DMA_CH4_AL3_CTRL_ACCESS "RW"
#define DMA_CH4_AL3_WRITE_ADDR_OFFSET _u(0x00000134)
#define DMA_CH4_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH4_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH4_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH4_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH4_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH4_AL3_TRANS_COUNT_OFFSET _u(0x00000138)
#define DMA_CH4_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH4_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH4_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH4_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH4_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000013c)
#define DMA_CH4_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH4_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH4_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH4_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH4_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH5_READ_ADDR_OFFSET _u(0x00000140)
#define DMA_CH5_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH5_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH5_READ_ADDR_MSB _u(31)
#define DMA_CH5_READ_ADDR_LSB _u(0)
#define DMA_CH5_READ_ADDR_ACCESS "RW"
#define DMA_CH5_WRITE_ADDR_OFFSET _u(0x00000144)
#define DMA_CH5_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH5_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH5_WRITE_ADDR_MSB _u(31)
#define DMA_CH5_WRITE_ADDR_LSB _u(0)
#define DMA_CH5_WRITE_ADDR_ACCESS "RW"
#define DMA_CH5_TRANS_COUNT_OFFSET _u(0x00000148)
#define DMA_CH5_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH5_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH5_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH5_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH5_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH5_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH5_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH5_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH5_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH5_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH5_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH5_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH5_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH5_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH5_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_OFFSET _u(0x0000014c)
#define DMA_CH5_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH5_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH5_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH5_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH5_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH5_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH5_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH5_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH5_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH5_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH5_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH5_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH5_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH5_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH5_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH5_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH5_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH5_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH5_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH5_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH5_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH5_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH5_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH5_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH5_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH5_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH5_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH5_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH5_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH5_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH5_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH5_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH5_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH5_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH5_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH5_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH5_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH5_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH5_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH5_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH5_AL1_CTRL_OFFSET _u(0x00000150)
#define DMA_CH5_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH5_AL1_CTRL_RESET "-"
#define DMA_CH5_AL1_CTRL_MSB _u(31)
#define DMA_CH5_AL1_CTRL_LSB _u(0)
#define DMA_CH5_AL1_CTRL_ACCESS "RW"
#define DMA_CH5_AL1_READ_ADDR_OFFSET _u(0x00000154)
#define DMA_CH5_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH5_AL1_READ_ADDR_RESET "-"
#define DMA_CH5_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH5_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH5_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH5_AL1_WRITE_ADDR_OFFSET _u(0x00000158)
#define DMA_CH5_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH5_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH5_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH5_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH5_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000015c)
#define DMA_CH5_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH5_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH5_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH5_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH5_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH5_AL2_CTRL_OFFSET _u(0x00000160)
#define DMA_CH5_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH5_AL2_CTRL_RESET "-"
#define DMA_CH5_AL2_CTRL_MSB _u(31)
#define DMA_CH5_AL2_CTRL_LSB _u(0)
#define DMA_CH5_AL2_CTRL_ACCESS "RW"
#define DMA_CH5_AL2_TRANS_COUNT_OFFSET _u(0x00000164)
#define DMA_CH5_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH5_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH5_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH5_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH5_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH5_AL2_READ_ADDR_OFFSET _u(0x00000168)
#define DMA_CH5_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH5_AL2_READ_ADDR_RESET "-"
#define DMA_CH5_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH5_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH5_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000016c)
#define DMA_CH5_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH5_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH5_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH5_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH5_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH5_AL3_CTRL_OFFSET _u(0x00000170)
#define DMA_CH5_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH5_AL3_CTRL_RESET "-"
#define DMA_CH5_AL3_CTRL_MSB _u(31)
#define DMA_CH5_AL3_CTRL_LSB _u(0)
#define DMA_CH5_AL3_CTRL_ACCESS "RW"
#define DMA_CH5_AL3_WRITE_ADDR_OFFSET _u(0x00000174)
#define DMA_CH5_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH5_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH5_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH5_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH5_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH5_AL3_TRANS_COUNT_OFFSET _u(0x00000178)
#define DMA_CH5_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH5_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH5_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH5_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH5_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000017c)
#define DMA_CH5_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH5_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH5_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH5_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH5_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH6_READ_ADDR_OFFSET _u(0x00000180)
#define DMA_CH6_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH6_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH6_READ_ADDR_MSB _u(31)
#define DMA_CH6_READ_ADDR_LSB _u(0)
#define DMA_CH6_READ_ADDR_ACCESS "RW"
#define DMA_CH6_WRITE_ADDR_OFFSET _u(0x00000184)
#define DMA_CH6_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH6_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH6_WRITE_ADDR_MSB _u(31)
#define DMA_CH6_WRITE_ADDR_LSB _u(0)
#define DMA_CH6_WRITE_ADDR_ACCESS "RW"
#define DMA_CH6_TRANS_COUNT_OFFSET _u(0x00000188)
#define DMA_CH6_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH6_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH6_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH6_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH6_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH6_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH6_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH6_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH6_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH6_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH6_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH6_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH6_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH6_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH6_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_OFFSET _u(0x0000018c)
#define DMA_CH6_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH6_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH6_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH6_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH6_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH6_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH6_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH6_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH6_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH6_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH6_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH6_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH6_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH6_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH6_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH6_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH6_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH6_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH6_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH6_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH6_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH6_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH6_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH6_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH6_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH6_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH6_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH6_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH6_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH6_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH6_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH6_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH6_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH6_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH6_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH6_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH6_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH6_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH6_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH6_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH6_AL1_CTRL_OFFSET _u(0x00000190)
#define DMA_CH6_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH6_AL1_CTRL_RESET "-"
#define DMA_CH6_AL1_CTRL_MSB _u(31)
#define DMA_CH6_AL1_CTRL_LSB _u(0)
#define DMA_CH6_AL1_CTRL_ACCESS "RW"
#define DMA_CH6_AL1_READ_ADDR_OFFSET _u(0x00000194)
#define DMA_CH6_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH6_AL1_READ_ADDR_RESET "-"
#define DMA_CH6_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH6_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH6_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH6_AL1_WRITE_ADDR_OFFSET _u(0x00000198)
#define DMA_CH6_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH6_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH6_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH6_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH6_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000019c)
#define DMA_CH6_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH6_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH6_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH6_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH6_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH6_AL2_CTRL_OFFSET _u(0x000001a0)
#define DMA_CH6_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH6_AL2_CTRL_RESET "-"
#define DMA_CH6_AL2_CTRL_MSB _u(31)
#define DMA_CH6_AL2_CTRL_LSB _u(0)
#define DMA_CH6_AL2_CTRL_ACCESS "RW"
#define DMA_CH6_AL2_TRANS_COUNT_OFFSET _u(0x000001a4)
#define DMA_CH6_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH6_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH6_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH6_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH6_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH6_AL2_READ_ADDR_OFFSET _u(0x000001a8)
#define DMA_CH6_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH6_AL2_READ_ADDR_RESET "-"
#define DMA_CH6_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH6_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH6_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000001ac)
#define DMA_CH6_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH6_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH6_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH6_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH6_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH6_AL3_CTRL_OFFSET _u(0x000001b0)
#define DMA_CH6_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH6_AL3_CTRL_RESET "-"
#define DMA_CH6_AL3_CTRL_MSB _u(31)
#define DMA_CH6_AL3_CTRL_LSB _u(0)
#define DMA_CH6_AL3_CTRL_ACCESS "RW"
#define DMA_CH6_AL3_WRITE_ADDR_OFFSET _u(0x000001b4)
#define DMA_CH6_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH6_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH6_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH6_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH6_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH6_AL3_TRANS_COUNT_OFFSET _u(0x000001b8)
#define DMA_CH6_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH6_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH6_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH6_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH6_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET _u(0x000001bc)
#define DMA_CH6_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH6_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH6_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH6_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH6_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH7_READ_ADDR_OFFSET _u(0x000001c0)
#define DMA_CH7_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH7_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH7_READ_ADDR_MSB _u(31)
#define DMA_CH7_READ_ADDR_LSB _u(0)
#define DMA_CH7_READ_ADDR_ACCESS "RW"
#define DMA_CH7_WRITE_ADDR_OFFSET _u(0x000001c4)
#define DMA_CH7_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH7_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH7_WRITE_ADDR_MSB _u(31)
#define DMA_CH7_WRITE_ADDR_LSB _u(0)
#define DMA_CH7_WRITE_ADDR_ACCESS "RW"
#define DMA_CH7_TRANS_COUNT_OFFSET _u(0x000001c8)
#define DMA_CH7_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH7_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH7_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH7_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH7_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH7_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH7_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH7_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH7_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH7_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH7_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH7_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH7_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH7_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH7_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_OFFSET _u(0x000001cc)
#define DMA_CH7_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH7_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH7_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH7_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH7_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH7_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH7_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH7_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH7_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH7_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH7_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH7_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH7_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH7_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH7_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH7_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH7_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH7_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH7_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH7_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH7_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH7_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH7_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH7_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH7_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH7_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH7_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH7_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH7_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH7_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH7_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH7_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH7_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH7_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH7_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH7_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH7_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH7_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH7_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH7_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH7_AL1_CTRL_OFFSET _u(0x000001d0)
#define DMA_CH7_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH7_AL1_CTRL_RESET "-"
#define DMA_CH7_AL1_CTRL_MSB _u(31)
#define DMA_CH7_AL1_CTRL_LSB _u(0)
#define DMA_CH7_AL1_CTRL_ACCESS "RW"
#define DMA_CH7_AL1_READ_ADDR_OFFSET _u(0x000001d4)
#define DMA_CH7_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH7_AL1_READ_ADDR_RESET "-"
#define DMA_CH7_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH7_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH7_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH7_AL1_WRITE_ADDR_OFFSET _u(0x000001d8)
#define DMA_CH7_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH7_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH7_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH7_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH7_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000001dc)
#define DMA_CH7_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH7_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH7_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH7_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH7_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH7_AL2_CTRL_OFFSET _u(0x000001e0)
#define DMA_CH7_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH7_AL2_CTRL_RESET "-"
#define DMA_CH7_AL2_CTRL_MSB _u(31)
#define DMA_CH7_AL2_CTRL_LSB _u(0)
#define DMA_CH7_AL2_CTRL_ACCESS "RW"
#define DMA_CH7_AL2_TRANS_COUNT_OFFSET _u(0x000001e4)
#define DMA_CH7_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH7_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH7_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH7_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH7_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH7_AL2_READ_ADDR_OFFSET _u(0x000001e8)
#define DMA_CH7_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH7_AL2_READ_ADDR_RESET "-"
#define DMA_CH7_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH7_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH7_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000001ec)
#define DMA_CH7_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH7_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH7_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH7_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH7_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH7_AL3_CTRL_OFFSET _u(0x000001f0)
#define DMA_CH7_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH7_AL3_CTRL_RESET "-"
#define DMA_CH7_AL3_CTRL_MSB _u(31)
#define DMA_CH7_AL3_CTRL_LSB _u(0)
#define DMA_CH7_AL3_CTRL_ACCESS "RW"
#define DMA_CH7_AL3_WRITE_ADDR_OFFSET _u(0x000001f4)
#define DMA_CH7_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH7_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH7_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH7_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH7_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH7_AL3_TRANS_COUNT_OFFSET _u(0x000001f8)
#define DMA_CH7_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH7_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH7_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH7_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH7_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET _u(0x000001fc)
#define DMA_CH7_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH7_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH7_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH7_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH7_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH8_READ_ADDR_OFFSET _u(0x00000200)
#define DMA_CH8_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH8_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH8_READ_ADDR_MSB _u(31)
#define DMA_CH8_READ_ADDR_LSB _u(0)
#define DMA_CH8_READ_ADDR_ACCESS "RW"
#define DMA_CH8_WRITE_ADDR_OFFSET _u(0x00000204)
#define DMA_CH8_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH8_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH8_WRITE_ADDR_MSB _u(31)
#define DMA_CH8_WRITE_ADDR_LSB _u(0)
#define DMA_CH8_WRITE_ADDR_ACCESS "RW"
#define DMA_CH8_TRANS_COUNT_OFFSET _u(0x00000208)
#define DMA_CH8_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH8_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH8_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH8_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH8_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH8_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH8_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH8_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH8_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH8_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH8_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH8_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH8_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH8_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH8_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_OFFSET _u(0x0000020c)
#define DMA_CH8_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH8_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH8_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH8_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH8_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH8_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH8_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH8_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH8_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH8_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH8_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH8_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH8_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH8_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH8_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH8_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH8_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH8_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH8_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH8_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH8_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH8_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH8_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH8_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH8_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH8_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH8_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH8_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH8_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH8_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH8_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH8_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH8_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH8_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH8_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH8_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH8_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH8_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH8_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH8_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH8_AL1_CTRL_OFFSET _u(0x00000210)
#define DMA_CH8_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH8_AL1_CTRL_RESET "-"
#define DMA_CH8_AL1_CTRL_MSB _u(31)
#define DMA_CH8_AL1_CTRL_LSB _u(0)
#define DMA_CH8_AL1_CTRL_ACCESS "RW"
#define DMA_CH8_AL1_READ_ADDR_OFFSET _u(0x00000214)
#define DMA_CH8_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH8_AL1_READ_ADDR_RESET "-"
#define DMA_CH8_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH8_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH8_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH8_AL1_WRITE_ADDR_OFFSET _u(0x00000218)
#define DMA_CH8_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH8_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH8_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH8_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH8_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000021c)
#define DMA_CH8_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH8_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH8_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH8_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH8_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH8_AL2_CTRL_OFFSET _u(0x00000220)
#define DMA_CH8_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH8_AL2_CTRL_RESET "-"
#define DMA_CH8_AL2_CTRL_MSB _u(31)
#define DMA_CH8_AL2_CTRL_LSB _u(0)
#define DMA_CH8_AL2_CTRL_ACCESS "RW"
#define DMA_CH8_AL2_TRANS_COUNT_OFFSET _u(0x00000224)
#define DMA_CH8_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH8_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH8_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH8_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH8_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH8_AL2_READ_ADDR_OFFSET _u(0x00000228)
#define DMA_CH8_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH8_AL2_READ_ADDR_RESET "-"
#define DMA_CH8_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH8_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH8_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000022c)
#define DMA_CH8_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH8_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH8_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH8_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH8_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH8_AL3_CTRL_OFFSET _u(0x00000230)
#define DMA_CH8_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH8_AL3_CTRL_RESET "-"
#define DMA_CH8_AL3_CTRL_MSB _u(31)
#define DMA_CH8_AL3_CTRL_LSB _u(0)
#define DMA_CH8_AL3_CTRL_ACCESS "RW"
#define DMA_CH8_AL3_WRITE_ADDR_OFFSET _u(0x00000234)
#define DMA_CH8_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH8_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH8_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH8_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH8_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH8_AL3_TRANS_COUNT_OFFSET _u(0x00000238)
#define DMA_CH8_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH8_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH8_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH8_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH8_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000023c)
#define DMA_CH8_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH8_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH8_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH8_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH8_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH9_READ_ADDR_OFFSET _u(0x00000240)
#define DMA_CH9_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH9_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH9_READ_ADDR_MSB _u(31)
#define DMA_CH9_READ_ADDR_LSB _u(0)
#define DMA_CH9_READ_ADDR_ACCESS "RW"
#define DMA_CH9_WRITE_ADDR_OFFSET _u(0x00000244)
#define DMA_CH9_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH9_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH9_WRITE_ADDR_MSB _u(31)
#define DMA_CH9_WRITE_ADDR_LSB _u(0)
#define DMA_CH9_WRITE_ADDR_ACCESS "RW"
#define DMA_CH9_TRANS_COUNT_OFFSET _u(0x00000248)
#define DMA_CH9_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH9_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH9_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH9_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH9_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH9_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH9_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH9_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH9_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH9_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH9_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH9_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH9_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH9_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH9_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_OFFSET _u(0x0000024c)
#define DMA_CH9_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH9_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH9_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH9_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH9_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH9_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH9_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH9_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH9_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH9_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH9_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH9_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH9_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH9_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH9_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH9_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH9_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH9_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH9_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH9_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH9_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH9_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH9_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH9_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH9_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH9_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH9_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH9_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH9_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH9_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH9_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH9_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH9_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH9_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH9_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH9_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH9_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH9_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH9_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH9_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH9_AL1_CTRL_OFFSET _u(0x00000250)
#define DMA_CH9_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH9_AL1_CTRL_RESET "-"
#define DMA_CH9_AL1_CTRL_MSB _u(31)
#define DMA_CH9_AL1_CTRL_LSB _u(0)
#define DMA_CH9_AL1_CTRL_ACCESS "RW"
#define DMA_CH9_AL1_READ_ADDR_OFFSET _u(0x00000254)
#define DMA_CH9_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH9_AL1_READ_ADDR_RESET "-"
#define DMA_CH9_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH9_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH9_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH9_AL1_WRITE_ADDR_OFFSET _u(0x00000258)
#define DMA_CH9_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH9_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH9_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH9_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH9_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000025c)
#define DMA_CH9_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH9_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH9_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH9_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH9_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH9_AL2_CTRL_OFFSET _u(0x00000260)
#define DMA_CH9_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH9_AL2_CTRL_RESET "-"
#define DMA_CH9_AL2_CTRL_MSB _u(31)
#define DMA_CH9_AL2_CTRL_LSB _u(0)
#define DMA_CH9_AL2_CTRL_ACCESS "RW"
#define DMA_CH9_AL2_TRANS_COUNT_OFFSET _u(0x00000264)
#define DMA_CH9_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH9_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH9_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH9_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH9_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH9_AL2_READ_ADDR_OFFSET _u(0x00000268)
#define DMA_CH9_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH9_AL2_READ_ADDR_RESET "-"
#define DMA_CH9_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH9_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH9_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000026c)
#define DMA_CH9_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH9_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH9_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH9_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH9_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH9_AL3_CTRL_OFFSET _u(0x00000270)
#define DMA_CH9_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH9_AL3_CTRL_RESET "-"
#define DMA_CH9_AL3_CTRL_MSB _u(31)
#define DMA_CH9_AL3_CTRL_LSB _u(0)
#define DMA_CH9_AL3_CTRL_ACCESS "RW"
#define DMA_CH9_AL3_WRITE_ADDR_OFFSET _u(0x00000274)
#define DMA_CH9_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH9_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH9_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH9_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH9_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH9_AL3_TRANS_COUNT_OFFSET _u(0x00000278)
#define DMA_CH9_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH9_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH9_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH9_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH9_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000027c)
#define DMA_CH9_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH9_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH9_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH9_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH9_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH10_READ_ADDR_OFFSET _u(0x00000280)
#define DMA_CH10_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH10_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH10_READ_ADDR_MSB _u(31)
#define DMA_CH10_READ_ADDR_LSB _u(0)
#define DMA_CH10_READ_ADDR_ACCESS "RW"
#define DMA_CH10_WRITE_ADDR_OFFSET _u(0x00000284)
#define DMA_CH10_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH10_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH10_WRITE_ADDR_MSB _u(31)
#define DMA_CH10_WRITE_ADDR_LSB _u(0)
#define DMA_CH10_WRITE_ADDR_ACCESS "RW"
#define DMA_CH10_TRANS_COUNT_OFFSET _u(0x00000288)
#define DMA_CH10_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH10_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH10_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH10_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH10_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH10_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH10_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH10_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH10_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH10_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH10_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH10_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH10_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH10_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH10_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_OFFSET _u(0x0000028c)
#define DMA_CH10_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH10_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH10_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH10_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH10_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH10_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH10_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH10_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH10_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH10_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH10_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH10_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH10_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH10_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH10_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH10_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH10_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH10_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH10_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH10_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH10_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH10_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH10_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH10_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH10_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH10_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH10_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH10_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH10_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH10_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH10_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH10_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH10_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH10_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH10_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH10_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH10_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH10_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH10_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH10_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH10_AL1_CTRL_OFFSET _u(0x00000290)
#define DMA_CH10_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH10_AL1_CTRL_RESET "-"
#define DMA_CH10_AL1_CTRL_MSB _u(31)
#define DMA_CH10_AL1_CTRL_LSB _u(0)
#define DMA_CH10_AL1_CTRL_ACCESS "RW"
#define DMA_CH10_AL1_READ_ADDR_OFFSET _u(0x00000294)
#define DMA_CH10_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH10_AL1_READ_ADDR_RESET "-"
#define DMA_CH10_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH10_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH10_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH10_AL1_WRITE_ADDR_OFFSET _u(0x00000298)
#define DMA_CH10_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH10_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH10_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH10_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH10_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000029c)
#define DMA_CH10_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH10_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH10_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH10_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH10_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH10_AL2_CTRL_OFFSET _u(0x000002a0)
#define DMA_CH10_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH10_AL2_CTRL_RESET "-"
#define DMA_CH10_AL2_CTRL_MSB _u(31)
#define DMA_CH10_AL2_CTRL_LSB _u(0)
#define DMA_CH10_AL2_CTRL_ACCESS "RW"
#define DMA_CH10_AL2_TRANS_COUNT_OFFSET _u(0x000002a4)
#define DMA_CH10_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH10_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH10_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH10_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH10_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH10_AL2_READ_ADDR_OFFSET _u(0x000002a8)
#define DMA_CH10_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH10_AL2_READ_ADDR_RESET "-"
#define DMA_CH10_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH10_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH10_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000002ac)
#define DMA_CH10_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH10_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH10_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH10_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH10_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH10_AL3_CTRL_OFFSET _u(0x000002b0)
#define DMA_CH10_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH10_AL3_CTRL_RESET "-"
#define DMA_CH10_AL3_CTRL_MSB _u(31)
#define DMA_CH10_AL3_CTRL_LSB _u(0)
#define DMA_CH10_AL3_CTRL_ACCESS "RW"
#define DMA_CH10_AL3_WRITE_ADDR_OFFSET _u(0x000002b4)
#define DMA_CH10_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH10_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH10_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH10_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH10_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH10_AL3_TRANS_COUNT_OFFSET _u(0x000002b8)
#define DMA_CH10_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH10_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH10_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH10_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH10_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET _u(0x000002bc)
#define DMA_CH10_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH10_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH10_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH10_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH10_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH11_READ_ADDR_OFFSET _u(0x000002c0)
#define DMA_CH11_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH11_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH11_READ_ADDR_MSB _u(31)
#define DMA_CH11_READ_ADDR_LSB _u(0)
#define DMA_CH11_READ_ADDR_ACCESS "RW"
#define DMA_CH11_WRITE_ADDR_OFFSET _u(0x000002c4)
#define DMA_CH11_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH11_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH11_WRITE_ADDR_MSB _u(31)
#define DMA_CH11_WRITE_ADDR_LSB _u(0)
#define DMA_CH11_WRITE_ADDR_ACCESS "RW"
#define DMA_CH11_TRANS_COUNT_OFFSET _u(0x000002c8)
#define DMA_CH11_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH11_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH11_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH11_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH11_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH11_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH11_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH11_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH11_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH11_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH11_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH11_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH11_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH11_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH11_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_OFFSET _u(0x000002cc)
#define DMA_CH11_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH11_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH11_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH11_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH11_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH11_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH11_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH11_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH11_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH11_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH11_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH11_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH11_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH11_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH11_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH11_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH11_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH11_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH11_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH11_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH11_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH11_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH11_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH11_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH11_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH11_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH11_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH11_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH11_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH11_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH11_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH11_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH11_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH11_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH11_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH11_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH11_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH11_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH11_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH11_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH11_AL1_CTRL_OFFSET _u(0x000002d0)
#define DMA_CH11_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH11_AL1_CTRL_RESET "-"
#define DMA_CH11_AL1_CTRL_MSB _u(31)
#define DMA_CH11_AL1_CTRL_LSB _u(0)
#define DMA_CH11_AL1_CTRL_ACCESS "RW"
#define DMA_CH11_AL1_READ_ADDR_OFFSET _u(0x000002d4)
#define DMA_CH11_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH11_AL1_READ_ADDR_RESET "-"
#define DMA_CH11_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH11_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH11_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH11_AL1_WRITE_ADDR_OFFSET _u(0x000002d8)
#define DMA_CH11_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH11_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH11_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH11_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH11_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000002dc)
#define DMA_CH11_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH11_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH11_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH11_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH11_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH11_AL2_CTRL_OFFSET _u(0x000002e0)
#define DMA_CH11_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH11_AL2_CTRL_RESET "-"
#define DMA_CH11_AL2_CTRL_MSB _u(31)
#define DMA_CH11_AL2_CTRL_LSB _u(0)
#define DMA_CH11_AL2_CTRL_ACCESS "RW"
#define DMA_CH11_AL2_TRANS_COUNT_OFFSET _u(0x000002e4)
#define DMA_CH11_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH11_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH11_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH11_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH11_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH11_AL2_READ_ADDR_OFFSET _u(0x000002e8)
#define DMA_CH11_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH11_AL2_READ_ADDR_RESET "-"
#define DMA_CH11_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH11_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH11_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000002ec)
#define DMA_CH11_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH11_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH11_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH11_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH11_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH11_AL3_CTRL_OFFSET _u(0x000002f0)
#define DMA_CH11_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH11_AL3_CTRL_RESET "-"
#define DMA_CH11_AL3_CTRL_MSB _u(31)
#define DMA_CH11_AL3_CTRL_LSB _u(0)
#define DMA_CH11_AL3_CTRL_ACCESS "RW"
#define DMA_CH11_AL3_WRITE_ADDR_OFFSET _u(0x000002f4)
#define DMA_CH11_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH11_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH11_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH11_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH11_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH11_AL3_TRANS_COUNT_OFFSET _u(0x000002f8)
#define DMA_CH11_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH11_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH11_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH11_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH11_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET _u(0x000002fc)
#define DMA_CH11_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH11_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH11_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH11_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH11_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH12_READ_ADDR_OFFSET _u(0x00000300)
#define DMA_CH12_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH12_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH12_READ_ADDR_MSB _u(31)
#define DMA_CH12_READ_ADDR_LSB _u(0)
#define DMA_CH12_READ_ADDR_ACCESS "RW"
#define DMA_CH12_WRITE_ADDR_OFFSET _u(0x00000304)
#define DMA_CH12_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH12_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH12_WRITE_ADDR_MSB _u(31)
#define DMA_CH12_WRITE_ADDR_LSB _u(0)
#define DMA_CH12_WRITE_ADDR_ACCESS "RW"
#define DMA_CH12_TRANS_COUNT_OFFSET _u(0x00000308)
#define DMA_CH12_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH12_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH12_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH12_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH12_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH12_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH12_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH12_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH12_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH12_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH12_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH12_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH12_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH12_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH12_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_OFFSET _u(0x0000030c)
#define DMA_CH12_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH12_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH12_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH12_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH12_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH12_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH12_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH12_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH12_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH12_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH12_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH12_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH12_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH12_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH12_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH12_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH12_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH12_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH12_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH12_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH12_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH12_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH12_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH12_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH12_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH12_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH12_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH12_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH12_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH12_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH12_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH12_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH12_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH12_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH12_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH12_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH12_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH12_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH12_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH12_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH12_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH12_AL1_CTRL_OFFSET _u(0x00000310)
#define DMA_CH12_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH12_AL1_CTRL_RESET "-"
#define DMA_CH12_AL1_CTRL_MSB _u(31)
#define DMA_CH12_AL1_CTRL_LSB _u(0)
#define DMA_CH12_AL1_CTRL_ACCESS "RW"
#define DMA_CH12_AL1_READ_ADDR_OFFSET _u(0x00000314)
#define DMA_CH12_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH12_AL1_READ_ADDR_RESET "-"
#define DMA_CH12_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH12_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH12_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH12_AL1_WRITE_ADDR_OFFSET _u(0x00000318)
#define DMA_CH12_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH12_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH12_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH12_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH12_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH12_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000031c)
#define DMA_CH12_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH12_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH12_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH12_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH12_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH12_AL2_CTRL_OFFSET _u(0x00000320)
#define DMA_CH12_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH12_AL2_CTRL_RESET "-"
#define DMA_CH12_AL2_CTRL_MSB _u(31)
#define DMA_CH12_AL2_CTRL_LSB _u(0)
#define DMA_CH12_AL2_CTRL_ACCESS "RW"
#define DMA_CH12_AL2_TRANS_COUNT_OFFSET _u(0x00000324)
#define DMA_CH12_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH12_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH12_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH12_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH12_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH12_AL2_READ_ADDR_OFFSET _u(0x00000328)
#define DMA_CH12_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH12_AL2_READ_ADDR_RESET "-"
#define DMA_CH12_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH12_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH12_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH12_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000032c)
#define DMA_CH12_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH12_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH12_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH12_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH12_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH12_AL3_CTRL_OFFSET _u(0x00000330)
#define DMA_CH12_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH12_AL3_CTRL_RESET "-"
#define DMA_CH12_AL3_CTRL_MSB _u(31)
#define DMA_CH12_AL3_CTRL_LSB _u(0)
#define DMA_CH12_AL3_CTRL_ACCESS "RW"
#define DMA_CH12_AL3_WRITE_ADDR_OFFSET _u(0x00000334)
#define DMA_CH12_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH12_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH12_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH12_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH12_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH12_AL3_TRANS_COUNT_OFFSET _u(0x00000338)
#define DMA_CH12_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH12_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH12_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH12_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH12_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH12_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000033c)
#define DMA_CH12_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH12_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH12_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH12_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH12_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH13_READ_ADDR_OFFSET _u(0x00000340)
#define DMA_CH13_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH13_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH13_READ_ADDR_MSB _u(31)
#define DMA_CH13_READ_ADDR_LSB _u(0)
#define DMA_CH13_READ_ADDR_ACCESS "RW"
#define DMA_CH13_WRITE_ADDR_OFFSET _u(0x00000344)
#define DMA_CH13_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH13_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH13_WRITE_ADDR_MSB _u(31)
#define DMA_CH13_WRITE_ADDR_LSB _u(0)
#define DMA_CH13_WRITE_ADDR_ACCESS "RW"
#define DMA_CH13_TRANS_COUNT_OFFSET _u(0x00000348)
#define DMA_CH13_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH13_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH13_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH13_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH13_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH13_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH13_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH13_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH13_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH13_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH13_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH13_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH13_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH13_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH13_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_OFFSET _u(0x0000034c)
#define DMA_CH13_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH13_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH13_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH13_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH13_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH13_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH13_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH13_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH13_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH13_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH13_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH13_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH13_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH13_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH13_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH13_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH13_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH13_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH13_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH13_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH13_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH13_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH13_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH13_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH13_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH13_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH13_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH13_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH13_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH13_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH13_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH13_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH13_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH13_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH13_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH13_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH13_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH13_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH13_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH13_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH13_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH13_AL1_CTRL_OFFSET _u(0x00000350)
#define DMA_CH13_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH13_AL1_CTRL_RESET "-"
#define DMA_CH13_AL1_CTRL_MSB _u(31)
#define DMA_CH13_AL1_CTRL_LSB _u(0)
#define DMA_CH13_AL1_CTRL_ACCESS "RW"
#define DMA_CH13_AL1_READ_ADDR_OFFSET _u(0x00000354)
#define DMA_CH13_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH13_AL1_READ_ADDR_RESET "-"
#define DMA_CH13_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH13_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH13_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH13_AL1_WRITE_ADDR_OFFSET _u(0x00000358)
#define DMA_CH13_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH13_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH13_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH13_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH13_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH13_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000035c)
#define DMA_CH13_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH13_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH13_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH13_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH13_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH13_AL2_CTRL_OFFSET _u(0x00000360)
#define DMA_CH13_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH13_AL2_CTRL_RESET "-"
#define DMA_CH13_AL2_CTRL_MSB _u(31)
#define DMA_CH13_AL2_CTRL_LSB _u(0)
#define DMA_CH13_AL2_CTRL_ACCESS "RW"
#define DMA_CH13_AL2_TRANS_COUNT_OFFSET _u(0x00000364)
#define DMA_CH13_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH13_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH13_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH13_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH13_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH13_AL2_READ_ADDR_OFFSET _u(0x00000368)
#define DMA_CH13_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH13_AL2_READ_ADDR_RESET "-"
#define DMA_CH13_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH13_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH13_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH13_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000036c)
#define DMA_CH13_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH13_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH13_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH13_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH13_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH13_AL3_CTRL_OFFSET _u(0x00000370)
#define DMA_CH13_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH13_AL3_CTRL_RESET "-"
#define DMA_CH13_AL3_CTRL_MSB _u(31)
#define DMA_CH13_AL3_CTRL_LSB _u(0)
#define DMA_CH13_AL3_CTRL_ACCESS "RW"
#define DMA_CH13_AL3_WRITE_ADDR_OFFSET _u(0x00000374)
#define DMA_CH13_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH13_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH13_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH13_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH13_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH13_AL3_TRANS_COUNT_OFFSET _u(0x00000378)
#define DMA_CH13_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH13_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH13_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH13_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH13_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH13_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000037c)
#define DMA_CH13_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH13_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH13_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH13_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH13_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH14_READ_ADDR_OFFSET _u(0x00000380)
#define DMA_CH14_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH14_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH14_READ_ADDR_MSB _u(31)
#define DMA_CH14_READ_ADDR_LSB _u(0)
#define DMA_CH14_READ_ADDR_ACCESS "RW"
#define DMA_CH14_WRITE_ADDR_OFFSET _u(0x00000384)
#define DMA_CH14_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH14_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH14_WRITE_ADDR_MSB _u(31)
#define DMA_CH14_WRITE_ADDR_LSB _u(0)
#define DMA_CH14_WRITE_ADDR_ACCESS "RW"
#define DMA_CH14_TRANS_COUNT_OFFSET _u(0x00000388)
#define DMA_CH14_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH14_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH14_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH14_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH14_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH14_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH14_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH14_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH14_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH14_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH14_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH14_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH14_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH14_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH14_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_OFFSET _u(0x0000038c)
#define DMA_CH14_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH14_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH14_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH14_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH14_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH14_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH14_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH14_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH14_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH14_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH14_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH14_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH14_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH14_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH14_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH14_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH14_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH14_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH14_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH14_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH14_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH14_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH14_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH14_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH14_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH14_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH14_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH14_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH14_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH14_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH14_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH14_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH14_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH14_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH14_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH14_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH14_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH14_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH14_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH14_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH14_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH14_AL1_CTRL_OFFSET _u(0x00000390)
#define DMA_CH14_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH14_AL1_CTRL_RESET "-"
#define DMA_CH14_AL1_CTRL_MSB _u(31)
#define DMA_CH14_AL1_CTRL_LSB _u(0)
#define DMA_CH14_AL1_CTRL_ACCESS "RW"
#define DMA_CH14_AL1_READ_ADDR_OFFSET _u(0x00000394)
#define DMA_CH14_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH14_AL1_READ_ADDR_RESET "-"
#define DMA_CH14_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH14_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH14_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH14_AL1_WRITE_ADDR_OFFSET _u(0x00000398)
#define DMA_CH14_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH14_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH14_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH14_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH14_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH14_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000039c)
#define DMA_CH14_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH14_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH14_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH14_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH14_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH14_AL2_CTRL_OFFSET _u(0x000003a0)
#define DMA_CH14_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH14_AL2_CTRL_RESET "-"
#define DMA_CH14_AL2_CTRL_MSB _u(31)
#define DMA_CH14_AL2_CTRL_LSB _u(0)
#define DMA_CH14_AL2_CTRL_ACCESS "RW"
#define DMA_CH14_AL2_TRANS_COUNT_OFFSET _u(0x000003a4)
#define DMA_CH14_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH14_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH14_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH14_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH14_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH14_AL2_READ_ADDR_OFFSET _u(0x000003a8)
#define DMA_CH14_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH14_AL2_READ_ADDR_RESET "-"
#define DMA_CH14_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH14_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH14_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH14_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000003ac)
#define DMA_CH14_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH14_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH14_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH14_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH14_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH14_AL3_CTRL_OFFSET _u(0x000003b0)
#define DMA_CH14_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH14_AL3_CTRL_RESET "-"
#define DMA_CH14_AL3_CTRL_MSB _u(31)
#define DMA_CH14_AL3_CTRL_LSB _u(0)
#define DMA_CH14_AL3_CTRL_ACCESS "RW"
#define DMA_CH14_AL3_WRITE_ADDR_OFFSET _u(0x000003b4)
#define DMA_CH14_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH14_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH14_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH14_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH14_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH14_AL3_TRANS_COUNT_OFFSET _u(0x000003b8)
#define DMA_CH14_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH14_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH14_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH14_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH14_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH14_AL3_READ_ADDR_TRIG_OFFSET _u(0x000003bc)
#define DMA_CH14_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH14_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH14_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH14_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH14_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_CH15_READ_ADDR_OFFSET _u(0x000003c0)
#define DMA_CH15_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH15_READ_ADDR_RESET _u(0x00000000)
#define DMA_CH15_READ_ADDR_MSB _u(31)
#define DMA_CH15_READ_ADDR_LSB _u(0)
#define DMA_CH15_READ_ADDR_ACCESS "RW"
#define DMA_CH15_WRITE_ADDR_OFFSET _u(0x000003c4)
#define DMA_CH15_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH15_WRITE_ADDR_RESET _u(0x00000000)
#define DMA_CH15_WRITE_ADDR_MSB _u(31)
#define DMA_CH15_WRITE_ADDR_LSB _u(0)
#define DMA_CH15_WRITE_ADDR_ACCESS "RW"
#define DMA_CH15_TRANS_COUNT_OFFSET _u(0x000003c8)
#define DMA_CH15_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH15_TRANS_COUNT_RESET _u(0x00000000)
#define DMA_CH15_TRANS_COUNT_MODE_RESET _u(0x0)
#define DMA_CH15_TRANS_COUNT_MODE_BITS _u(0xf0000000)
#define DMA_CH15_TRANS_COUNT_MODE_MSB _u(31)
#define DMA_CH15_TRANS_COUNT_MODE_LSB _u(28)
#define DMA_CH15_TRANS_COUNT_MODE_ACCESS "RW"
#define DMA_CH15_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)
#define DMA_CH15_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)
#define DMA_CH15_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)
#define DMA_CH15_TRANS_COUNT_COUNT_RESET _u(0x0000000)
#define DMA_CH15_TRANS_COUNT_COUNT_BITS _u(0x0fffffff)
#define DMA_CH15_TRANS_COUNT_COUNT_MSB _u(27)
#define DMA_CH15_TRANS_COUNT_COUNT_LSB _u(0)
#define DMA_CH15_TRANS_COUNT_COUNT_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_OFFSET _u(0x000003cc)
#define DMA_CH15_CTRL_TRIG_BITS _u(0xe7ffffff)
#define DMA_CH15_CTRL_TRIG_RESET _u(0x00000000)
#define DMA_CH15_CTRL_TRIG_AHB_ERROR_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_AHB_ERROR_BITS _u(0x80000000)
#define DMA_CH15_CTRL_TRIG_AHB_ERROR_MSB _u(31)
#define DMA_CH15_CTRL_TRIG_AHB_ERROR_LSB _u(31)
#define DMA_CH15_CTRL_TRIG_AHB_ERROR_ACCESS "RO"
#define DMA_CH15_CTRL_TRIG_READ_ERROR_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_READ_ERROR_BITS _u(0x40000000)
#define DMA_CH15_CTRL_TRIG_READ_ERROR_MSB _u(30)
#define DMA_CH15_CTRL_TRIG_READ_ERROR_LSB _u(30)
#define DMA_CH15_CTRL_TRIG_READ_ERROR_ACCESS "WC"
#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_BITS _u(0x20000000)
#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_MSB _u(29)
#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_LSB _u(29)
#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_ACCESS "WC"
#define DMA_CH15_CTRL_TRIG_BUSY_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_BUSY_BITS _u(0x04000000)
#define DMA_CH15_CTRL_TRIG_BUSY_MSB _u(26)
#define DMA_CH15_CTRL_TRIG_BUSY_LSB _u(26)
#define DMA_CH15_CTRL_TRIG_BUSY_ACCESS "RO"
#define DMA_CH15_CTRL_TRIG_SNIFF_EN_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_SNIFF_EN_BITS _u(0x02000000)
#define DMA_CH15_CTRL_TRIG_SNIFF_EN_MSB _u(25)
#define DMA_CH15_CTRL_TRIG_SNIFF_EN_LSB _u(25)
#define DMA_CH15_CTRL_TRIG_SNIFF_EN_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_BSWAP_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_BSWAP_BITS _u(0x01000000)
#define DMA_CH15_CTRL_TRIG_BSWAP_MSB _u(24)
#define DMA_CH15_CTRL_TRIG_BSWAP_LSB _u(24)
#define DMA_CH15_CTRL_TRIG_BSWAP_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_BITS _u(0x00800000)
#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_MSB _u(23)
#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_LSB _u(23)
#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_RESET _u(0x00)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_BITS _u(0x007e0000)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_MSB _u(22)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_LSB _u(17)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)
#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)
#define DMA_CH15_CTRL_TRIG_CHAIN_TO_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_CHAIN_TO_BITS _u(0x0001e000)
#define DMA_CH15_CTRL_TRIG_CHAIN_TO_MSB _u(16)
#define DMA_CH15_CTRL_TRIG_CHAIN_TO_LSB _u(13)
#define DMA_CH15_CTRL_TRIG_CHAIN_TO_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_RING_SEL_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_RING_SEL_BITS _u(0x00001000)
#define DMA_CH15_CTRL_TRIG_RING_SEL_MSB _u(12)
#define DMA_CH15_CTRL_TRIG_RING_SEL_LSB _u(12)
#define DMA_CH15_CTRL_TRIG_RING_SEL_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_RING_SIZE_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_RING_SIZE_BITS _u(0x00000f00)
#define DMA_CH15_CTRL_TRIG_RING_SIZE_MSB _u(11)
#define DMA_CH15_CTRL_TRIG_RING_SIZE_LSB _u(8)
#define DMA_CH15_CTRL_TRIG_RING_SIZE_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_BITS _u(0x00000080)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_MSB _u(7)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_LSB _u(7)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_BITS _u(0x00000040)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_MSB _u(6)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_LSB _u(6)
#define DMA_CH15_CTRL_TRIG_INCR_WRITE_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_BITS _u(0x00000020)
#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_MSB _u(5)
#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_LSB _u(5)
#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_INCR_READ_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_INCR_READ_BITS _u(0x00000010)
#define DMA_CH15_CTRL_TRIG_INCR_READ_MSB _u(4)
#define DMA_CH15_CTRL_TRIG_INCR_READ_LSB _u(4)
#define DMA_CH15_CTRL_TRIG_INCR_READ_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_BITS _u(0x0000000c)
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_MSB _u(3)
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_LSB _u(2)
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)
#define DMA_CH15_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)
#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_BITS _u(0x00000002)
#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_MSB _u(1)
#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_LSB _u(1)
#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_ACCESS "RW"
#define DMA_CH15_CTRL_TRIG_EN_RESET _u(0x0)
#define DMA_CH15_CTRL_TRIG_EN_BITS _u(0x00000001)
#define DMA_CH15_CTRL_TRIG_EN_MSB _u(0)
#define DMA_CH15_CTRL_TRIG_EN_LSB _u(0)
#define DMA_CH15_CTRL_TRIG_EN_ACCESS "RW"
#define DMA_CH15_AL1_CTRL_OFFSET _u(0x000003d0)
#define DMA_CH15_AL1_CTRL_BITS _u(0xffffffff)
#define DMA_CH15_AL1_CTRL_RESET "-"
#define DMA_CH15_AL1_CTRL_MSB _u(31)
#define DMA_CH15_AL1_CTRL_LSB _u(0)
#define DMA_CH15_AL1_CTRL_ACCESS "RW"
#define DMA_CH15_AL1_READ_ADDR_OFFSET _u(0x000003d4)
#define DMA_CH15_AL1_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH15_AL1_READ_ADDR_RESET "-"
#define DMA_CH15_AL1_READ_ADDR_MSB _u(31)
#define DMA_CH15_AL1_READ_ADDR_LSB _u(0)
#define DMA_CH15_AL1_READ_ADDR_ACCESS "RW"
#define DMA_CH15_AL1_WRITE_ADDR_OFFSET _u(0x000003d8)
#define DMA_CH15_AL1_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH15_AL1_WRITE_ADDR_RESET "-"
#define DMA_CH15_AL1_WRITE_ADDR_MSB _u(31)
#define DMA_CH15_AL1_WRITE_ADDR_LSB _u(0)
#define DMA_CH15_AL1_WRITE_ADDR_ACCESS "RW"
#define DMA_CH15_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000003dc)
#define DMA_CH15_AL1_TRANS_COUNT_TRIG_BITS _u(0xffffffff)
#define DMA_CH15_AL1_TRANS_COUNT_TRIG_RESET "-"
#define DMA_CH15_AL1_TRANS_COUNT_TRIG_MSB _u(31)
#define DMA_CH15_AL1_TRANS_COUNT_TRIG_LSB _u(0)
#define DMA_CH15_AL1_TRANS_COUNT_TRIG_ACCESS "RW"
#define DMA_CH15_AL2_CTRL_OFFSET _u(0x000003e0)
#define DMA_CH15_AL2_CTRL_BITS _u(0xffffffff)
#define DMA_CH15_AL2_CTRL_RESET "-"
#define DMA_CH15_AL2_CTRL_MSB _u(31)
#define DMA_CH15_AL2_CTRL_LSB _u(0)
#define DMA_CH15_AL2_CTRL_ACCESS "RW"
#define DMA_CH15_AL2_TRANS_COUNT_OFFSET _u(0x000003e4)
#define DMA_CH15_AL2_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH15_AL2_TRANS_COUNT_RESET "-"
#define DMA_CH15_AL2_TRANS_COUNT_MSB _u(31)
#define DMA_CH15_AL2_TRANS_COUNT_LSB _u(0)
#define DMA_CH15_AL2_TRANS_COUNT_ACCESS "RW"
#define DMA_CH15_AL2_READ_ADDR_OFFSET _u(0x000003e8)
#define DMA_CH15_AL2_READ_ADDR_BITS _u(0xffffffff)
#define DMA_CH15_AL2_READ_ADDR_RESET "-"
#define DMA_CH15_AL2_READ_ADDR_MSB _u(31)
#define DMA_CH15_AL2_READ_ADDR_LSB _u(0)
#define DMA_CH15_AL2_READ_ADDR_ACCESS "RW"
#define DMA_CH15_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000003ec)
#define DMA_CH15_AL2_WRITE_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH15_AL2_WRITE_ADDR_TRIG_RESET "-"
#define DMA_CH15_AL2_WRITE_ADDR_TRIG_MSB _u(31)
#define DMA_CH15_AL2_WRITE_ADDR_TRIG_LSB _u(0)
#define DMA_CH15_AL2_WRITE_ADDR_TRIG_ACCESS "RW"
#define DMA_CH15_AL3_CTRL_OFFSET _u(0x000003f0)
#define DMA_CH15_AL3_CTRL_BITS _u(0xffffffff)
#define DMA_CH15_AL3_CTRL_RESET "-"
#define DMA_CH15_AL3_CTRL_MSB _u(31)
#define DMA_CH15_AL3_CTRL_LSB _u(0)
#define DMA_CH15_AL3_CTRL_ACCESS "RW"
#define DMA_CH15_AL3_WRITE_ADDR_OFFSET _u(0x000003f4)
#define DMA_CH15_AL3_WRITE_ADDR_BITS _u(0xffffffff)
#define DMA_CH15_AL3_WRITE_ADDR_RESET "-"
#define DMA_CH15_AL3_WRITE_ADDR_MSB _u(31)
#define DMA_CH15_AL3_WRITE_ADDR_LSB _u(0)
#define DMA_CH15_AL3_WRITE_ADDR_ACCESS "RW"
#define DMA_CH15_AL3_TRANS_COUNT_OFFSET _u(0x000003f8)
#define DMA_CH15_AL3_TRANS_COUNT_BITS _u(0xffffffff)
#define DMA_CH15_AL3_TRANS_COUNT_RESET "-"
#define DMA_CH15_AL3_TRANS_COUNT_MSB _u(31)
#define DMA_CH15_AL3_TRANS_COUNT_LSB _u(0)
#define DMA_CH15_AL3_TRANS_COUNT_ACCESS "RW"
#define DMA_CH15_AL3_READ_ADDR_TRIG_OFFSET _u(0x000003fc)
#define DMA_CH15_AL3_READ_ADDR_TRIG_BITS _u(0xffffffff)
#define DMA_CH15_AL3_READ_ADDR_TRIG_RESET "-"
#define DMA_CH15_AL3_READ_ADDR_TRIG_MSB _u(31)
#define DMA_CH15_AL3_READ_ADDR_TRIG_LSB _u(0)
#define DMA_CH15_AL3_READ_ADDR_TRIG_ACCESS "RW"
#define DMA_INTR_OFFSET _u(0x00000400)
#define DMA_INTR_BITS _u(0x0000ffff)
#define DMA_INTR_RESET _u(0x00000000)
#define DMA_INTR_MSB _u(15)
#define DMA_INTR_LSB _u(0)
#define DMA_INTR_ACCESS "WC"
#define DMA_INTE0_OFFSET _u(0x00000404)
#define DMA_INTE0_BITS _u(0x0000ffff)
#define DMA_INTE0_RESET _u(0x00000000)
#define DMA_INTE0_MSB _u(15)
#define DMA_INTE0_LSB _u(0)
#define DMA_INTE0_ACCESS "RW"
#define DMA_INTF0_OFFSET _u(0x00000408)
#define DMA_INTF0_BITS _u(0x0000ffff)
#define DMA_INTF0_RESET _u(0x00000000)
#define DMA_INTF0_MSB _u(15)
#define DMA_INTF0_LSB _u(0)
#define DMA_INTF0_ACCESS "RW"
#define DMA_INTS0_OFFSET _u(0x0000040c)
#define DMA_INTS0_BITS _u(0x0000ffff)
#define DMA_INTS0_RESET _u(0x00000000)
#define DMA_INTS0_MSB _u(15)
#define DMA_INTS0_LSB _u(0)
#define DMA_INTS0_ACCESS "WC"
#define DMA_INTE1_OFFSET _u(0x00000414)
#define DMA_INTE1_BITS _u(0x0000ffff)
#define DMA_INTE1_RESET _u(0x00000000)
#define DMA_INTE1_MSB _u(15)
#define DMA_INTE1_LSB _u(0)
#define DMA_INTE1_ACCESS "RW"
#define DMA_INTF1_OFFSET _u(0x00000418)
#define DMA_INTF1_BITS _u(0x0000ffff)
#define DMA_INTF1_RESET _u(0x00000000)
#define DMA_INTF1_MSB _u(15)
#define DMA_INTF1_LSB _u(0)
#define DMA_INTF1_ACCESS "RW"
#define DMA_INTS1_OFFSET _u(0x0000041c)
#define DMA_INTS1_BITS _u(0x0000ffff)
#define DMA_INTS1_RESET _u(0x00000000)
#define DMA_INTS1_MSB _u(15)
#define DMA_INTS1_LSB _u(0)
#define DMA_INTS1_ACCESS "WC"
#define DMA_INTE2_OFFSET _u(0x00000424)
#define DMA_INTE2_BITS _u(0x0000ffff)
#define DMA_INTE2_RESET _u(0x00000000)
#define DMA_INTE2_MSB _u(15)
#define DMA_INTE2_LSB _u(0)
#define DMA_INTE2_ACCESS "RW"
#define DMA_INTF2_OFFSET _u(0x00000428)
#define DMA_INTF2_BITS _u(0x0000ffff)
#define DMA_INTF2_RESET _u(0x00000000)
#define DMA_INTF2_MSB _u(15)
#define DMA_INTF2_LSB _u(0)
#define DMA_INTF2_ACCESS "RW"
#define DMA_INTS2_OFFSET _u(0x0000042c)
#define DMA_INTS2_BITS _u(0x0000ffff)
#define DMA_INTS2_RESET _u(0x00000000)
#define DMA_INTS2_MSB _u(15)
#define DMA_INTS2_LSB _u(0)
#define DMA_INTS2_ACCESS "WC"
#define DMA_INTE3_OFFSET _u(0x00000434)
#define DMA_INTE3_BITS _u(0x0000ffff)
#define DMA_INTE3_RESET _u(0x00000000)
#define DMA_INTE3_MSB _u(15)
#define DMA_INTE3_LSB _u(0)
#define DMA_INTE3_ACCESS "RW"
#define DMA_INTF3_OFFSET _u(0x00000438)
#define DMA_INTF3_BITS _u(0x0000ffff)
#define DMA_INTF3_RESET _u(0x00000000)
#define DMA_INTF3_MSB _u(15)
#define DMA_INTF3_LSB _u(0)
#define DMA_INTF3_ACCESS "RW"
#define DMA_INTS3_OFFSET _u(0x0000043c)
#define DMA_INTS3_BITS _u(0x0000ffff)
#define DMA_INTS3_RESET _u(0x00000000)
#define DMA_INTS3_MSB _u(15)
#define DMA_INTS3_LSB _u(0)
#define DMA_INTS3_ACCESS "WC"
#define DMA_TIMER0_OFFSET _u(0x00000440)
#define DMA_TIMER0_BITS _u(0xffffffff)
#define DMA_TIMER0_RESET _u(0x00000000)
#define DMA_TIMER0_X_RESET _u(0x0000)
#define DMA_TIMER0_X_BITS _u(0xffff0000)
#define DMA_TIMER0_X_MSB _u(31)
#define DMA_TIMER0_X_LSB _u(16)
#define DMA_TIMER0_X_ACCESS "RW"
#define DMA_TIMER0_Y_RESET _u(0x0000)
#define DMA_TIMER0_Y_BITS _u(0x0000ffff)
#define DMA_TIMER0_Y_MSB _u(15)
#define DMA_TIMER0_Y_LSB _u(0)
#define DMA_TIMER0_Y_ACCESS "RW"
#define DMA_TIMER1_OFFSET _u(0x00000444)
#define DMA_TIMER1_BITS _u(0xffffffff)
#define DMA_TIMER1_RESET _u(0x00000000)
#define DMA_TIMER1_X_RESET _u(0x0000)
#define DMA_TIMER1_X_BITS _u(0xffff0000)
#define DMA_TIMER1_X_MSB _u(31)
#define DMA_TIMER1_X_LSB _u(16)
#define DMA_TIMER1_X_ACCESS "RW"
#define DMA_TIMER1_Y_RESET _u(0x0000)
#define DMA_TIMER1_Y_BITS _u(0x0000ffff)
#define DMA_TIMER1_Y_MSB _u(15)
#define DMA_TIMER1_Y_LSB _u(0)
#define DMA_TIMER1_Y_ACCESS "RW"
#define DMA_TIMER2_OFFSET _u(0x00000448)
#define DMA_TIMER2_BITS _u(0xffffffff)
#define DMA_TIMER2_RESET _u(0x00000000)
#define DMA_TIMER2_X_RESET _u(0x0000)
#define DMA_TIMER2_X_BITS _u(0xffff0000)
#define DMA_TIMER2_X_MSB _u(31)
#define DMA_TIMER2_X_LSB _u(16)
#define DMA_TIMER2_X_ACCESS "RW"
#define DMA_TIMER2_Y_RESET _u(0x0000)
#define DMA_TIMER2_Y_BITS _u(0x0000ffff)
#define DMA_TIMER2_Y_MSB _u(15)
#define DMA_TIMER2_Y_LSB _u(0)
#define DMA_TIMER2_Y_ACCESS "RW"
#define DMA_TIMER3_OFFSET _u(0x0000044c)
#define DMA_TIMER3_BITS _u(0xffffffff)
#define DMA_TIMER3_RESET _u(0x00000000)
#define DMA_TIMER3_X_RESET _u(0x0000)
#define DMA_TIMER3_X_BITS _u(0xffff0000)
#define DMA_TIMER3_X_MSB _u(31)
#define DMA_TIMER3_X_LSB _u(16)
#define DMA_TIMER3_X_ACCESS "RW"
#define DMA_TIMER3_Y_RESET _u(0x0000)
#define DMA_TIMER3_Y_BITS _u(0x0000ffff)
#define DMA_TIMER3_Y_MSB _u(15)
#define DMA_TIMER3_Y_LSB _u(0)
#define DMA_TIMER3_Y_ACCESS "RW"
#define DMA_MULTI_CHAN_TRIGGER_OFFSET _u(0x00000450)
#define DMA_MULTI_CHAN_TRIGGER_BITS _u(0x0000ffff)
#define DMA_MULTI_CHAN_TRIGGER_RESET _u(0x00000000)
#define DMA_MULTI_CHAN_TRIGGER_MSB _u(15)
#define DMA_MULTI_CHAN_TRIGGER_LSB _u(0)
#define DMA_MULTI_CHAN_TRIGGER_ACCESS "SC"
#define DMA_SNIFF_CTRL_OFFSET _u(0x00000454)
#define DMA_SNIFF_CTRL_BITS _u(0x00000fff)
#define DMA_SNIFF_CTRL_RESET _u(0x00000000)
#define DMA_SNIFF_CTRL_OUT_INV_RESET _u(0x0)
#define DMA_SNIFF_CTRL_OUT_INV_BITS _u(0x00000800)
#define DMA_SNIFF_CTRL_OUT_INV_MSB _u(11)
#define DMA_SNIFF_CTRL_OUT_INV_LSB _u(11)
#define DMA_SNIFF_CTRL_OUT_INV_ACCESS "RW"
#define DMA_SNIFF_CTRL_OUT_REV_RESET _u(0x0)
#define DMA_SNIFF_CTRL_OUT_REV_BITS _u(0x00000400)
#define DMA_SNIFF_CTRL_OUT_REV_MSB _u(10)
#define DMA_SNIFF_CTRL_OUT_REV_LSB _u(10)
#define DMA_SNIFF_CTRL_OUT_REV_ACCESS "RW"
#define DMA_SNIFF_CTRL_BSWAP_RESET _u(0x0)
#define DMA_SNIFF_CTRL_BSWAP_BITS _u(0x00000200)
#define DMA_SNIFF_CTRL_BSWAP_MSB _u(9)
#define DMA_SNIFF_CTRL_BSWAP_LSB _u(9)
#define DMA_SNIFF_CTRL_BSWAP_ACCESS "RW"
#define DMA_SNIFF_CTRL_CALC_RESET _u(0x0)
#define DMA_SNIFF_CTRL_CALC_BITS _u(0x000001e0)
#define DMA_SNIFF_CTRL_CALC_MSB _u(8)
#define DMA_SNIFF_CTRL_CALC_LSB _u(5)
#define DMA_SNIFF_CTRL_CALC_ACCESS "RW"
#define DMA_SNIFF_CTRL_CALC_VALUE_CRC32 _u(0x0)
#define DMA_SNIFF_CTRL_CALC_VALUE_CRC32R _u(0x1)
#define DMA_SNIFF_CTRL_CALC_VALUE_CRC16 _u(0x2)
#define DMA_SNIFF_CTRL_CALC_VALUE_CRC16R _u(0x3)
#define DMA_SNIFF_CTRL_CALC_VALUE_EVEN _u(0xe)
#define DMA_SNIFF_CTRL_CALC_VALUE_SUM _u(0xf)
#define DMA_SNIFF_CTRL_DMACH_RESET _u(0x0)
#define DMA_SNIFF_CTRL_DMACH_BITS _u(0x0000001e)
#define DMA_SNIFF_CTRL_DMACH_MSB _u(4)
#define DMA_SNIFF_CTRL_DMACH_LSB _u(1)
#define DMA_SNIFF_CTRL_DMACH_ACCESS "RW"
#define DMA_SNIFF_CTRL_EN_RESET _u(0x0)
#define DMA_SNIFF_CTRL_EN_BITS _u(0x00000001)
#define DMA_SNIFF_CTRL_EN_MSB _u(0)
#define DMA_SNIFF_CTRL_EN_LSB _u(0)
#define DMA_SNIFF_CTRL_EN_ACCESS "RW"
#define DMA_SNIFF_DATA_OFFSET _u(0x00000458)
#define DMA_SNIFF_DATA_BITS _u(0xffffffff)
#define DMA_SNIFF_DATA_RESET _u(0x00000000)
#define DMA_SNIFF_DATA_MSB _u(31)
#define DMA_SNIFF_DATA_LSB _u(0)
#define DMA_SNIFF_DATA_ACCESS "RW"
#define DMA_FIFO_LEVELS_OFFSET _u(0x00000460)
#define DMA_FIFO_LEVELS_BITS _u(0x00ffffff)
#define DMA_FIFO_LEVELS_RESET _u(0x00000000)
#define DMA_FIFO_LEVELS_RAF_LVL_RESET _u(0x00)
#define DMA_FIFO_LEVELS_RAF_LVL_BITS _u(0x00ff0000)
#define DMA_FIFO_LEVELS_RAF_LVL_MSB _u(23)
#define DMA_FIFO_LEVELS_RAF_LVL_LSB _u(16)
#define DMA_FIFO_LEVELS_RAF_LVL_ACCESS "RO"
#define DMA_FIFO_LEVELS_WAF_LVL_RESET _u(0x00)
#define DMA_FIFO_LEVELS_WAF_LVL_BITS _u(0x0000ff00)
#define DMA_FIFO_LEVELS_WAF_LVL_MSB _u(15)
#define DMA_FIFO_LEVELS_WAF_LVL_LSB _u(8)
#define DMA_FIFO_LEVELS_WAF_LVL_ACCESS "RO"
#define DMA_FIFO_LEVELS_TDF_LVL_RESET _u(0x00)
#define DMA_FIFO_LEVELS_TDF_LVL_BITS _u(0x000000ff)
#define DMA_FIFO_LEVELS_TDF_LVL_MSB _u(7)
#define DMA_FIFO_LEVELS_TDF_LVL_LSB _u(0)
#define DMA_FIFO_LEVELS_TDF_LVL_ACCESS "RO"
#define DMA_CHAN_ABORT_OFFSET _u(0x00000464)
#define DMA_CHAN_ABORT_BITS _u(0x0000ffff)
#define DMA_CHAN_ABORT_RESET _u(0x00000000)
#define DMA_CHAN_ABORT_MSB _u(15)
#define DMA_CHAN_ABORT_LSB _u(0)
#define DMA_CHAN_ABORT_ACCESS "SC"
#define DMA_N_CHANNELS_OFFSET _u(0x00000468)
#define DMA_N_CHANNELS_BITS _u(0x0000001f)
#define DMA_N_CHANNELS_RESET "-"
#define DMA_N_CHANNELS_MSB _u(4)
#define DMA_N_CHANNELS_LSB _u(0)
#define DMA_N_CHANNELS_ACCESS "RO"
#define DMA_SECCFG_CH0_OFFSET _u(0x00000480)
#define DMA_SECCFG_CH0_BITS _u(0x00000007)
#define DMA_SECCFG_CH0_RESET _u(0x00000003)
#define DMA_SECCFG_CH0_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH0_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH0_LOCK_MSB _u(2)
#define DMA_SECCFG_CH0_LOCK_LSB _u(2)
#define DMA_SECCFG_CH0_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH0_S_RESET _u(0x1)
#define DMA_SECCFG_CH0_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH0_S_MSB _u(1)
#define DMA_SECCFG_CH0_S_LSB _u(1)
#define DMA_SECCFG_CH0_S_ACCESS "RW"
#define DMA_SECCFG_CH0_P_RESET _u(0x1)
#define DMA_SECCFG_CH0_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH0_P_MSB _u(0)
#define DMA_SECCFG_CH0_P_LSB _u(0)
#define DMA_SECCFG_CH0_P_ACCESS "RW"
#define DMA_SECCFG_CH1_OFFSET _u(0x00000484)
#define DMA_SECCFG_CH1_BITS _u(0x00000007)
#define DMA_SECCFG_CH1_RESET _u(0x00000003)
#define DMA_SECCFG_CH1_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH1_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH1_LOCK_MSB _u(2)
#define DMA_SECCFG_CH1_LOCK_LSB _u(2)
#define DMA_SECCFG_CH1_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH1_S_RESET _u(0x1)
#define DMA_SECCFG_CH1_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH1_S_MSB _u(1)
#define DMA_SECCFG_CH1_S_LSB _u(1)
#define DMA_SECCFG_CH1_S_ACCESS "RW"
#define DMA_SECCFG_CH1_P_RESET _u(0x1)
#define DMA_SECCFG_CH1_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH1_P_MSB _u(0)
#define DMA_SECCFG_CH1_P_LSB _u(0)
#define DMA_SECCFG_CH1_P_ACCESS "RW"
#define DMA_SECCFG_CH2_OFFSET _u(0x00000488)
#define DMA_SECCFG_CH2_BITS _u(0x00000007)
#define DMA_SECCFG_CH2_RESET _u(0x00000003)
#define DMA_SECCFG_CH2_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH2_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH2_LOCK_MSB _u(2)
#define DMA_SECCFG_CH2_LOCK_LSB _u(2)
#define DMA_SECCFG_CH2_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH2_S_RESET _u(0x1)
#define DMA_SECCFG_CH2_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH2_S_MSB _u(1)
#define DMA_SECCFG_CH2_S_LSB _u(1)
#define DMA_SECCFG_CH2_S_ACCESS "RW"
#define DMA_SECCFG_CH2_P_RESET _u(0x1)
#define DMA_SECCFG_CH2_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH2_P_MSB _u(0)
#define DMA_SECCFG_CH2_P_LSB _u(0)
#define DMA_SECCFG_CH2_P_ACCESS "RW"
#define DMA_SECCFG_CH3_OFFSET _u(0x0000048c)
#define DMA_SECCFG_CH3_BITS _u(0x00000007)
#define DMA_SECCFG_CH3_RESET _u(0x00000003)
#define DMA_SECCFG_CH3_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH3_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH3_LOCK_MSB _u(2)
#define DMA_SECCFG_CH3_LOCK_LSB _u(2)
#define DMA_SECCFG_CH3_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH3_S_RESET _u(0x1)
#define DMA_SECCFG_CH3_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH3_S_MSB _u(1)
#define DMA_SECCFG_CH3_S_LSB _u(1)
#define DMA_SECCFG_CH3_S_ACCESS "RW"
#define DMA_SECCFG_CH3_P_RESET _u(0x1)
#define DMA_SECCFG_CH3_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH3_P_MSB _u(0)
#define DMA_SECCFG_CH3_P_LSB _u(0)
#define DMA_SECCFG_CH3_P_ACCESS "RW"
#define DMA_SECCFG_CH4_OFFSET _u(0x00000490)
#define DMA_SECCFG_CH4_BITS _u(0x00000007)
#define DMA_SECCFG_CH4_RESET _u(0x00000003)
#define DMA_SECCFG_CH4_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH4_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH4_LOCK_MSB _u(2)
#define DMA_SECCFG_CH4_LOCK_LSB _u(2)
#define DMA_SECCFG_CH4_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH4_S_RESET _u(0x1)
#define DMA_SECCFG_CH4_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH4_S_MSB _u(1)
#define DMA_SECCFG_CH4_S_LSB _u(1)
#define DMA_SECCFG_CH4_S_ACCESS "RW"
#define DMA_SECCFG_CH4_P_RESET _u(0x1)
#define DMA_SECCFG_CH4_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH4_P_MSB _u(0)
#define DMA_SECCFG_CH4_P_LSB _u(0)
#define DMA_SECCFG_CH4_P_ACCESS "RW"
#define DMA_SECCFG_CH5_OFFSET _u(0x00000494)
#define DMA_SECCFG_CH5_BITS _u(0x00000007)
#define DMA_SECCFG_CH5_RESET _u(0x00000003)
#define DMA_SECCFG_CH5_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH5_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH5_LOCK_MSB _u(2)
#define DMA_SECCFG_CH5_LOCK_LSB _u(2)
#define DMA_SECCFG_CH5_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH5_S_RESET _u(0x1)
#define DMA_SECCFG_CH5_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH5_S_MSB _u(1)
#define DMA_SECCFG_CH5_S_LSB _u(1)
#define DMA_SECCFG_CH5_S_ACCESS "RW"
#define DMA_SECCFG_CH5_P_RESET _u(0x1)
#define DMA_SECCFG_CH5_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH5_P_MSB _u(0)
#define DMA_SECCFG_CH5_P_LSB _u(0)
#define DMA_SECCFG_CH5_P_ACCESS "RW"
#define DMA_SECCFG_CH6_OFFSET _u(0x00000498)
#define DMA_SECCFG_CH6_BITS _u(0x00000007)
#define DMA_SECCFG_CH6_RESET _u(0x00000003)
#define DMA_SECCFG_CH6_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH6_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH6_LOCK_MSB _u(2)
#define DMA_SECCFG_CH6_LOCK_LSB _u(2)
#define DMA_SECCFG_CH6_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH6_S_RESET _u(0x1)
#define DMA_SECCFG_CH6_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH6_S_MSB _u(1)
#define DMA_SECCFG_CH6_S_LSB _u(1)
#define DMA_SECCFG_CH6_S_ACCESS "RW"
#define DMA_SECCFG_CH6_P_RESET _u(0x1)
#define DMA_SECCFG_CH6_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH6_P_MSB _u(0)
#define DMA_SECCFG_CH6_P_LSB _u(0)
#define DMA_SECCFG_CH6_P_ACCESS "RW"
#define DMA_SECCFG_CH7_OFFSET _u(0x0000049c)
#define DMA_SECCFG_CH7_BITS _u(0x00000007)
#define DMA_SECCFG_CH7_RESET _u(0x00000003)
#define DMA_SECCFG_CH7_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH7_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH7_LOCK_MSB _u(2)
#define DMA_SECCFG_CH7_LOCK_LSB _u(2)
#define DMA_SECCFG_CH7_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH7_S_RESET _u(0x1)
#define DMA_SECCFG_CH7_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH7_S_MSB _u(1)
#define DMA_SECCFG_CH7_S_LSB _u(1)
#define DMA_SECCFG_CH7_S_ACCESS "RW"
#define DMA_SECCFG_CH7_P_RESET _u(0x1)
#define DMA_SECCFG_CH7_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH7_P_MSB _u(0)
#define DMA_SECCFG_CH7_P_LSB _u(0)
#define DMA_SECCFG_CH7_P_ACCESS "RW"
#define DMA_SECCFG_CH8_OFFSET _u(0x000004a0)
#define DMA_SECCFG_CH8_BITS _u(0x00000007)
#define DMA_SECCFG_CH8_RESET _u(0x00000003)
#define DMA_SECCFG_CH8_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH8_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH8_LOCK_MSB _u(2)
#define DMA_SECCFG_CH8_LOCK_LSB _u(2)
#define DMA_SECCFG_CH8_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH8_S_RESET _u(0x1)
#define DMA_SECCFG_CH8_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH8_S_MSB _u(1)
#define DMA_SECCFG_CH8_S_LSB _u(1)
#define DMA_SECCFG_CH8_S_ACCESS "RW"
#define DMA_SECCFG_CH8_P_RESET _u(0x1)
#define DMA_SECCFG_CH8_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH8_P_MSB _u(0)
#define DMA_SECCFG_CH8_P_LSB _u(0)
#define DMA_SECCFG_CH8_P_ACCESS "RW"
#define DMA_SECCFG_CH9_OFFSET _u(0x000004a4)
#define DMA_SECCFG_CH9_BITS _u(0x00000007)
#define DMA_SECCFG_CH9_RESET _u(0x00000003)
#define DMA_SECCFG_CH9_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH9_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH9_LOCK_MSB _u(2)
#define DMA_SECCFG_CH9_LOCK_LSB _u(2)
#define DMA_SECCFG_CH9_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH9_S_RESET _u(0x1)
#define DMA_SECCFG_CH9_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH9_S_MSB _u(1)
#define DMA_SECCFG_CH9_S_LSB _u(1)
#define DMA_SECCFG_CH9_S_ACCESS "RW"
#define DMA_SECCFG_CH9_P_RESET _u(0x1)
#define DMA_SECCFG_CH9_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH9_P_MSB _u(0)
#define DMA_SECCFG_CH9_P_LSB _u(0)
#define DMA_SECCFG_CH9_P_ACCESS "RW"
#define DMA_SECCFG_CH10_OFFSET _u(0x000004a8)
#define DMA_SECCFG_CH10_BITS _u(0x00000007)
#define DMA_SECCFG_CH10_RESET _u(0x00000003)
#define DMA_SECCFG_CH10_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH10_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH10_LOCK_MSB _u(2)
#define DMA_SECCFG_CH10_LOCK_LSB _u(2)
#define DMA_SECCFG_CH10_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH10_S_RESET _u(0x1)
#define DMA_SECCFG_CH10_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH10_S_MSB _u(1)
#define DMA_SECCFG_CH10_S_LSB _u(1)
#define DMA_SECCFG_CH10_S_ACCESS "RW"
#define DMA_SECCFG_CH10_P_RESET _u(0x1)
#define DMA_SECCFG_CH10_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH10_P_MSB _u(0)
#define DMA_SECCFG_CH10_P_LSB _u(0)
#define DMA_SECCFG_CH10_P_ACCESS "RW"
#define DMA_SECCFG_CH11_OFFSET _u(0x000004ac)
#define DMA_SECCFG_CH11_BITS _u(0x00000007)
#define DMA_SECCFG_CH11_RESET _u(0x00000003)
#define DMA_SECCFG_CH11_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH11_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH11_LOCK_MSB _u(2)
#define DMA_SECCFG_CH11_LOCK_LSB _u(2)
#define DMA_SECCFG_CH11_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH11_S_RESET _u(0x1)
#define DMA_SECCFG_CH11_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH11_S_MSB _u(1)
#define DMA_SECCFG_CH11_S_LSB _u(1)
#define DMA_SECCFG_CH11_S_ACCESS "RW"
#define DMA_SECCFG_CH11_P_RESET _u(0x1)
#define DMA_SECCFG_CH11_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH11_P_MSB _u(0)
#define DMA_SECCFG_CH11_P_LSB _u(0)
#define DMA_SECCFG_CH11_P_ACCESS "RW"
#define DMA_SECCFG_CH12_OFFSET _u(0x000004b0)
#define DMA_SECCFG_CH12_BITS _u(0x00000007)
#define DMA_SECCFG_CH12_RESET _u(0x00000003)
#define DMA_SECCFG_CH12_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH12_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH12_LOCK_MSB _u(2)
#define DMA_SECCFG_CH12_LOCK_LSB _u(2)
#define DMA_SECCFG_CH12_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH12_S_RESET _u(0x1)
#define DMA_SECCFG_CH12_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH12_S_MSB _u(1)
#define DMA_SECCFG_CH12_S_LSB _u(1)
#define DMA_SECCFG_CH12_S_ACCESS "RW"
#define DMA_SECCFG_CH12_P_RESET _u(0x1)
#define DMA_SECCFG_CH12_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH12_P_MSB _u(0)
#define DMA_SECCFG_CH12_P_LSB _u(0)
#define DMA_SECCFG_CH12_P_ACCESS "RW"
#define DMA_SECCFG_CH13_OFFSET _u(0x000004b4)
#define DMA_SECCFG_CH13_BITS _u(0x00000007)
#define DMA_SECCFG_CH13_RESET _u(0x00000003)
#define DMA_SECCFG_CH13_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH13_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH13_LOCK_MSB _u(2)
#define DMA_SECCFG_CH13_LOCK_LSB _u(2)
#define DMA_SECCFG_CH13_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH13_S_RESET _u(0x1)
#define DMA_SECCFG_CH13_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH13_S_MSB _u(1)
#define DMA_SECCFG_CH13_S_LSB _u(1)
#define DMA_SECCFG_CH13_S_ACCESS "RW"
#define DMA_SECCFG_CH13_P_RESET _u(0x1)
#define DMA_SECCFG_CH13_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH13_P_MSB _u(0)
#define DMA_SECCFG_CH13_P_LSB _u(0)
#define DMA_SECCFG_CH13_P_ACCESS "RW"
#define DMA_SECCFG_CH14_OFFSET _u(0x000004b8)
#define DMA_SECCFG_CH14_BITS _u(0x00000007)
#define DMA_SECCFG_CH14_RESET _u(0x00000003)
#define DMA_SECCFG_CH14_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH14_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH14_LOCK_MSB _u(2)
#define DMA_SECCFG_CH14_LOCK_LSB _u(2)
#define DMA_SECCFG_CH14_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH14_S_RESET _u(0x1)
#define DMA_SECCFG_CH14_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH14_S_MSB _u(1)
#define DMA_SECCFG_CH14_S_LSB _u(1)
#define DMA_SECCFG_CH14_S_ACCESS "RW"
#define DMA_SECCFG_CH14_P_RESET _u(0x1)
#define DMA_SECCFG_CH14_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH14_P_MSB _u(0)
#define DMA_SECCFG_CH14_P_LSB _u(0)
#define DMA_SECCFG_CH14_P_ACCESS "RW"
#define DMA_SECCFG_CH15_OFFSET _u(0x000004bc)
#define DMA_SECCFG_CH15_BITS _u(0x00000007)
#define DMA_SECCFG_CH15_RESET _u(0x00000003)
#define DMA_SECCFG_CH15_LOCK_RESET _u(0x0)
#define DMA_SECCFG_CH15_LOCK_BITS _u(0x00000004)
#define DMA_SECCFG_CH15_LOCK_MSB _u(2)
#define DMA_SECCFG_CH15_LOCK_LSB _u(2)
#define DMA_SECCFG_CH15_LOCK_ACCESS "RW"
#define DMA_SECCFG_CH15_S_RESET _u(0x1)
#define DMA_SECCFG_CH15_S_BITS _u(0x00000002)
#define DMA_SECCFG_CH15_S_MSB _u(1)
#define DMA_SECCFG_CH15_S_LSB _u(1)
#define DMA_SECCFG_CH15_S_ACCESS "RW"
#define DMA_SECCFG_CH15_P_RESET _u(0x1)
#define DMA_SECCFG_CH15_P_BITS _u(0x00000001)
#define DMA_SECCFG_CH15_P_MSB _u(0)
#define DMA_SECCFG_CH15_P_LSB _u(0)
#define DMA_SECCFG_CH15_P_ACCESS "RW"
#define DMA_SECCFG_IRQ0_OFFSET _u(0x000004c0)
#define DMA_SECCFG_IRQ0_BITS _u(0x00000003)
#define DMA_SECCFG_IRQ0_RESET _u(0x00000003)
#define DMA_SECCFG_IRQ0_S_RESET _u(0x1)
#define DMA_SECCFG_IRQ0_S_BITS _u(0x00000002)
#define DMA_SECCFG_IRQ0_S_MSB _u(1)
#define DMA_SECCFG_IRQ0_S_LSB _u(1)
#define DMA_SECCFG_IRQ0_S_ACCESS "RW"
#define DMA_SECCFG_IRQ0_P_RESET _u(0x1)
#define DMA_SECCFG_IRQ0_P_BITS _u(0x00000001)
#define DMA_SECCFG_IRQ0_P_MSB _u(0)
#define DMA_SECCFG_IRQ0_P_LSB _u(0)
#define DMA_SECCFG_IRQ0_P_ACCESS "RW"
#define DMA_SECCFG_IRQ1_OFFSET _u(0x000004c4)
#define DMA_SECCFG_IRQ1_BITS _u(0x00000003)
#define DMA_SECCFG_IRQ1_RESET _u(0x00000003)
#define DMA_SECCFG_IRQ1_S_RESET _u(0x1)
#define DMA_SECCFG_IRQ1_S_BITS _u(0x00000002)
#define DMA_SECCFG_IRQ1_S_MSB _u(1)
#define DMA_SECCFG_IRQ1_S_LSB _u(1)
#define DMA_SECCFG_IRQ1_S_ACCESS "RW"
#define DMA_SECCFG_IRQ1_P_RESET _u(0x1)
#define DMA_SECCFG_IRQ1_P_BITS _u(0x00000001)
#define DMA_SECCFG_IRQ1_P_MSB _u(0)
#define DMA_SECCFG_IRQ1_P_LSB _u(0)
#define DMA_SECCFG_IRQ1_P_ACCESS "RW"
#define DMA_SECCFG_IRQ2_OFFSET _u(0x000004c8)
#define DMA_SECCFG_IRQ2_BITS _u(0x00000003)
#define DMA_SECCFG_IRQ2_RESET _u(0x00000003)
#define DMA_SECCFG_IRQ2_S_RESET _u(0x1)
#define DMA_SECCFG_IRQ2_S_BITS _u(0x00000002)
#define DMA_SECCFG_IRQ2_S_MSB _u(1)
#define DMA_SECCFG_IRQ2_S_LSB _u(1)
#define DMA_SECCFG_IRQ2_S_ACCESS "RW"
#define DMA_SECCFG_IRQ2_P_RESET _u(0x1)
#define DMA_SECCFG_IRQ2_P_BITS _u(0x00000001)
#define DMA_SECCFG_IRQ2_P_MSB _u(0)
#define DMA_SECCFG_IRQ2_P_LSB _u(0)
#define DMA_SECCFG_IRQ2_P_ACCESS "RW"
#define DMA_SECCFG_IRQ3_OFFSET _u(0x000004cc)
#define DMA_SECCFG_IRQ3_BITS _u(0x00000003)
#define DMA_SECCFG_IRQ3_RESET _u(0x00000003)
#define DMA_SECCFG_IRQ3_S_RESET _u(0x1)
#define DMA_SECCFG_IRQ3_S_BITS _u(0x00000002)
#define DMA_SECCFG_IRQ3_S_MSB _u(1)
#define DMA_SECCFG_IRQ3_S_LSB _u(1)
#define DMA_SECCFG_IRQ3_S_ACCESS "RW"
#define DMA_SECCFG_IRQ3_P_RESET _u(0x1)
#define DMA_SECCFG_IRQ3_P_BITS _u(0x00000001)
#define DMA_SECCFG_IRQ3_P_MSB _u(0)
#define DMA_SECCFG_IRQ3_P_LSB _u(0)
#define DMA_SECCFG_IRQ3_P_ACCESS "RW"
#define DMA_SECCFG_MISC_OFFSET _u(0x000004d0)
#define DMA_SECCFG_MISC_BITS _u(0x000003ff)
#define DMA_SECCFG_MISC_RESET _u(0x000003ff)
#define DMA_SECCFG_MISC_TIMER3_S_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER3_S_BITS _u(0x00000200)
#define DMA_SECCFG_MISC_TIMER3_S_MSB _u(9)
#define DMA_SECCFG_MISC_TIMER3_S_LSB _u(9)
#define DMA_SECCFG_MISC_TIMER3_S_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER3_P_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER3_P_BITS _u(0x00000100)
#define DMA_SECCFG_MISC_TIMER3_P_MSB _u(8)
#define DMA_SECCFG_MISC_TIMER3_P_LSB _u(8)
#define DMA_SECCFG_MISC_TIMER3_P_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER2_S_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER2_S_BITS _u(0x00000080)
#define DMA_SECCFG_MISC_TIMER2_S_MSB _u(7)
#define DMA_SECCFG_MISC_TIMER2_S_LSB _u(7)
#define DMA_SECCFG_MISC_TIMER2_S_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER2_P_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER2_P_BITS _u(0x00000040)
#define DMA_SECCFG_MISC_TIMER2_P_MSB _u(6)
#define DMA_SECCFG_MISC_TIMER2_P_LSB _u(6)
#define DMA_SECCFG_MISC_TIMER2_P_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER1_S_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER1_S_BITS _u(0x00000020)
#define DMA_SECCFG_MISC_TIMER1_S_MSB _u(5)
#define DMA_SECCFG_MISC_TIMER1_S_LSB _u(5)
#define DMA_SECCFG_MISC_TIMER1_S_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER1_P_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER1_P_BITS _u(0x00000010)
#define DMA_SECCFG_MISC_TIMER1_P_MSB _u(4)
#define DMA_SECCFG_MISC_TIMER1_P_LSB _u(4)
#define DMA_SECCFG_MISC_TIMER1_P_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER0_S_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER0_S_BITS _u(0x00000008)
#define DMA_SECCFG_MISC_TIMER0_S_MSB _u(3)
#define DMA_SECCFG_MISC_TIMER0_S_LSB _u(3)
#define DMA_SECCFG_MISC_TIMER0_S_ACCESS "RW"
#define DMA_SECCFG_MISC_TIMER0_P_RESET _u(0x1)
#define DMA_SECCFG_MISC_TIMER0_P_BITS _u(0x00000004)
#define DMA_SECCFG_MISC_TIMER0_P_MSB _u(2)
#define DMA_SECCFG_MISC_TIMER0_P_LSB _u(2)
#define DMA_SECCFG_MISC_TIMER0_P_ACCESS "RW"
#define DMA_SECCFG_MISC_SNIFF_S_RESET _u(0x1)
#define DMA_SECCFG_MISC_SNIFF_S_BITS _u(0x00000002)
#define DMA_SECCFG_MISC_SNIFF_S_MSB _u(1)
#define DMA_SECCFG_MISC_SNIFF_S_LSB _u(1)
#define DMA_SECCFG_MISC_SNIFF_S_ACCESS "RW"
#define DMA_SECCFG_MISC_SNIFF_P_RESET _u(0x1)
#define DMA_SECCFG_MISC_SNIFF_P_BITS _u(0x00000001)
#define DMA_SECCFG_MISC_SNIFF_P_MSB _u(0)
#define DMA_SECCFG_MISC_SNIFF_P_LSB _u(0)
#define DMA_SECCFG_MISC_SNIFF_P_ACCESS "RW"
#define DMA_MPU_CTRL_OFFSET _u(0x00000500)
#define DMA_MPU_CTRL_BITS _u(0x0000000e)
#define DMA_MPU_CTRL_RESET _u(0x00000000)
#define DMA_MPU_CTRL_NS_HIDE_ADDR_RESET _u(0x0)
#define DMA_MPU_CTRL_NS_HIDE_ADDR_BITS _u(0x00000008)
#define DMA_MPU_CTRL_NS_HIDE_ADDR_MSB _u(3)
#define DMA_MPU_CTRL_NS_HIDE_ADDR_LSB _u(3)
#define DMA_MPU_CTRL_NS_HIDE_ADDR_ACCESS "RW"
#define DMA_MPU_CTRL_S_RESET _u(0x0)
#define DMA_MPU_CTRL_S_BITS _u(0x00000004)
#define DMA_MPU_CTRL_S_MSB _u(2)
#define DMA_MPU_CTRL_S_LSB _u(2)
#define DMA_MPU_CTRL_S_ACCESS "RW"
#define DMA_MPU_CTRL_P_RESET _u(0x0)
#define DMA_MPU_CTRL_P_BITS _u(0x00000002)
#define DMA_MPU_CTRL_P_MSB _u(1)
#define DMA_MPU_CTRL_P_LSB _u(1)
#define DMA_MPU_CTRL_P_ACCESS "RW"
#define DMA_MPU_BAR0_OFFSET _u(0x00000504)
#define DMA_MPU_BAR0_BITS _u(0xffffffe0)
#define DMA_MPU_BAR0_RESET _u(0x00000000)
#define DMA_MPU_BAR0_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR0_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR0_ADDR_MSB _u(31)
#define DMA_MPU_BAR0_ADDR_LSB _u(5)
#define DMA_MPU_BAR0_ADDR_ACCESS "RW"
#define DMA_MPU_LAR0_OFFSET _u(0x00000508)
#define DMA_MPU_LAR0_BITS _u(0xffffffe7)
#define DMA_MPU_LAR0_RESET _u(0x00000000)
#define DMA_MPU_LAR0_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR0_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR0_ADDR_MSB _u(31)
#define DMA_MPU_LAR0_ADDR_LSB _u(5)
#define DMA_MPU_LAR0_ADDR_ACCESS "RW"
#define DMA_MPU_LAR0_S_RESET _u(0x0)
#define DMA_MPU_LAR0_S_BITS _u(0x00000004)
#define DMA_MPU_LAR0_S_MSB _u(2)
#define DMA_MPU_LAR0_S_LSB _u(2)
#define DMA_MPU_LAR0_S_ACCESS "RW"
#define DMA_MPU_LAR0_P_RESET _u(0x0)
#define DMA_MPU_LAR0_P_BITS _u(0x00000002)
#define DMA_MPU_LAR0_P_MSB _u(1)
#define DMA_MPU_LAR0_P_LSB _u(1)
#define DMA_MPU_LAR0_P_ACCESS "RW"
#define DMA_MPU_LAR0_EN_RESET _u(0x0)
#define DMA_MPU_LAR0_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR0_EN_MSB _u(0)
#define DMA_MPU_LAR0_EN_LSB _u(0)
#define DMA_MPU_LAR0_EN_ACCESS "RW"
#define DMA_MPU_BAR1_OFFSET _u(0x0000050c)
#define DMA_MPU_BAR1_BITS _u(0xffffffe0)
#define DMA_MPU_BAR1_RESET _u(0x00000000)
#define DMA_MPU_BAR1_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR1_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR1_ADDR_MSB _u(31)
#define DMA_MPU_BAR1_ADDR_LSB _u(5)
#define DMA_MPU_BAR1_ADDR_ACCESS "RW"
#define DMA_MPU_LAR1_OFFSET _u(0x00000510)
#define DMA_MPU_LAR1_BITS _u(0xffffffe7)
#define DMA_MPU_LAR1_RESET _u(0x00000000)
#define DMA_MPU_LAR1_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR1_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR1_ADDR_MSB _u(31)
#define DMA_MPU_LAR1_ADDR_LSB _u(5)
#define DMA_MPU_LAR1_ADDR_ACCESS "RW"
#define DMA_MPU_LAR1_S_RESET _u(0x0)
#define DMA_MPU_LAR1_S_BITS _u(0x00000004)
#define DMA_MPU_LAR1_S_MSB _u(2)
#define DMA_MPU_LAR1_S_LSB _u(2)
#define DMA_MPU_LAR1_S_ACCESS "RW"
#define DMA_MPU_LAR1_P_RESET _u(0x0)
#define DMA_MPU_LAR1_P_BITS _u(0x00000002)
#define DMA_MPU_LAR1_P_MSB _u(1)
#define DMA_MPU_LAR1_P_LSB _u(1)
#define DMA_MPU_LAR1_P_ACCESS "RW"
#define DMA_MPU_LAR1_EN_RESET _u(0x0)
#define DMA_MPU_LAR1_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR1_EN_MSB _u(0)
#define DMA_MPU_LAR1_EN_LSB _u(0)
#define DMA_MPU_LAR1_EN_ACCESS "RW"
#define DMA_MPU_BAR2_OFFSET _u(0x00000514)
#define DMA_MPU_BAR2_BITS _u(0xffffffe0)
#define DMA_MPU_BAR2_RESET _u(0x00000000)
#define DMA_MPU_BAR2_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR2_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR2_ADDR_MSB _u(31)
#define DMA_MPU_BAR2_ADDR_LSB _u(5)
#define DMA_MPU_BAR2_ADDR_ACCESS "RW"
#define DMA_MPU_LAR2_OFFSET _u(0x00000518)
#define DMA_MPU_LAR2_BITS _u(0xffffffe7)
#define DMA_MPU_LAR2_RESET _u(0x00000000)
#define DMA_MPU_LAR2_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR2_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR2_ADDR_MSB _u(31)
#define DMA_MPU_LAR2_ADDR_LSB _u(5)
#define DMA_MPU_LAR2_ADDR_ACCESS "RW"
#define DMA_MPU_LAR2_S_RESET _u(0x0)
#define DMA_MPU_LAR2_S_BITS _u(0x00000004)
#define DMA_MPU_LAR2_S_MSB _u(2)
#define DMA_MPU_LAR2_S_LSB _u(2)
#define DMA_MPU_LAR2_S_ACCESS "RW"
#define DMA_MPU_LAR2_P_RESET _u(0x0)
#define DMA_MPU_LAR2_P_BITS _u(0x00000002)
#define DMA_MPU_LAR2_P_MSB _u(1)
#define DMA_MPU_LAR2_P_LSB _u(1)
#define DMA_MPU_LAR2_P_ACCESS "RW"
#define DMA_MPU_LAR2_EN_RESET _u(0x0)
#define DMA_MPU_LAR2_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR2_EN_MSB _u(0)
#define DMA_MPU_LAR2_EN_LSB _u(0)
#define DMA_MPU_LAR2_EN_ACCESS "RW"
#define DMA_MPU_BAR3_OFFSET _u(0x0000051c)
#define DMA_MPU_BAR3_BITS _u(0xffffffe0)
#define DMA_MPU_BAR3_RESET _u(0x00000000)
#define DMA_MPU_BAR3_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR3_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR3_ADDR_MSB _u(31)
#define DMA_MPU_BAR3_ADDR_LSB _u(5)
#define DMA_MPU_BAR3_ADDR_ACCESS "RW"
#define DMA_MPU_LAR3_OFFSET _u(0x00000520)
#define DMA_MPU_LAR3_BITS _u(0xffffffe7)
#define DMA_MPU_LAR3_RESET _u(0x00000000)
#define DMA_MPU_LAR3_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR3_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR3_ADDR_MSB _u(31)
#define DMA_MPU_LAR3_ADDR_LSB _u(5)
#define DMA_MPU_LAR3_ADDR_ACCESS "RW"
#define DMA_MPU_LAR3_S_RESET _u(0x0)
#define DMA_MPU_LAR3_S_BITS _u(0x00000004)
#define DMA_MPU_LAR3_S_MSB _u(2)
#define DMA_MPU_LAR3_S_LSB _u(2)
#define DMA_MPU_LAR3_S_ACCESS "RW"
#define DMA_MPU_LAR3_P_RESET _u(0x0)
#define DMA_MPU_LAR3_P_BITS _u(0x00000002)
#define DMA_MPU_LAR3_P_MSB _u(1)
#define DMA_MPU_LAR3_P_LSB _u(1)
#define DMA_MPU_LAR3_P_ACCESS "RW"
#define DMA_MPU_LAR3_EN_RESET _u(0x0)
#define DMA_MPU_LAR3_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR3_EN_MSB _u(0)
#define DMA_MPU_LAR3_EN_LSB _u(0)
#define DMA_MPU_LAR3_EN_ACCESS "RW"
#define DMA_MPU_BAR4_OFFSET _u(0x00000524)
#define DMA_MPU_BAR4_BITS _u(0xffffffe0)
#define DMA_MPU_BAR4_RESET _u(0x00000000)
#define DMA_MPU_BAR4_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR4_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR4_ADDR_MSB _u(31)
#define DMA_MPU_BAR4_ADDR_LSB _u(5)
#define DMA_MPU_BAR4_ADDR_ACCESS "RW"
#define DMA_MPU_LAR4_OFFSET _u(0x00000528)
#define DMA_MPU_LAR4_BITS _u(0xffffffe7)
#define DMA_MPU_LAR4_RESET _u(0x00000000)
#define DMA_MPU_LAR4_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR4_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR4_ADDR_MSB _u(31)
#define DMA_MPU_LAR4_ADDR_LSB _u(5)
#define DMA_MPU_LAR4_ADDR_ACCESS "RW"
#define DMA_MPU_LAR4_S_RESET _u(0x0)
#define DMA_MPU_LAR4_S_BITS _u(0x00000004)
#define DMA_MPU_LAR4_S_MSB _u(2)
#define DMA_MPU_LAR4_S_LSB _u(2)
#define DMA_MPU_LAR4_S_ACCESS "RW"
#define DMA_MPU_LAR4_P_RESET _u(0x0)
#define DMA_MPU_LAR4_P_BITS _u(0x00000002)
#define DMA_MPU_LAR4_P_MSB _u(1)
#define DMA_MPU_LAR4_P_LSB _u(1)
#define DMA_MPU_LAR4_P_ACCESS "RW"
#define DMA_MPU_LAR4_EN_RESET _u(0x0)
#define DMA_MPU_LAR4_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR4_EN_MSB _u(0)
#define DMA_MPU_LAR4_EN_LSB _u(0)
#define DMA_MPU_LAR4_EN_ACCESS "RW"
#define DMA_MPU_BAR5_OFFSET _u(0x0000052c)
#define DMA_MPU_BAR5_BITS _u(0xffffffe0)
#define DMA_MPU_BAR5_RESET _u(0x00000000)
#define DMA_MPU_BAR5_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR5_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR5_ADDR_MSB _u(31)
#define DMA_MPU_BAR5_ADDR_LSB _u(5)
#define DMA_MPU_BAR5_ADDR_ACCESS "RW"
#define DMA_MPU_LAR5_OFFSET _u(0x00000530)
#define DMA_MPU_LAR5_BITS _u(0xffffffe7)
#define DMA_MPU_LAR5_RESET _u(0x00000000)
#define DMA_MPU_LAR5_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR5_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR5_ADDR_MSB _u(31)
#define DMA_MPU_LAR5_ADDR_LSB _u(5)
#define DMA_MPU_LAR5_ADDR_ACCESS "RW"
#define DMA_MPU_LAR5_S_RESET _u(0x0)
#define DMA_MPU_LAR5_S_BITS _u(0x00000004)
#define DMA_MPU_LAR5_S_MSB _u(2)
#define DMA_MPU_LAR5_S_LSB _u(2)
#define DMA_MPU_LAR5_S_ACCESS "RW"
#define DMA_MPU_LAR5_P_RESET _u(0x0)
#define DMA_MPU_LAR5_P_BITS _u(0x00000002)
#define DMA_MPU_LAR5_P_MSB _u(1)
#define DMA_MPU_LAR5_P_LSB _u(1)
#define DMA_MPU_LAR5_P_ACCESS "RW"
#define DMA_MPU_LAR5_EN_RESET _u(0x0)
#define DMA_MPU_LAR5_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR5_EN_MSB _u(0)
#define DMA_MPU_LAR5_EN_LSB _u(0)
#define DMA_MPU_LAR5_EN_ACCESS "RW"
#define DMA_MPU_BAR6_OFFSET _u(0x00000534)
#define DMA_MPU_BAR6_BITS _u(0xffffffe0)
#define DMA_MPU_BAR6_RESET _u(0x00000000)
#define DMA_MPU_BAR6_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR6_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR6_ADDR_MSB _u(31)
#define DMA_MPU_BAR6_ADDR_LSB _u(5)
#define DMA_MPU_BAR6_ADDR_ACCESS "RW"
#define DMA_MPU_LAR6_OFFSET _u(0x00000538)
#define DMA_MPU_LAR6_BITS _u(0xffffffe7)
#define DMA_MPU_LAR6_RESET _u(0x00000000)
#define DMA_MPU_LAR6_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR6_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR6_ADDR_MSB _u(31)
#define DMA_MPU_LAR6_ADDR_LSB _u(5)
#define DMA_MPU_LAR6_ADDR_ACCESS "RW"
#define DMA_MPU_LAR6_S_RESET _u(0x0)
#define DMA_MPU_LAR6_S_BITS _u(0x00000004)
#define DMA_MPU_LAR6_S_MSB _u(2)
#define DMA_MPU_LAR6_S_LSB _u(2)
#define DMA_MPU_LAR6_S_ACCESS "RW"
#define DMA_MPU_LAR6_P_RESET _u(0x0)
#define DMA_MPU_LAR6_P_BITS _u(0x00000002)
#define DMA_MPU_LAR6_P_MSB _u(1)
#define DMA_MPU_LAR6_P_LSB _u(1)
#define DMA_MPU_LAR6_P_ACCESS "RW"
#define DMA_MPU_LAR6_EN_RESET _u(0x0)
#define DMA_MPU_LAR6_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR6_EN_MSB _u(0)
#define DMA_MPU_LAR6_EN_LSB _u(0)
#define DMA_MPU_LAR6_EN_ACCESS "RW"
#define DMA_MPU_BAR7_OFFSET _u(0x0000053c)
#define DMA_MPU_BAR7_BITS _u(0xffffffe0)
#define DMA_MPU_BAR7_RESET _u(0x00000000)
#define DMA_MPU_BAR7_ADDR_RESET _u(0x0000000)
#define DMA_MPU_BAR7_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_BAR7_ADDR_MSB _u(31)
#define DMA_MPU_BAR7_ADDR_LSB _u(5)
#define DMA_MPU_BAR7_ADDR_ACCESS "RW"
#define DMA_MPU_LAR7_OFFSET _u(0x00000540)
#define DMA_MPU_LAR7_BITS _u(0xffffffe7)
#define DMA_MPU_LAR7_RESET _u(0x00000000)
#define DMA_MPU_LAR7_ADDR_RESET _u(0x0000000)
#define DMA_MPU_LAR7_ADDR_BITS _u(0xffffffe0)
#define DMA_MPU_LAR7_ADDR_MSB _u(31)
#define DMA_MPU_LAR7_ADDR_LSB _u(5)
#define DMA_MPU_LAR7_ADDR_ACCESS "RW"
#define DMA_MPU_LAR7_S_RESET _u(0x0)
#define DMA_MPU_LAR7_S_BITS _u(0x00000004)
#define DMA_MPU_LAR7_S_MSB _u(2)
#define DMA_MPU_LAR7_S_LSB _u(2)
#define DMA_MPU_LAR7_S_ACCESS "RW"
#define DMA_MPU_LAR7_P_RESET _u(0x0)
#define DMA_MPU_LAR7_P_BITS _u(0x00000002)
#define DMA_MPU_LAR7_P_MSB _u(1)
#define DMA_MPU_LAR7_P_LSB _u(1)
#define DMA_MPU_LAR7_P_ACCESS "RW"
#define DMA_MPU_LAR7_EN_RESET _u(0x0)
#define DMA_MPU_LAR7_EN_BITS _u(0x00000001)
#define DMA_MPU_LAR7_EN_MSB _u(0)
#define DMA_MPU_LAR7_EN_LSB _u(0)
#define DMA_MPU_LAR7_EN_ACCESS "RW"
#define DMA_CH0_DBG_CTDREQ_OFFSET _u(0x00000800)
#define DMA_CH0_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH0_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH0_DBG_CTDREQ_MSB _u(5)
#define DMA_CH0_DBG_CTDREQ_LSB _u(0)
#define DMA_CH0_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH0_DBG_TCR_OFFSET _u(0x00000804)
#define DMA_CH0_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH0_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH0_DBG_TCR_MSB _u(31)
#define DMA_CH0_DBG_TCR_LSB _u(0)
#define DMA_CH0_DBG_TCR_ACCESS "RO"
#define DMA_CH1_DBG_CTDREQ_OFFSET _u(0x00000840)
#define DMA_CH1_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH1_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH1_DBG_CTDREQ_MSB _u(5)
#define DMA_CH1_DBG_CTDREQ_LSB _u(0)
#define DMA_CH1_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH1_DBG_TCR_OFFSET _u(0x00000844)
#define DMA_CH1_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH1_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH1_DBG_TCR_MSB _u(31)
#define DMA_CH1_DBG_TCR_LSB _u(0)
#define DMA_CH1_DBG_TCR_ACCESS "RO"
#define DMA_CH2_DBG_CTDREQ_OFFSET _u(0x00000880)
#define DMA_CH2_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH2_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH2_DBG_CTDREQ_MSB _u(5)
#define DMA_CH2_DBG_CTDREQ_LSB _u(0)
#define DMA_CH2_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH2_DBG_TCR_OFFSET _u(0x00000884)
#define DMA_CH2_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH2_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH2_DBG_TCR_MSB _u(31)
#define DMA_CH2_DBG_TCR_LSB _u(0)
#define DMA_CH2_DBG_TCR_ACCESS "RO"
#define DMA_CH3_DBG_CTDREQ_OFFSET _u(0x000008c0)
#define DMA_CH3_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH3_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH3_DBG_CTDREQ_MSB _u(5)
#define DMA_CH3_DBG_CTDREQ_LSB _u(0)
#define DMA_CH3_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH3_DBG_TCR_OFFSET _u(0x000008c4)
#define DMA_CH3_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH3_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH3_DBG_TCR_MSB _u(31)
#define DMA_CH3_DBG_TCR_LSB _u(0)
#define DMA_CH3_DBG_TCR_ACCESS "RO"
#define DMA_CH4_DBG_CTDREQ_OFFSET _u(0x00000900)
#define DMA_CH4_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH4_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH4_DBG_CTDREQ_MSB _u(5)
#define DMA_CH4_DBG_CTDREQ_LSB _u(0)
#define DMA_CH4_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH4_DBG_TCR_OFFSET _u(0x00000904)
#define DMA_CH4_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH4_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH4_DBG_TCR_MSB _u(31)
#define DMA_CH4_DBG_TCR_LSB _u(0)
#define DMA_CH4_DBG_TCR_ACCESS "RO"
#define DMA_CH5_DBG_CTDREQ_OFFSET _u(0x00000940)
#define DMA_CH5_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH5_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH5_DBG_CTDREQ_MSB _u(5)
#define DMA_CH5_DBG_CTDREQ_LSB _u(0)
#define DMA_CH5_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH5_DBG_TCR_OFFSET _u(0x00000944)
#define DMA_CH5_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH5_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH5_DBG_TCR_MSB _u(31)
#define DMA_CH5_DBG_TCR_LSB _u(0)
#define DMA_CH5_DBG_TCR_ACCESS "RO"
#define DMA_CH6_DBG_CTDREQ_OFFSET _u(0x00000980)
#define DMA_CH6_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH6_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH6_DBG_CTDREQ_MSB _u(5)
#define DMA_CH6_DBG_CTDREQ_LSB _u(0)
#define DMA_CH6_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH6_DBG_TCR_OFFSET _u(0x00000984)
#define DMA_CH6_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH6_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH6_DBG_TCR_MSB _u(31)
#define DMA_CH6_DBG_TCR_LSB _u(0)
#define DMA_CH6_DBG_TCR_ACCESS "RO"
#define DMA_CH7_DBG_CTDREQ_OFFSET _u(0x000009c0)
#define DMA_CH7_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH7_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH7_DBG_CTDREQ_MSB _u(5)
#define DMA_CH7_DBG_CTDREQ_LSB _u(0)
#define DMA_CH7_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH7_DBG_TCR_OFFSET _u(0x000009c4)
#define DMA_CH7_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH7_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH7_DBG_TCR_MSB _u(31)
#define DMA_CH7_DBG_TCR_LSB _u(0)
#define DMA_CH7_DBG_TCR_ACCESS "RO"
#define DMA_CH8_DBG_CTDREQ_OFFSET _u(0x00000a00)
#define DMA_CH8_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH8_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH8_DBG_CTDREQ_MSB _u(5)
#define DMA_CH8_DBG_CTDREQ_LSB _u(0)
#define DMA_CH8_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH8_DBG_TCR_OFFSET _u(0x00000a04)
#define DMA_CH8_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH8_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH8_DBG_TCR_MSB _u(31)
#define DMA_CH8_DBG_TCR_LSB _u(0)
#define DMA_CH8_DBG_TCR_ACCESS "RO"
#define DMA_CH9_DBG_CTDREQ_OFFSET _u(0x00000a40)
#define DMA_CH9_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH9_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH9_DBG_CTDREQ_MSB _u(5)
#define DMA_CH9_DBG_CTDREQ_LSB _u(0)
#define DMA_CH9_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH9_DBG_TCR_OFFSET _u(0x00000a44)
#define DMA_CH9_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH9_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH9_DBG_TCR_MSB _u(31)
#define DMA_CH9_DBG_TCR_LSB _u(0)
#define DMA_CH9_DBG_TCR_ACCESS "RO"
#define DMA_CH10_DBG_CTDREQ_OFFSET _u(0x00000a80)
#define DMA_CH10_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH10_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH10_DBG_CTDREQ_MSB _u(5)
#define DMA_CH10_DBG_CTDREQ_LSB _u(0)
#define DMA_CH10_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH10_DBG_TCR_OFFSET _u(0x00000a84)
#define DMA_CH10_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH10_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH10_DBG_TCR_MSB _u(31)
#define DMA_CH10_DBG_TCR_LSB _u(0)
#define DMA_CH10_DBG_TCR_ACCESS "RO"
#define DMA_CH11_DBG_CTDREQ_OFFSET _u(0x00000ac0)
#define DMA_CH11_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH11_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH11_DBG_CTDREQ_MSB _u(5)
#define DMA_CH11_DBG_CTDREQ_LSB _u(0)
#define DMA_CH11_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH11_DBG_TCR_OFFSET _u(0x00000ac4)
#define DMA_CH11_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH11_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH11_DBG_TCR_MSB _u(31)
#define DMA_CH11_DBG_TCR_LSB _u(0)
#define DMA_CH11_DBG_TCR_ACCESS "RO"
#define DMA_CH12_DBG_CTDREQ_OFFSET _u(0x00000b00)
#define DMA_CH12_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH12_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH12_DBG_CTDREQ_MSB _u(5)
#define DMA_CH12_DBG_CTDREQ_LSB _u(0)
#define DMA_CH12_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH12_DBG_TCR_OFFSET _u(0x00000b04)
#define DMA_CH12_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH12_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH12_DBG_TCR_MSB _u(31)
#define DMA_CH12_DBG_TCR_LSB _u(0)
#define DMA_CH12_DBG_TCR_ACCESS "RO"
#define DMA_CH13_DBG_CTDREQ_OFFSET _u(0x00000b40)
#define DMA_CH13_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH13_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH13_DBG_CTDREQ_MSB _u(5)
#define DMA_CH13_DBG_CTDREQ_LSB _u(0)
#define DMA_CH13_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH13_DBG_TCR_OFFSET _u(0x00000b44)
#define DMA_CH13_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH13_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH13_DBG_TCR_MSB _u(31)
#define DMA_CH13_DBG_TCR_LSB _u(0)
#define DMA_CH13_DBG_TCR_ACCESS "RO"
#define DMA_CH14_DBG_CTDREQ_OFFSET _u(0x00000b80)
#define DMA_CH14_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH14_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH14_DBG_CTDREQ_MSB _u(5)
#define DMA_CH14_DBG_CTDREQ_LSB _u(0)
#define DMA_CH14_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH14_DBG_TCR_OFFSET _u(0x00000b84)
#define DMA_CH14_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH14_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH14_DBG_TCR_MSB _u(31)
#define DMA_CH14_DBG_TCR_LSB _u(0)
#define DMA_CH14_DBG_TCR_ACCESS "RO"
#define DMA_CH15_DBG_CTDREQ_OFFSET _u(0x00000bc0)
#define DMA_CH15_DBG_CTDREQ_BITS _u(0x0000003f)
#define DMA_CH15_DBG_CTDREQ_RESET _u(0x00000000)
#define DMA_CH15_DBG_CTDREQ_MSB _u(5)
#define DMA_CH15_DBG_CTDREQ_LSB _u(0)
#define DMA_CH15_DBG_CTDREQ_ACCESS "WC"
#define DMA_CH15_DBG_TCR_OFFSET _u(0x00000bc4)
#define DMA_CH15_DBG_TCR_BITS _u(0xffffffff)
#define DMA_CH15_DBG_TCR_RESET _u(0x00000000)
#define DMA_CH15_DBG_TCR_MSB _u(31)
#define DMA_CH15_DBG_TCR_LSB _u(0)
#define DMA_CH15_DBG_TCR_ACCESS "RO"
#define _HARDWARE_STRUCTS_DMA_DEBUG_H 
typedef struct {
   
    io_rw_32 dbg_ctdreq;
   
    io_ro_32 dbg_tcr;
    uint32_t _pad0[14];
} dma_debug_channel_hw_t;
typedef struct {
    dma_debug_channel_hw_t ch[16];
} dma_debug_hw_t;
#define dma_debug_hw ((dma_debug_hw_t *)(DMA_BASE + DMA_CH0_DBG_CTDREQ_OFFSET))
typedef struct {
   
    io_rw_32 read_addr;
   
    io_rw_32 write_addr;
   
    io_rw_32 transfer_count;
   
    io_rw_32 ctrl_trig;
   
    io_rw_32 al1_ctrl;
   
    io_rw_32 al1_read_addr;
   
    io_rw_32 al1_write_addr;
   
    io_rw_32 al1_transfer_count_trig;
   
    io_rw_32 al2_ctrl;
   
    io_rw_32 al2_transfer_count;
   
    io_rw_32 al2_read_addr;
   
    io_rw_32 al2_write_addr_trig;
   
    io_rw_32 al3_ctrl;
   
    io_rw_32 al3_write_addr;
   
    io_rw_32 al3_transfer_count;
   
    io_rw_32 al3_read_addr_trig;
} dma_channel_hw_t;
typedef struct {
   
    io_rw_32 bar;
   
    io_rw_32 lar;
} dma_mpu_region_hw_t;
typedef struct {
   
    io_rw_32 intr;
   
    io_rw_32 inte;
   
    io_rw_32 intf;
   
    io_rw_32 ints;
} dma_irq_ctrl_hw_t;
typedef struct {
    dma_channel_hw_t ch[16];
    union {
        struct {
           
            io_rw_32 intr;
           
            io_rw_32 inte0;
           
            io_rw_32 intf0;
           
            io_rw_32 ints0;
            uint32_t __pad0;
           
            io_rw_32 inte1;
           
            io_rw_32 intf1;
           
            io_rw_32 ints1;
            uint32_t __pad1;
           
            io_rw_32 inte2;
           
            io_rw_32 intf2;
           
            io_rw_32 ints2;
            uint32_t __pad2;
           
            io_rw_32 inte3;
           
            io_rw_32 intf3;
           
            io_rw_32 ints3;
        };
        dma_irq_ctrl_hw_t irq_ctrl[4];
    };
   
    io_rw_32 timer[4];
   
    io_wo_32 multi_channel_trigger;
   
    io_rw_32 sniff_ctrl;
   
    io_rw_32 sniff_data;
    uint32_t _pad0;
   
    io_ro_32 fifo_levels;
   
    io_wo_32 abort;
   
    io_ro_32 n_channels;
    uint32_t _pad1[5];
   
    io_rw_32 seccfg_ch[16];
   
    io_rw_32 seccfg_irq[4];
   
    io_rw_32 seccfg_misc;
    uint32_t _pad2[11];
   
    io_rw_32 mpu_ctrl;
    dma_mpu_region_hw_t mpu_region[8];
} dma_hw_t;
#define dma_hw ((dma_hw_t *)DMA_BASE)
_Static_assert(sizeof (dma_hw_t) == 0x0544, "");
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_DMA 0
#define DMA_IRQ_NUM(irq_index) (DMA_IRQ_0 + (irq_index))
static inline void check_dma_channel_param(__attribute__((__unused__)) uint channel) {
}
static inline void check_dma_timer_param(__attribute__((__unused__)) uint timer_num) {
    ({if (((0 || 0) && !0)) ((timer_num < 4u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 68, __func__, "timer_num < 4u"));});
}
inline static dma_channel_hw_t *dma_channel_hw_addr(uint channel) {
    check_dma_channel_param(channel);
    return &((dma_hw_t *)0x50000000u)->ch[channel];
}
void dma_channel_claim(uint channel);
void dma_claim_mask(uint32_t channel_mask);
void dma_channel_unclaim(uint channel);
void dma_unclaim_mask(uint32_t channel_mask);
int dma_claim_unused_channel(_Bool required);
_Bool dma_channel_is_claimed(uint channel);
typedef enum dma_channel_transfer_size {
    DMA_SIZE_8 = 0,
    DMA_SIZE_16 = 1,
    DMA_SIZE_32 = 2
} dma_channel_transfer_size_t;
typedef enum dma_address_update_type {
    DMA_ADDRESS_UPDATE_NONE = 0,
    DMA_ADDRESS_UPDATE_INCREMENT = 1,
    DMA_ADDRESS_UPDATE_INCREMENT_BY_TWO = 2,
    DMA_ADDRESS_UPDATE_DECREMENT = 3,
} dma_address_update_type_t;
typedef struct {
    uint32_t ctrl;
} dma_channel_config_t;
typedef dma_channel_config_t dma_channel_config;
#define DMA_ADDRESS_UPDATE_TYPE_TO_DMA_CH_CTRL_READ_BITS(u) ((((u)&1) << DMA_CH0_CTRL_TRIG_INCR_READ_LSB) | (((u)&2) << (DMA_CH0_CTRL_TRIG_INCR_READ_REV_LSB - 1)))
#define DMA_ADDRESS_UPDATE_TYPE_TO_DMA_CH_CTRL_WRITE_BITS(u) ((((u)&1) << DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB) | (((u)&2) << (DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_LSB - 1)))
#define DMA_CH_CTRL_ALL_ADDRESS_UPDATE_READ_BITS (DMA_CH0_CTRL_TRIG_INCR_READ_BITS | DMA_CH0_CTRL_TRIG_INCR_READ_REV_BITS)
#define DMA_CH_CTRL_ALL_ADDRESS_UPDATE_WRITE_BITS (DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS | DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_BITS)
static inline void channel_config_set_read_address_update_type(dma_channel_config_t *c, dma_address_update_type_t update_type) {
    c->ctrl = (c->ctrl & ~(0x00000010u | 0x00000020u)) |
        ((((update_type)&1) << 4u) | (((update_type)&2) << (5u - 1)));
}
static inline void channel_config_set_write_address_update_type(dma_channel_config_t *c, dma_address_update_type_t update_type) {
    c->ctrl = (c->ctrl & ~(0x00000040u | 0x00000080u)) |
        ((((update_type)&1) << 6u) | (((update_type)&2) << (7u - 1)));
}
static inline void channel_config_set_read_increment(dma_channel_config_t *c, _Bool incr) {
    channel_config_set_read_address_update_type(c, incr ? DMA_ADDRESS_UPDATE_INCREMENT : DMA_ADDRESS_UPDATE_NONE);
}
static inline void channel_config_set_write_increment(dma_channel_config_t *c, _Bool incr) {
    channel_config_set_write_address_update_type(c, incr ? DMA_ADDRESS_UPDATE_INCREMENT : DMA_ADDRESS_UPDATE_NONE);
}
static inline void channel_config_set_dreq(dma_channel_config_t *c, uint dreq) {
    ((dreq <= DREQ_FORCE) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 283, __func__, "dreq <= DREQ_FORCE"));
    c->ctrl = (c->ctrl & ~0x007e0000u) | (dreq << 17u);
}
static inline void channel_config_set_chain_to(dma_channel_config_t *c, uint chain_to) {
    ((chain_to <= 16u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 297, __func__, "chain_to <= NUM_DMA_CHANNELS"));
    c->ctrl = (c->ctrl & ~0x0001e000u) | (chain_to << 13u);
}
static inline void channel_config_set_transfer_data_size(dma_channel_config_t *c, dma_channel_transfer_size_t size) {
    ((size == DMA_SIZE_8 || size == DMA_SIZE_16 || size == DMA_SIZE_32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 311, __func__, "size == DMA_SIZE_8 || size == DMA_SIZE_16 || size == DMA_SIZE_32"));
    c->ctrl = (c->ctrl & ~0x0000000cu) | (((uint)size) << 2u);
}
static inline void channel_config_set_ring(dma_channel_config_t *c, _Bool write, uint size_bits) {
    ((size_bits < 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 331, __func__, "size_bits < 32"));
    c->ctrl = (c->ctrl & ~(0x00000f00u | 0x00001000u)) |
              (size_bits << 8u) |
              (write ? 0x00001000u : 0);
}
static inline void channel_config_set_bswap(dma_channel_config_t *c, _Bool bswap) {
    c->ctrl = bswap ? (c->ctrl | 0x01000000u) : (c->ctrl & ~0x01000000u);
}
static inline void channel_config_set_irq_quiet(dma_channel_config_t *c, _Bool irq_quiet) {
    c->ctrl = irq_quiet ? (c->ctrl | 0x00800000u) : (c->ctrl & ~0x00800000u);
}
static inline void channel_config_set_high_priority(dma_channel_config_t *c, _Bool high_priority) {
    c->ctrl = high_priority ? (c->ctrl | 0x00000002u) : (c->ctrl & ~0x00000002u);
}
static inline void channel_config_set_enable(dma_channel_config_t *c, _Bool enable) {
    c->ctrl = enable ? (c->ctrl | 0x00000001u) : (c->ctrl & ~0x00000001u);
}
static inline void channel_config_set_sniff_enable(dma_channel_config_t *c, _Bool sniff_enable) {
    c->ctrl = sniff_enable ? (c->ctrl | 0x02000000u) : (c->ctrl &
                                                                             ~0x02000000u);
}
static inline dma_channel_config_t dma_channel_get_default_config(uint channel) {
    dma_channel_config_t c = {0};
    channel_config_set_read_increment(&c, 1);
    channel_config_set_write_increment(&c, 0);
    channel_config_set_dreq(&c, DREQ_FORCE);
    channel_config_set_chain_to(&c, channel);
    channel_config_set_transfer_data_size(&c, DMA_SIZE_32);
    channel_config_set_ring(&c, 0, 0);
    channel_config_set_bswap(&c, 0);
    channel_config_set_irq_quiet(&c, 0);
    channel_config_set_enable(&c, 1);
    channel_config_set_sniff_enable(&c, 0);
    channel_config_set_high_priority( &c, 0);
    return c;
}
static inline dma_channel_config_t dma_get_channel_config(uint channel) {
    dma_channel_config_t c;
    c.ctrl = dma_channel_hw_addr(channel)->ctrl_trig;
    return c;
}
static inline uint32_t channel_config_get_ctrl_value(const dma_channel_config_t *config) {
    return config->ctrl;
}
static inline void dma_channel_set_config(uint channel, const dma_channel_config_t *config, _Bool trigger) {
    if (!trigger) {
        dma_channel_hw_addr(channel)->al1_ctrl = channel_config_get_ctrl_value(config);
    } else {
        dma_channel_hw_addr(channel)->ctrl_trig = channel_config_get_ctrl_value(config);
    }
}
static inline void dma_channel_set_read_addr(uint channel, const volatile void *read_addr, _Bool trigger) {
    if (!trigger) {
        dma_channel_hw_addr(channel)->read_addr = (uintptr_t) read_addr;
    } else {
        dma_channel_hw_addr(channel)->al3_read_addr_trig = (uintptr_t) read_addr;
    }
}
static inline void dma_channel_set_write_addr(uint channel, volatile void *write_addr, _Bool trigger) {
    if (!trigger) {
        dma_channel_hw_addr(channel)->write_addr = (uintptr_t) write_addr;
    } else {
        dma_channel_hw_addr(channel)->al2_write_addr_trig = (uintptr_t) write_addr;
    }
}
static inline uint32_t dma_encode_transfer_count(uint transfer_count) {
    ({if (((0 || 0) && !0)) ((!(transfer_count & 0xf0000000u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 533, __func__, "!(transfer_count & 0xf0000000u)"));});
    return transfer_count & 0x0fffffffu;
}
static inline uint32_t dma_encode_transfer_count_with_self_trigger(uint transfer_count) {
    return dma_encode_transfer_count(transfer_count) | (0x1u << 28u);
}
static inline uint32_t dma_encode_endless_transfer_count(void) {
    _Static_assert(0xfu == 0xf);
    _Static_assert(28u == 28);
    return 0xffffffffu;
}
static inline void dma_channel_set_transfer_count(uint channel, uint32_t encoded_transfer_count, _Bool trigger) {
    if (!trigger) {
        dma_channel_hw_addr(channel)->transfer_count = encoded_transfer_count;
    } else {
        dma_channel_hw_addr(channel)->al1_transfer_count_trig = encoded_transfer_count;
    }
}
static inline void dma_channel_set_trans_count(uint channel, uint32_t trans_count, _Bool trigger) {
    dma_channel_set_transfer_count(channel, trans_count, trigger);
}
static inline void dma_channel_configure(uint channel, const dma_channel_config_t *config, volatile void *write_addr,
                                         const volatile void *read_addr,
                                         uint32_t encoded_transfer_count, _Bool trigger) {
    dma_channel_set_read_addr(channel, read_addr, 0);
    dma_channel_set_write_addr(channel, write_addr, 0);
    dma_channel_set_transfer_count(channel, encoded_transfer_count, 0);
    dma_channel_set_config(channel, config, trigger);
}
inline static void __attribute__((always_inline)) dma_channel_transfer_from_buffer_now(uint channel,
                                                                                       const volatile void *read_addr,
                                                                                       uint32_t encoded_transfer_count) {
    dma_channel_hw_t *hw = dma_channel_hw_addr(channel);
    hw->read_addr = (uintptr_t) read_addr;
    hw->al1_transfer_count_trig = encoded_transfer_count;
}
inline static void dma_channel_transfer_to_buffer_now(uint channel, volatile void *write_addr, uint32_t encoded_transfer_count) {
    dma_channel_hw_t *hw = dma_channel_hw_addr(channel);
    hw->write_addr = (uintptr_t) write_addr;
    hw->al1_transfer_count_trig = encoded_transfer_count;
}
static inline void dma_start_channel_mask(uint32_t chan_mask) {
    ({if (((0 || 0) && !0)) ((chan_mask && chan_mask < (1u << 16u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 705, __func__, "chan_mask && chan_mask < (1u << 16u)"));});
    ((dma_hw_t *)0x50000000u)->multi_channel_trigger = chan_mask;
}
static inline void dma_channel_start(uint channel) {
    dma_start_channel_mask(1u << channel);
}
static inline void dma_channel_abort(uint channel) {
    check_dma_channel_param(channel);
    ((dma_hw_t *)0x50000000u)->abort = 1u << channel;
    while (((dma_hw_t *)0x50000000u)->ch[channel].ctrl_trig & 0x04000000u) tight_loop_contents();
}
static inline void dma_channel_set_irq0_enabled(uint channel, _Bool enabled) {
    check_dma_channel_param(channel);
    _Static_assert(__builtin_offsetof (dma_hw_t, inte0) == (0x00000404u), "hw offset mismatch");
    if (enabled)
        hw_set_bits(&((dma_hw_t *)0x50000000u)->inte0, 1u << channel);
    else
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->inte0, 1u << channel);
}
static inline void dma_set_irq0_channel_mask_enabled(uint32_t channel_mask, _Bool enabled) {
    if (enabled) {
        hw_set_bits(&((dma_hw_t *)0x50000000u)->inte0, channel_mask);
    } else {
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->inte0, channel_mask);
    }
}
static inline void dma_channel_set_irq1_enabled(uint channel, _Bool enabled) {
    check_dma_channel_param(channel);
    _Static_assert(__builtin_offsetof (dma_hw_t, inte1) == (0x00000414u), "hw offset mismatch");
    if (enabled)
        hw_set_bits(&((dma_hw_t *)0x50000000u)->inte1, 1u << channel);
    else
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->inte1, 1u << channel);
}
static inline void dma_set_irq1_channel_mask_enabled(uint32_t channel_mask, _Bool enabled) {
    if (enabled) {
        hw_set_bits(&((dma_hw_t *)0x50000000u)->inte1, channel_mask);
    } else {
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->inte1, channel_mask);
    }
}
static inline void dma_irqn_set_channel_enabled(uint irq_index, uint channel, _Bool enabled) {
    ({if (((0 || 0) && !0)) ((!(irq_index >= 4u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 832, __func__, "!(irq_index >= 4u)"));});
    if (enabled)
        hw_set_bits(&((dma_hw_t *)0x50000000u)->irq_ctrl[irq_index].inte, 1u << channel);
    else
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->irq_ctrl[irq_index].inte, 1u << channel);
}
static inline void dma_irqn_set_channel_mask_enabled(uint irq_index, uint32_t channel_mask, _Bool enabled) {
    ({if (((0 || 0) && !0)) ((!(irq_index >= 4u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 848, __func__, "!(irq_index >= 4u)"));});
    if (enabled) {
        hw_set_bits(&((dma_hw_t *)0x50000000u)->irq_ctrl[irq_index].inte, channel_mask);
    } else {
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->irq_ctrl[irq_index].inte, channel_mask);
    }
}
static inline _Bool dma_channel_get_irq0_status(uint channel) {
    check_dma_channel_param(channel);
    return ((dma_hw_t *)0x50000000u)->ints0 & (1u << channel);
}
static inline _Bool dma_channel_get_irq1_status(uint channel) {
    check_dma_channel_param(channel);
    return ((dma_hw_t *)0x50000000u)->ints1 & (1u << channel);
}
static inline _Bool dma_irqn_get_channel_status(uint irq_index, uint channel) {
    ({if (((0 || 0) && !0)) ((!(irq_index >= 4u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 886, __func__, "!(irq_index >= 4u)"));});
    check_dma_channel_param(channel);
    return ((dma_hw_t *)0x50000000u)->irq_ctrl[irq_index].ints & (1u << channel);
}
static inline void dma_channel_acknowledge_irq0(uint channel) {
    check_dma_channel_param(channel);
    ((dma_hw_t *)0x50000000u)->ints0 = 1u << channel;
}
static inline void dma_channel_acknowledge_irq1(uint channel) {
    check_dma_channel_param(channel);
    ((dma_hw_t *)0x50000000u)->ints1 = 1u << channel;
}
static inline void dma_irqn_acknowledge_channel(uint irq_index, uint channel) {
    ({if (((0 || 0) && !0)) ((!(irq_index >= 4u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 918, __func__, "!(irq_index >= 4u)"));});
    check_dma_channel_param(channel);
    ((dma_hw_t *)0x50000000u)->irq_ctrl[irq_index].ints = 1u << channel;
}
inline static _Bool dma_channel_is_busy(uint channel) {
    check_dma_channel_param(channel);
    return ((dma_hw_t *)0x50000000u)->ch[channel].al1_ctrl & 0x04000000u;
}
inline static void dma_channel_wait_for_finish_blocking(uint channel) {
    while (dma_channel_is_busy(channel)) tight_loop_contents();
    __compiler_memory_barrier();
}
inline static void dma_sniffer_enable(uint channel, uint mode, _Bool force_channel_enable) {
    check_dma_channel_param(channel);
    _Static_assert(__builtin_offsetof (dma_hw_t, sniff_ctrl) == (0x00000454u), "hw offset mismatch");
    if (force_channel_enable) {
        hw_set_bits(&((dma_hw_t *)0x50000000u)->ch[channel].al1_ctrl, 0x02000000u);
    }
    hw_write_masked(&((dma_hw_t *)0x50000000u)->sniff_ctrl,
        (((channel << 1u) & 0x0000001eu) |
         ((mode << 5u) & 0x000001e0u) |
         0x00000001u),
        (0x0000001eu |
         0x000001e0u |
         0x00000001u));
}
inline static void dma_sniffer_set_byte_swap_enabled(_Bool swap) {
    if (swap)
        hw_set_bits(&((dma_hw_t *)0x50000000u)->sniff_ctrl, 0x00000200u);
    else
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->sniff_ctrl, 0x00000200u);
}
inline static void dma_sniffer_set_output_invert_enabled(_Bool invert) {
    if (invert)
        hw_set_bits(&((dma_hw_t *)0x50000000u)->sniff_ctrl, 0x00000800u);
    else
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->sniff_ctrl, 0x00000800u);
}
inline static void dma_sniffer_set_output_reverse_enabled(_Bool reverse) {
    if (reverse)
        hw_set_bits(&((dma_hw_t *)0x50000000u)->sniff_ctrl, 0x00000400u);
    else
        hw_clear_bits(&((dma_hw_t *)0x50000000u)->sniff_ctrl, 0x00000400u);
}
inline static void dma_sniffer_disable(void) {
    ((dma_hw_t *)0x50000000u)->sniff_ctrl = 0;
}
inline static void dma_sniffer_set_data_accumulator(uint32_t seed_value) {
    ((dma_hw_t *)0x50000000u)->sniff_data = seed_value;
}
inline static uint32_t dma_sniffer_get_data_accumulator(void) {
    return ((dma_hw_t *)0x50000000u)->sniff_data;
}
void dma_timer_claim(uint timer);
void dma_timer_unclaim(uint timer);
int dma_claim_unused_timer(_Bool required);
_Bool dma_timer_is_claimed(uint timer);
static inline void dma_timer_set_fraction(uint timer, uint16_t numerator, uint16_t denominator) {
    check_dma_timer_param(timer);
    ({if (((0 || 0) && !0)) ((!(numerator > denominator)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 1107, __func__, "!(numerator > denominator)"));});
    ((dma_hw_t *)0x50000000u)->timer[timer] = (((uint32_t)numerator) << 16u) | (((uint32_t)denominator) << 0u);
}
static inline uint dma_get_timer_dreq(uint timer_num) {
    _Static_assert(DREQ_DMA_TIMER1 == DREQ_DMA_TIMER0 + 1, "");
    _Static_assert(DREQ_DMA_TIMER2 == DREQ_DMA_TIMER0 + 2, "");
    _Static_assert(DREQ_DMA_TIMER3 == DREQ_DMA_TIMER0 + 3, "");
    check_dma_timer_param(timer_num);
    return DREQ_DMA_TIMER0 + timer_num;
}
static inline int dma_get_irq_num(uint irq_index) {
    ({if (((0 || 0) && !0)) ((irq_index < 4u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_dma/include/hardware/dma.h", 1131, __func__, "irq_index < 4u"));});
    return (DMA_IRQ_0 + (irq_index));
}
void dma_channel_cleanup(uint channel);
void print_dma_ctrl(dma_channel_hw_t *channel);
#define _HARDWARE_PIO_H 
#define _HARDWARE_STRUCTS_PIO_H 
#define _HARDWARE_REGS_PIO_H 
#define PIO_CTRL_OFFSET _u(0x00000000)
#define PIO_CTRL_BITS _u(0x07ff0fff)
#define PIO_CTRL_RESET _u(0x00000000)
#define PIO_CTRL_NEXTPREV_CLKDIV_RESTART_RESET _u(0x0)
#define PIO_CTRL_NEXTPREV_CLKDIV_RESTART_BITS _u(0x04000000)
#define PIO_CTRL_NEXTPREV_CLKDIV_RESTART_MSB _u(26)
#define PIO_CTRL_NEXTPREV_CLKDIV_RESTART_LSB _u(26)
#define PIO_CTRL_NEXTPREV_CLKDIV_RESTART_ACCESS "SC"
#define PIO_CTRL_NEXTPREV_SM_DISABLE_RESET _u(0x0)
#define PIO_CTRL_NEXTPREV_SM_DISABLE_BITS _u(0x02000000)
#define PIO_CTRL_NEXTPREV_SM_DISABLE_MSB _u(25)
#define PIO_CTRL_NEXTPREV_SM_DISABLE_LSB _u(25)
#define PIO_CTRL_NEXTPREV_SM_DISABLE_ACCESS "SC"
#define PIO_CTRL_NEXTPREV_SM_ENABLE_RESET _u(0x0)
#define PIO_CTRL_NEXTPREV_SM_ENABLE_BITS _u(0x01000000)
#define PIO_CTRL_NEXTPREV_SM_ENABLE_MSB _u(24)
#define PIO_CTRL_NEXTPREV_SM_ENABLE_LSB _u(24)
#define PIO_CTRL_NEXTPREV_SM_ENABLE_ACCESS "SC"
#define PIO_CTRL_NEXT_PIO_MASK_RESET _u(0x0)
#define PIO_CTRL_NEXT_PIO_MASK_BITS _u(0x00f00000)
#define PIO_CTRL_NEXT_PIO_MASK_MSB _u(23)
#define PIO_CTRL_NEXT_PIO_MASK_LSB _u(20)
#define PIO_CTRL_NEXT_PIO_MASK_ACCESS "SC"
#define PIO_CTRL_PREV_PIO_MASK_RESET _u(0x0)
#define PIO_CTRL_PREV_PIO_MASK_BITS _u(0x000f0000)
#define PIO_CTRL_PREV_PIO_MASK_MSB _u(19)
#define PIO_CTRL_PREV_PIO_MASK_LSB _u(16)
#define PIO_CTRL_PREV_PIO_MASK_ACCESS "SC"
#define PIO_CTRL_CLKDIV_RESTART_RESET _u(0x0)
#define PIO_CTRL_CLKDIV_RESTART_BITS _u(0x00000f00)
#define PIO_CTRL_CLKDIV_RESTART_MSB _u(11)
#define PIO_CTRL_CLKDIV_RESTART_LSB _u(8)
#define PIO_CTRL_CLKDIV_RESTART_ACCESS "SC"
#define PIO_CTRL_SM_RESTART_RESET _u(0x0)
#define PIO_CTRL_SM_RESTART_BITS _u(0x000000f0)
#define PIO_CTRL_SM_RESTART_MSB _u(7)
#define PIO_CTRL_SM_RESTART_LSB _u(4)
#define PIO_CTRL_SM_RESTART_ACCESS "SC"
#define PIO_CTRL_SM_ENABLE_RESET _u(0x0)
#define PIO_CTRL_SM_ENABLE_BITS _u(0x0000000f)
#define PIO_CTRL_SM_ENABLE_MSB _u(3)
#define PIO_CTRL_SM_ENABLE_LSB _u(0)
#define PIO_CTRL_SM_ENABLE_ACCESS "RW"
#define PIO_FSTAT_OFFSET _u(0x00000004)
#define PIO_FSTAT_BITS _u(0x0f0f0f0f)
#define PIO_FSTAT_RESET _u(0x0f000f00)
#define PIO_FSTAT_TXEMPTY_RESET _u(0xf)
#define PIO_FSTAT_TXEMPTY_BITS _u(0x0f000000)
#define PIO_FSTAT_TXEMPTY_MSB _u(27)
#define PIO_FSTAT_TXEMPTY_LSB _u(24)
#define PIO_FSTAT_TXEMPTY_ACCESS "RO"
#define PIO_FSTAT_TXFULL_RESET _u(0x0)
#define PIO_FSTAT_TXFULL_BITS _u(0x000f0000)
#define PIO_FSTAT_TXFULL_MSB _u(19)
#define PIO_FSTAT_TXFULL_LSB _u(16)
#define PIO_FSTAT_TXFULL_ACCESS "RO"
#define PIO_FSTAT_RXEMPTY_RESET _u(0xf)
#define PIO_FSTAT_RXEMPTY_BITS _u(0x00000f00)
#define PIO_FSTAT_RXEMPTY_MSB _u(11)
#define PIO_FSTAT_RXEMPTY_LSB _u(8)
#define PIO_FSTAT_RXEMPTY_ACCESS "RO"
#define PIO_FSTAT_RXFULL_RESET _u(0x0)
#define PIO_FSTAT_RXFULL_BITS _u(0x0000000f)
#define PIO_FSTAT_RXFULL_MSB _u(3)
#define PIO_FSTAT_RXFULL_LSB _u(0)
#define PIO_FSTAT_RXFULL_ACCESS "RO"
#define PIO_FDEBUG_OFFSET _u(0x00000008)
#define PIO_FDEBUG_BITS _u(0x0f0f0f0f)
#define PIO_FDEBUG_RESET _u(0x00000000)
#define PIO_FDEBUG_TXSTALL_RESET _u(0x0)
#define PIO_FDEBUG_TXSTALL_BITS _u(0x0f000000)
#define PIO_FDEBUG_TXSTALL_MSB _u(27)
#define PIO_FDEBUG_TXSTALL_LSB _u(24)
#define PIO_FDEBUG_TXSTALL_ACCESS "WC"
#define PIO_FDEBUG_TXOVER_RESET _u(0x0)
#define PIO_FDEBUG_TXOVER_BITS _u(0x000f0000)
#define PIO_FDEBUG_TXOVER_MSB _u(19)
#define PIO_FDEBUG_TXOVER_LSB _u(16)
#define PIO_FDEBUG_TXOVER_ACCESS "WC"
#define PIO_FDEBUG_RXUNDER_RESET _u(0x0)
#define PIO_FDEBUG_RXUNDER_BITS _u(0x00000f00)
#define PIO_FDEBUG_RXUNDER_MSB _u(11)
#define PIO_FDEBUG_RXUNDER_LSB _u(8)
#define PIO_FDEBUG_RXUNDER_ACCESS "WC"
#define PIO_FDEBUG_RXSTALL_RESET _u(0x0)
#define PIO_FDEBUG_RXSTALL_BITS _u(0x0000000f)
#define PIO_FDEBUG_RXSTALL_MSB _u(3)
#define PIO_FDEBUG_RXSTALL_LSB _u(0)
#define PIO_FDEBUG_RXSTALL_ACCESS "WC"
#define PIO_FLEVEL_OFFSET _u(0x0000000c)
#define PIO_FLEVEL_BITS _u(0xffffffff)
#define PIO_FLEVEL_RESET _u(0x00000000)
#define PIO_FLEVEL_RX3_RESET _u(0x0)
#define PIO_FLEVEL_RX3_BITS _u(0xf0000000)
#define PIO_FLEVEL_RX3_MSB _u(31)
#define PIO_FLEVEL_RX3_LSB _u(28)
#define PIO_FLEVEL_RX3_ACCESS "RO"
#define PIO_FLEVEL_TX3_RESET _u(0x0)
#define PIO_FLEVEL_TX3_BITS _u(0x0f000000)
#define PIO_FLEVEL_TX3_MSB _u(27)
#define PIO_FLEVEL_TX3_LSB _u(24)
#define PIO_FLEVEL_TX3_ACCESS "RO"
#define PIO_FLEVEL_RX2_RESET _u(0x0)
#define PIO_FLEVEL_RX2_BITS _u(0x00f00000)
#define PIO_FLEVEL_RX2_MSB _u(23)
#define PIO_FLEVEL_RX2_LSB _u(20)
#define PIO_FLEVEL_RX2_ACCESS "RO"
#define PIO_FLEVEL_TX2_RESET _u(0x0)
#define PIO_FLEVEL_TX2_BITS _u(0x000f0000)
#define PIO_FLEVEL_TX2_MSB _u(19)
#define PIO_FLEVEL_TX2_LSB _u(16)
#define PIO_FLEVEL_TX2_ACCESS "RO"
#define PIO_FLEVEL_RX1_RESET _u(0x0)
#define PIO_FLEVEL_RX1_BITS _u(0x0000f000)
#define PIO_FLEVEL_RX1_MSB _u(15)
#define PIO_FLEVEL_RX1_LSB _u(12)
#define PIO_FLEVEL_RX1_ACCESS "RO"
#define PIO_FLEVEL_TX1_RESET _u(0x0)
#define PIO_FLEVEL_TX1_BITS _u(0x00000f00)
#define PIO_FLEVEL_TX1_MSB _u(11)
#define PIO_FLEVEL_TX1_LSB _u(8)
#define PIO_FLEVEL_TX1_ACCESS "RO"
#define PIO_FLEVEL_RX0_RESET _u(0x0)
#define PIO_FLEVEL_RX0_BITS _u(0x000000f0)
#define PIO_FLEVEL_RX0_MSB _u(7)
#define PIO_FLEVEL_RX0_LSB _u(4)
#define PIO_FLEVEL_RX0_ACCESS "RO"
#define PIO_FLEVEL_TX0_RESET _u(0x0)
#define PIO_FLEVEL_TX0_BITS _u(0x0000000f)
#define PIO_FLEVEL_TX0_MSB _u(3)
#define PIO_FLEVEL_TX0_LSB _u(0)
#define PIO_FLEVEL_TX0_ACCESS "RO"
#define PIO_TXF0_OFFSET _u(0x00000010)
#define PIO_TXF0_BITS _u(0xffffffff)
#define PIO_TXF0_RESET _u(0x00000000)
#define PIO_TXF0_MSB _u(31)
#define PIO_TXF0_LSB _u(0)
#define PIO_TXF0_ACCESS "WF"
#define PIO_TXF1_OFFSET _u(0x00000014)
#define PIO_TXF1_BITS _u(0xffffffff)
#define PIO_TXF1_RESET _u(0x00000000)
#define PIO_TXF1_MSB _u(31)
#define PIO_TXF1_LSB _u(0)
#define PIO_TXF1_ACCESS "WF"
#define PIO_TXF2_OFFSET _u(0x00000018)
#define PIO_TXF2_BITS _u(0xffffffff)
#define PIO_TXF2_RESET _u(0x00000000)
#define PIO_TXF2_MSB _u(31)
#define PIO_TXF2_LSB _u(0)
#define PIO_TXF2_ACCESS "WF"
#define PIO_TXF3_OFFSET _u(0x0000001c)
#define PIO_TXF3_BITS _u(0xffffffff)
#define PIO_TXF3_RESET _u(0x00000000)
#define PIO_TXF3_MSB _u(31)
#define PIO_TXF3_LSB _u(0)
#define PIO_TXF3_ACCESS "WF"
#define PIO_RXF0_OFFSET _u(0x00000020)
#define PIO_RXF0_BITS _u(0xffffffff)
#define PIO_RXF0_RESET "-"
#define PIO_RXF0_MSB _u(31)
#define PIO_RXF0_LSB _u(0)
#define PIO_RXF0_ACCESS "RF"
#define PIO_RXF1_OFFSET _u(0x00000024)
#define PIO_RXF1_BITS _u(0xffffffff)
#define PIO_RXF1_RESET "-"
#define PIO_RXF1_MSB _u(31)
#define PIO_RXF1_LSB _u(0)
#define PIO_RXF1_ACCESS "RF"
#define PIO_RXF2_OFFSET _u(0x00000028)
#define PIO_RXF2_BITS _u(0xffffffff)
#define PIO_RXF2_RESET "-"
#define PIO_RXF2_MSB _u(31)
#define PIO_RXF2_LSB _u(0)
#define PIO_RXF2_ACCESS "RF"
#define PIO_RXF3_OFFSET _u(0x0000002c)
#define PIO_RXF3_BITS _u(0xffffffff)
#define PIO_RXF3_RESET "-"
#define PIO_RXF3_MSB _u(31)
#define PIO_RXF3_LSB _u(0)
#define PIO_RXF3_ACCESS "RF"
#define PIO_IRQ_OFFSET _u(0x00000030)
#define PIO_IRQ_BITS _u(0x000000ff)
#define PIO_IRQ_RESET _u(0x00000000)
#define PIO_IRQ_MSB _u(7)
#define PIO_IRQ_LSB _u(0)
#define PIO_IRQ_ACCESS "WC"
#define PIO_IRQ_FORCE_OFFSET _u(0x00000034)
#define PIO_IRQ_FORCE_BITS _u(0x000000ff)
#define PIO_IRQ_FORCE_RESET _u(0x00000000)
#define PIO_IRQ_FORCE_MSB _u(7)
#define PIO_IRQ_FORCE_LSB _u(0)
#define PIO_IRQ_FORCE_ACCESS "WF"
#define PIO_INPUT_SYNC_BYPASS_OFFSET _u(0x00000038)
#define PIO_INPUT_SYNC_BYPASS_BITS _u(0xffffffff)
#define PIO_INPUT_SYNC_BYPASS_RESET _u(0x00000000)
#define PIO_INPUT_SYNC_BYPASS_MSB _u(31)
#define PIO_INPUT_SYNC_BYPASS_LSB _u(0)
#define PIO_INPUT_SYNC_BYPASS_ACCESS "RW"
#define PIO_DBG_PADOUT_OFFSET _u(0x0000003c)
#define PIO_DBG_PADOUT_BITS _u(0xffffffff)
#define PIO_DBG_PADOUT_RESET _u(0x00000000)
#define PIO_DBG_PADOUT_MSB _u(31)
#define PIO_DBG_PADOUT_LSB _u(0)
#define PIO_DBG_PADOUT_ACCESS "RO"
#define PIO_DBG_PADOE_OFFSET _u(0x00000040)
#define PIO_DBG_PADOE_BITS _u(0xffffffff)
#define PIO_DBG_PADOE_RESET _u(0x00000000)
#define PIO_DBG_PADOE_MSB _u(31)
#define PIO_DBG_PADOE_LSB _u(0)
#define PIO_DBG_PADOE_ACCESS "RO"
#define PIO_DBG_CFGINFO_OFFSET _u(0x00000044)
#define PIO_DBG_CFGINFO_BITS _u(0xf03f0f3f)
#define PIO_DBG_CFGINFO_RESET _u(0x10000000)
#define PIO_DBG_CFGINFO_VERSION_RESET _u(0x1)
#define PIO_DBG_CFGINFO_VERSION_BITS _u(0xf0000000)
#define PIO_DBG_CFGINFO_VERSION_MSB _u(31)
#define PIO_DBG_CFGINFO_VERSION_LSB _u(28)
#define PIO_DBG_CFGINFO_VERSION_ACCESS "RO"
#define PIO_DBG_CFGINFO_VERSION_VALUE_V0 _u(0x0)
#define PIO_DBG_CFGINFO_VERSION_VALUE_V1 _u(0x1)
#define PIO_DBG_CFGINFO_IMEM_SIZE_RESET "-"
#define PIO_DBG_CFGINFO_IMEM_SIZE_BITS _u(0x003f0000)
#define PIO_DBG_CFGINFO_IMEM_SIZE_MSB _u(21)
#define PIO_DBG_CFGINFO_IMEM_SIZE_LSB _u(16)
#define PIO_DBG_CFGINFO_IMEM_SIZE_ACCESS "RO"
#define PIO_DBG_CFGINFO_SM_COUNT_RESET "-"
#define PIO_DBG_CFGINFO_SM_COUNT_BITS _u(0x00000f00)
#define PIO_DBG_CFGINFO_SM_COUNT_MSB _u(11)
#define PIO_DBG_CFGINFO_SM_COUNT_LSB _u(8)
#define PIO_DBG_CFGINFO_SM_COUNT_ACCESS "RO"
#define PIO_DBG_CFGINFO_FIFO_DEPTH_RESET "-"
#define PIO_DBG_CFGINFO_FIFO_DEPTH_BITS _u(0x0000003f)
#define PIO_DBG_CFGINFO_FIFO_DEPTH_MSB _u(5)
#define PIO_DBG_CFGINFO_FIFO_DEPTH_LSB _u(0)
#define PIO_DBG_CFGINFO_FIFO_DEPTH_ACCESS "RO"
#define PIO_INSTR_MEM0_OFFSET _u(0x00000048)
#define PIO_INSTR_MEM0_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM0_RESET _u(0x00000000)
#define PIO_INSTR_MEM0_MSB _u(15)
#define PIO_INSTR_MEM0_LSB _u(0)
#define PIO_INSTR_MEM0_ACCESS "WO"
#define PIO_INSTR_MEM1_OFFSET _u(0x0000004c)
#define PIO_INSTR_MEM1_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM1_RESET _u(0x00000000)
#define PIO_INSTR_MEM1_MSB _u(15)
#define PIO_INSTR_MEM1_LSB _u(0)
#define PIO_INSTR_MEM1_ACCESS "WO"
#define PIO_INSTR_MEM2_OFFSET _u(0x00000050)
#define PIO_INSTR_MEM2_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM2_RESET _u(0x00000000)
#define PIO_INSTR_MEM2_MSB _u(15)
#define PIO_INSTR_MEM2_LSB _u(0)
#define PIO_INSTR_MEM2_ACCESS "WO"
#define PIO_INSTR_MEM3_OFFSET _u(0x00000054)
#define PIO_INSTR_MEM3_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM3_RESET _u(0x00000000)
#define PIO_INSTR_MEM3_MSB _u(15)
#define PIO_INSTR_MEM3_LSB _u(0)
#define PIO_INSTR_MEM3_ACCESS "WO"
#define PIO_INSTR_MEM4_OFFSET _u(0x00000058)
#define PIO_INSTR_MEM4_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM4_RESET _u(0x00000000)
#define PIO_INSTR_MEM4_MSB _u(15)
#define PIO_INSTR_MEM4_LSB _u(0)
#define PIO_INSTR_MEM4_ACCESS "WO"
#define PIO_INSTR_MEM5_OFFSET _u(0x0000005c)
#define PIO_INSTR_MEM5_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM5_RESET _u(0x00000000)
#define PIO_INSTR_MEM5_MSB _u(15)
#define PIO_INSTR_MEM5_LSB _u(0)
#define PIO_INSTR_MEM5_ACCESS "WO"
#define PIO_INSTR_MEM6_OFFSET _u(0x00000060)
#define PIO_INSTR_MEM6_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM6_RESET _u(0x00000000)
#define PIO_INSTR_MEM6_MSB _u(15)
#define PIO_INSTR_MEM6_LSB _u(0)
#define PIO_INSTR_MEM6_ACCESS "WO"
#define PIO_INSTR_MEM7_OFFSET _u(0x00000064)
#define PIO_INSTR_MEM7_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM7_RESET _u(0x00000000)
#define PIO_INSTR_MEM7_MSB _u(15)
#define PIO_INSTR_MEM7_LSB _u(0)
#define PIO_INSTR_MEM7_ACCESS "WO"
#define PIO_INSTR_MEM8_OFFSET _u(0x00000068)
#define PIO_INSTR_MEM8_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM8_RESET _u(0x00000000)
#define PIO_INSTR_MEM8_MSB _u(15)
#define PIO_INSTR_MEM8_LSB _u(0)
#define PIO_INSTR_MEM8_ACCESS "WO"
#define PIO_INSTR_MEM9_OFFSET _u(0x0000006c)
#define PIO_INSTR_MEM9_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM9_RESET _u(0x00000000)
#define PIO_INSTR_MEM9_MSB _u(15)
#define PIO_INSTR_MEM9_LSB _u(0)
#define PIO_INSTR_MEM9_ACCESS "WO"
#define PIO_INSTR_MEM10_OFFSET _u(0x00000070)
#define PIO_INSTR_MEM10_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM10_RESET _u(0x00000000)
#define PIO_INSTR_MEM10_MSB _u(15)
#define PIO_INSTR_MEM10_LSB _u(0)
#define PIO_INSTR_MEM10_ACCESS "WO"
#define PIO_INSTR_MEM11_OFFSET _u(0x00000074)
#define PIO_INSTR_MEM11_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM11_RESET _u(0x00000000)
#define PIO_INSTR_MEM11_MSB _u(15)
#define PIO_INSTR_MEM11_LSB _u(0)
#define PIO_INSTR_MEM11_ACCESS "WO"
#define PIO_INSTR_MEM12_OFFSET _u(0x00000078)
#define PIO_INSTR_MEM12_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM12_RESET _u(0x00000000)
#define PIO_INSTR_MEM12_MSB _u(15)
#define PIO_INSTR_MEM12_LSB _u(0)
#define PIO_INSTR_MEM12_ACCESS "WO"
#define PIO_INSTR_MEM13_OFFSET _u(0x0000007c)
#define PIO_INSTR_MEM13_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM13_RESET _u(0x00000000)
#define PIO_INSTR_MEM13_MSB _u(15)
#define PIO_INSTR_MEM13_LSB _u(0)
#define PIO_INSTR_MEM13_ACCESS "WO"
#define PIO_INSTR_MEM14_OFFSET _u(0x00000080)
#define PIO_INSTR_MEM14_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM14_RESET _u(0x00000000)
#define PIO_INSTR_MEM14_MSB _u(15)
#define PIO_INSTR_MEM14_LSB _u(0)
#define PIO_INSTR_MEM14_ACCESS "WO"
#define PIO_INSTR_MEM15_OFFSET _u(0x00000084)
#define PIO_INSTR_MEM15_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM15_RESET _u(0x00000000)
#define PIO_INSTR_MEM15_MSB _u(15)
#define PIO_INSTR_MEM15_LSB _u(0)
#define PIO_INSTR_MEM15_ACCESS "WO"
#define PIO_INSTR_MEM16_OFFSET _u(0x00000088)
#define PIO_INSTR_MEM16_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM16_RESET _u(0x00000000)
#define PIO_INSTR_MEM16_MSB _u(15)
#define PIO_INSTR_MEM16_LSB _u(0)
#define PIO_INSTR_MEM16_ACCESS "WO"
#define PIO_INSTR_MEM17_OFFSET _u(0x0000008c)
#define PIO_INSTR_MEM17_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM17_RESET _u(0x00000000)
#define PIO_INSTR_MEM17_MSB _u(15)
#define PIO_INSTR_MEM17_LSB _u(0)
#define PIO_INSTR_MEM17_ACCESS "WO"
#define PIO_INSTR_MEM18_OFFSET _u(0x00000090)
#define PIO_INSTR_MEM18_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM18_RESET _u(0x00000000)
#define PIO_INSTR_MEM18_MSB _u(15)
#define PIO_INSTR_MEM18_LSB _u(0)
#define PIO_INSTR_MEM18_ACCESS "WO"
#define PIO_INSTR_MEM19_OFFSET _u(0x00000094)
#define PIO_INSTR_MEM19_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM19_RESET _u(0x00000000)
#define PIO_INSTR_MEM19_MSB _u(15)
#define PIO_INSTR_MEM19_LSB _u(0)
#define PIO_INSTR_MEM19_ACCESS "WO"
#define PIO_INSTR_MEM20_OFFSET _u(0x00000098)
#define PIO_INSTR_MEM20_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM20_RESET _u(0x00000000)
#define PIO_INSTR_MEM20_MSB _u(15)
#define PIO_INSTR_MEM20_LSB _u(0)
#define PIO_INSTR_MEM20_ACCESS "WO"
#define PIO_INSTR_MEM21_OFFSET _u(0x0000009c)
#define PIO_INSTR_MEM21_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM21_RESET _u(0x00000000)
#define PIO_INSTR_MEM21_MSB _u(15)
#define PIO_INSTR_MEM21_LSB _u(0)
#define PIO_INSTR_MEM21_ACCESS "WO"
#define PIO_INSTR_MEM22_OFFSET _u(0x000000a0)
#define PIO_INSTR_MEM22_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM22_RESET _u(0x00000000)
#define PIO_INSTR_MEM22_MSB _u(15)
#define PIO_INSTR_MEM22_LSB _u(0)
#define PIO_INSTR_MEM22_ACCESS "WO"
#define PIO_INSTR_MEM23_OFFSET _u(0x000000a4)
#define PIO_INSTR_MEM23_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM23_RESET _u(0x00000000)
#define PIO_INSTR_MEM23_MSB _u(15)
#define PIO_INSTR_MEM23_LSB _u(0)
#define PIO_INSTR_MEM23_ACCESS "WO"
#define PIO_INSTR_MEM24_OFFSET _u(0x000000a8)
#define PIO_INSTR_MEM24_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM24_RESET _u(0x00000000)
#define PIO_INSTR_MEM24_MSB _u(15)
#define PIO_INSTR_MEM24_LSB _u(0)
#define PIO_INSTR_MEM24_ACCESS "WO"
#define PIO_INSTR_MEM25_OFFSET _u(0x000000ac)
#define PIO_INSTR_MEM25_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM25_RESET _u(0x00000000)
#define PIO_INSTR_MEM25_MSB _u(15)
#define PIO_INSTR_MEM25_LSB _u(0)
#define PIO_INSTR_MEM25_ACCESS "WO"
#define PIO_INSTR_MEM26_OFFSET _u(0x000000b0)
#define PIO_INSTR_MEM26_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM26_RESET _u(0x00000000)
#define PIO_INSTR_MEM26_MSB _u(15)
#define PIO_INSTR_MEM26_LSB _u(0)
#define PIO_INSTR_MEM26_ACCESS "WO"
#define PIO_INSTR_MEM27_OFFSET _u(0x000000b4)
#define PIO_INSTR_MEM27_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM27_RESET _u(0x00000000)
#define PIO_INSTR_MEM27_MSB _u(15)
#define PIO_INSTR_MEM27_LSB _u(0)
#define PIO_INSTR_MEM27_ACCESS "WO"
#define PIO_INSTR_MEM28_OFFSET _u(0x000000b8)
#define PIO_INSTR_MEM28_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM28_RESET _u(0x00000000)
#define PIO_INSTR_MEM28_MSB _u(15)
#define PIO_INSTR_MEM28_LSB _u(0)
#define PIO_INSTR_MEM28_ACCESS "WO"
#define PIO_INSTR_MEM29_OFFSET _u(0x000000bc)
#define PIO_INSTR_MEM29_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM29_RESET _u(0x00000000)
#define PIO_INSTR_MEM29_MSB _u(15)
#define PIO_INSTR_MEM29_LSB _u(0)
#define PIO_INSTR_MEM29_ACCESS "WO"
#define PIO_INSTR_MEM30_OFFSET _u(0x000000c0)
#define PIO_INSTR_MEM30_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM30_RESET _u(0x00000000)
#define PIO_INSTR_MEM30_MSB _u(15)
#define PIO_INSTR_MEM30_LSB _u(0)
#define PIO_INSTR_MEM30_ACCESS "WO"
#define PIO_INSTR_MEM31_OFFSET _u(0x000000c4)
#define PIO_INSTR_MEM31_BITS _u(0x0000ffff)
#define PIO_INSTR_MEM31_RESET _u(0x00000000)
#define PIO_INSTR_MEM31_MSB _u(15)
#define PIO_INSTR_MEM31_LSB _u(0)
#define PIO_INSTR_MEM31_ACCESS "WO"
#define PIO_SM0_CLKDIV_OFFSET _u(0x000000c8)
#define PIO_SM0_CLKDIV_BITS _u(0xffffff00)
#define PIO_SM0_CLKDIV_RESET _u(0x00010000)
#define PIO_SM0_CLKDIV_INT_RESET _u(0x0001)
#define PIO_SM0_CLKDIV_INT_BITS _u(0xffff0000)
#define PIO_SM0_CLKDIV_INT_MSB _u(31)
#define PIO_SM0_CLKDIV_INT_LSB _u(16)
#define PIO_SM0_CLKDIV_INT_ACCESS "RW"
#define PIO_SM0_CLKDIV_FRAC_RESET _u(0x00)
#define PIO_SM0_CLKDIV_FRAC_BITS _u(0x0000ff00)
#define PIO_SM0_CLKDIV_FRAC_MSB _u(15)
#define PIO_SM0_CLKDIV_FRAC_LSB _u(8)
#define PIO_SM0_CLKDIV_FRAC_ACCESS "RW"
#define PIO_SM0_EXECCTRL_OFFSET _u(0x000000cc)
#define PIO_SM0_EXECCTRL_BITS _u(0xffffffff)
#define PIO_SM0_EXECCTRL_RESET _u(0x0001f000)
#define PIO_SM0_EXECCTRL_EXEC_STALLED_RESET _u(0x0)
#define PIO_SM0_EXECCTRL_EXEC_STALLED_BITS _u(0x80000000)
#define PIO_SM0_EXECCTRL_EXEC_STALLED_MSB _u(31)
#define PIO_SM0_EXECCTRL_EXEC_STALLED_LSB _u(31)
#define PIO_SM0_EXECCTRL_EXEC_STALLED_ACCESS "RO"
#define PIO_SM0_EXECCTRL_SIDE_EN_RESET _u(0x0)
#define PIO_SM0_EXECCTRL_SIDE_EN_BITS _u(0x40000000)
#define PIO_SM0_EXECCTRL_SIDE_EN_MSB _u(30)
#define PIO_SM0_EXECCTRL_SIDE_EN_LSB _u(30)
#define PIO_SM0_EXECCTRL_SIDE_EN_ACCESS "RW"
#define PIO_SM0_EXECCTRL_SIDE_PINDIR_RESET _u(0x0)
#define PIO_SM0_EXECCTRL_SIDE_PINDIR_BITS _u(0x20000000)
#define PIO_SM0_EXECCTRL_SIDE_PINDIR_MSB _u(29)
#define PIO_SM0_EXECCTRL_SIDE_PINDIR_LSB _u(29)
#define PIO_SM0_EXECCTRL_SIDE_PINDIR_ACCESS "RW"
#define PIO_SM0_EXECCTRL_JMP_PIN_RESET _u(0x00)
#define PIO_SM0_EXECCTRL_JMP_PIN_BITS _u(0x1f000000)
#define PIO_SM0_EXECCTRL_JMP_PIN_MSB _u(28)
#define PIO_SM0_EXECCTRL_JMP_PIN_LSB _u(24)
#define PIO_SM0_EXECCTRL_JMP_PIN_ACCESS "RW"
#define PIO_SM0_EXECCTRL_OUT_EN_SEL_RESET _u(0x00)
#define PIO_SM0_EXECCTRL_OUT_EN_SEL_BITS _u(0x00f80000)
#define PIO_SM0_EXECCTRL_OUT_EN_SEL_MSB _u(23)
#define PIO_SM0_EXECCTRL_OUT_EN_SEL_LSB _u(19)
#define PIO_SM0_EXECCTRL_OUT_EN_SEL_ACCESS "RW"
#define PIO_SM0_EXECCTRL_INLINE_OUT_EN_RESET _u(0x0)
#define PIO_SM0_EXECCTRL_INLINE_OUT_EN_BITS _u(0x00040000)
#define PIO_SM0_EXECCTRL_INLINE_OUT_EN_MSB _u(18)
#define PIO_SM0_EXECCTRL_INLINE_OUT_EN_LSB _u(18)
#define PIO_SM0_EXECCTRL_INLINE_OUT_EN_ACCESS "RW"
#define PIO_SM0_EXECCTRL_OUT_STICKY_RESET _u(0x0)
#define PIO_SM0_EXECCTRL_OUT_STICKY_BITS _u(0x00020000)
#define PIO_SM0_EXECCTRL_OUT_STICKY_MSB _u(17)
#define PIO_SM0_EXECCTRL_OUT_STICKY_LSB _u(17)
#define PIO_SM0_EXECCTRL_OUT_STICKY_ACCESS "RW"
#define PIO_SM0_EXECCTRL_WRAP_TOP_RESET _u(0x1f)
#define PIO_SM0_EXECCTRL_WRAP_TOP_BITS _u(0x0001f000)
#define PIO_SM0_EXECCTRL_WRAP_TOP_MSB _u(16)
#define PIO_SM0_EXECCTRL_WRAP_TOP_LSB _u(12)
#define PIO_SM0_EXECCTRL_WRAP_TOP_ACCESS "RW"
#define PIO_SM0_EXECCTRL_WRAP_BOTTOM_RESET _u(0x00)
#define PIO_SM0_EXECCTRL_WRAP_BOTTOM_BITS _u(0x00000f80)
#define PIO_SM0_EXECCTRL_WRAP_BOTTOM_MSB _u(11)
#define PIO_SM0_EXECCTRL_WRAP_BOTTOM_LSB _u(7)
#define PIO_SM0_EXECCTRL_WRAP_BOTTOM_ACCESS "RW"
#define PIO_SM0_EXECCTRL_STATUS_SEL_RESET _u(0x0)
#define PIO_SM0_EXECCTRL_STATUS_SEL_BITS _u(0x00000060)
#define PIO_SM0_EXECCTRL_STATUS_SEL_MSB _u(6)
#define PIO_SM0_EXECCTRL_STATUS_SEL_LSB _u(5)
#define PIO_SM0_EXECCTRL_STATUS_SEL_ACCESS "RW"
#define PIO_SM0_EXECCTRL_STATUS_SEL_VALUE_TXLEVEL _u(0x0)
#define PIO_SM0_EXECCTRL_STATUS_SEL_VALUE_RXLEVEL _u(0x1)
#define PIO_SM0_EXECCTRL_STATUS_SEL_VALUE_IRQ _u(0x2)
#define PIO_SM0_EXECCTRL_STATUS_N_RESET _u(0x00)
#define PIO_SM0_EXECCTRL_STATUS_N_BITS _u(0x0000001f)
#define PIO_SM0_EXECCTRL_STATUS_N_MSB _u(4)
#define PIO_SM0_EXECCTRL_STATUS_N_LSB _u(0)
#define PIO_SM0_EXECCTRL_STATUS_N_ACCESS "RW"
#define PIO_SM0_EXECCTRL_STATUS_N_VALUE_IRQ _u(0x00)
#define PIO_SM0_EXECCTRL_STATUS_N_VALUE_IRQ_PREVPIO _u(0x08)
#define PIO_SM0_EXECCTRL_STATUS_N_VALUE_IRQ_NEXTPIO _u(0x10)
#define PIO_SM0_SHIFTCTRL_OFFSET _u(0x000000d0)
#define PIO_SM0_SHIFTCTRL_BITS _u(0xffffc01f)
#define PIO_SM0_SHIFTCTRL_RESET _u(0x000c0000)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_RESET _u(0x0)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_BITS _u(0x80000000)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_MSB _u(31)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_LSB _u(31)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_FJOIN_TX_RESET _u(0x0)
#define PIO_SM0_SHIFTCTRL_FJOIN_TX_BITS _u(0x40000000)
#define PIO_SM0_SHIFTCTRL_FJOIN_TX_MSB _u(30)
#define PIO_SM0_SHIFTCTRL_FJOIN_TX_LSB _u(30)
#define PIO_SM0_SHIFTCTRL_FJOIN_TX_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_PULL_THRESH_RESET _u(0x00)
#define PIO_SM0_SHIFTCTRL_PULL_THRESH_BITS _u(0x3e000000)
#define PIO_SM0_SHIFTCTRL_PULL_THRESH_MSB _u(29)
#define PIO_SM0_SHIFTCTRL_PULL_THRESH_LSB _u(25)
#define PIO_SM0_SHIFTCTRL_PULL_THRESH_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_PUSH_THRESH_RESET _u(0x00)
#define PIO_SM0_SHIFTCTRL_PUSH_THRESH_BITS _u(0x01f00000)
#define PIO_SM0_SHIFTCTRL_PUSH_THRESH_MSB _u(24)
#define PIO_SM0_SHIFTCTRL_PUSH_THRESH_LSB _u(20)
#define PIO_SM0_SHIFTCTRL_PUSH_THRESH_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_OUT_SHIFTDIR_RESET _u(0x1)
#define PIO_SM0_SHIFTCTRL_OUT_SHIFTDIR_BITS _u(0x00080000)
#define PIO_SM0_SHIFTCTRL_OUT_SHIFTDIR_MSB _u(19)
#define PIO_SM0_SHIFTCTRL_OUT_SHIFTDIR_LSB _u(19)
#define PIO_SM0_SHIFTCTRL_OUT_SHIFTDIR_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_IN_SHIFTDIR_RESET _u(0x1)
#define PIO_SM0_SHIFTCTRL_IN_SHIFTDIR_BITS _u(0x00040000)
#define PIO_SM0_SHIFTCTRL_IN_SHIFTDIR_MSB _u(18)
#define PIO_SM0_SHIFTCTRL_IN_SHIFTDIR_LSB _u(18)
#define PIO_SM0_SHIFTCTRL_IN_SHIFTDIR_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_AUTOPULL_RESET _u(0x0)
#define PIO_SM0_SHIFTCTRL_AUTOPULL_BITS _u(0x00020000)
#define PIO_SM0_SHIFTCTRL_AUTOPULL_MSB _u(17)
#define PIO_SM0_SHIFTCTRL_AUTOPULL_LSB _u(17)
#define PIO_SM0_SHIFTCTRL_AUTOPULL_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_AUTOPUSH_RESET _u(0x0)
#define PIO_SM0_SHIFTCTRL_AUTOPUSH_BITS _u(0x00010000)
#define PIO_SM0_SHIFTCTRL_AUTOPUSH_MSB _u(16)
#define PIO_SM0_SHIFTCTRL_AUTOPUSH_LSB _u(16)
#define PIO_SM0_SHIFTCTRL_AUTOPUSH_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_PUT_RESET _u(0x0)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_PUT_BITS _u(0x00008000)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_PUT_MSB _u(15)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_PUT_LSB _u(15)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_PUT_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_GET_RESET _u(0x0)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_GET_BITS _u(0x00004000)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_GET_MSB _u(14)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_GET_LSB _u(14)
#define PIO_SM0_SHIFTCTRL_FJOIN_RX_GET_ACCESS "RW"
#define PIO_SM0_SHIFTCTRL_IN_COUNT_RESET _u(0x00)
#define PIO_SM0_SHIFTCTRL_IN_COUNT_BITS _u(0x0000001f)
#define PIO_SM0_SHIFTCTRL_IN_COUNT_MSB _u(4)
#define PIO_SM0_SHIFTCTRL_IN_COUNT_LSB _u(0)
#define PIO_SM0_SHIFTCTRL_IN_COUNT_ACCESS "RW"
#define PIO_SM0_ADDR_OFFSET _u(0x000000d4)
#define PIO_SM0_ADDR_BITS _u(0x0000001f)
#define PIO_SM0_ADDR_RESET _u(0x00000000)
#define PIO_SM0_ADDR_MSB _u(4)
#define PIO_SM0_ADDR_LSB _u(0)
#define PIO_SM0_ADDR_ACCESS "RO"
#define PIO_SM0_INSTR_OFFSET _u(0x000000d8)
#define PIO_SM0_INSTR_BITS _u(0x0000ffff)
#define PIO_SM0_INSTR_RESET "-"
#define PIO_SM0_INSTR_MSB _u(15)
#define PIO_SM0_INSTR_LSB _u(0)
#define PIO_SM0_INSTR_ACCESS "RW"
#define PIO_SM0_PINCTRL_OFFSET _u(0x000000dc)
#define PIO_SM0_PINCTRL_BITS _u(0xffffffff)
#define PIO_SM0_PINCTRL_RESET _u(0x14000000)
#define PIO_SM0_PINCTRL_SIDESET_COUNT_RESET _u(0x0)
#define PIO_SM0_PINCTRL_SIDESET_COUNT_BITS _u(0xe0000000)
#define PIO_SM0_PINCTRL_SIDESET_COUNT_MSB _u(31)
#define PIO_SM0_PINCTRL_SIDESET_COUNT_LSB _u(29)
#define PIO_SM0_PINCTRL_SIDESET_COUNT_ACCESS "RW"
#define PIO_SM0_PINCTRL_SET_COUNT_RESET _u(0x5)
#define PIO_SM0_PINCTRL_SET_COUNT_BITS _u(0x1c000000)
#define PIO_SM0_PINCTRL_SET_COUNT_MSB _u(28)
#define PIO_SM0_PINCTRL_SET_COUNT_LSB _u(26)
#define PIO_SM0_PINCTRL_SET_COUNT_ACCESS "RW"
#define PIO_SM0_PINCTRL_OUT_COUNT_RESET _u(0x00)
#define PIO_SM0_PINCTRL_OUT_COUNT_BITS _u(0x03f00000)
#define PIO_SM0_PINCTRL_OUT_COUNT_MSB _u(25)
#define PIO_SM0_PINCTRL_OUT_COUNT_LSB _u(20)
#define PIO_SM0_PINCTRL_OUT_COUNT_ACCESS "RW"
#define PIO_SM0_PINCTRL_IN_BASE_RESET _u(0x00)
#define PIO_SM0_PINCTRL_IN_BASE_BITS _u(0x000f8000)
#define PIO_SM0_PINCTRL_IN_BASE_MSB _u(19)
#define PIO_SM0_PINCTRL_IN_BASE_LSB _u(15)
#define PIO_SM0_PINCTRL_IN_BASE_ACCESS "RW"
#define PIO_SM0_PINCTRL_SIDESET_BASE_RESET _u(0x00)
#define PIO_SM0_PINCTRL_SIDESET_BASE_BITS _u(0x00007c00)
#define PIO_SM0_PINCTRL_SIDESET_BASE_MSB _u(14)
#define PIO_SM0_PINCTRL_SIDESET_BASE_LSB _u(10)
#define PIO_SM0_PINCTRL_SIDESET_BASE_ACCESS "RW"
#define PIO_SM0_PINCTRL_SET_BASE_RESET _u(0x00)
#define PIO_SM0_PINCTRL_SET_BASE_BITS _u(0x000003e0)
#define PIO_SM0_PINCTRL_SET_BASE_MSB _u(9)
#define PIO_SM0_PINCTRL_SET_BASE_LSB _u(5)
#define PIO_SM0_PINCTRL_SET_BASE_ACCESS "RW"
#define PIO_SM0_PINCTRL_OUT_BASE_RESET _u(0x00)
#define PIO_SM0_PINCTRL_OUT_BASE_BITS _u(0x0000001f)
#define PIO_SM0_PINCTRL_OUT_BASE_MSB _u(4)
#define PIO_SM0_PINCTRL_OUT_BASE_LSB _u(0)
#define PIO_SM0_PINCTRL_OUT_BASE_ACCESS "RW"
#define PIO_SM1_CLKDIV_OFFSET _u(0x000000e0)
#define PIO_SM1_CLKDIV_BITS _u(0xffffff00)
#define PIO_SM1_CLKDIV_RESET _u(0x00010000)
#define PIO_SM1_CLKDIV_INT_RESET _u(0x0001)
#define PIO_SM1_CLKDIV_INT_BITS _u(0xffff0000)
#define PIO_SM1_CLKDIV_INT_MSB _u(31)
#define PIO_SM1_CLKDIV_INT_LSB _u(16)
#define PIO_SM1_CLKDIV_INT_ACCESS "RW"
#define PIO_SM1_CLKDIV_FRAC_RESET _u(0x00)
#define PIO_SM1_CLKDIV_FRAC_BITS _u(0x0000ff00)
#define PIO_SM1_CLKDIV_FRAC_MSB _u(15)
#define PIO_SM1_CLKDIV_FRAC_LSB _u(8)
#define PIO_SM1_CLKDIV_FRAC_ACCESS "RW"
#define PIO_SM1_EXECCTRL_OFFSET _u(0x000000e4)
#define PIO_SM1_EXECCTRL_BITS _u(0xffffffff)
#define PIO_SM1_EXECCTRL_RESET _u(0x0001f000)
#define PIO_SM1_EXECCTRL_EXEC_STALLED_RESET _u(0x0)
#define PIO_SM1_EXECCTRL_EXEC_STALLED_BITS _u(0x80000000)
#define PIO_SM1_EXECCTRL_EXEC_STALLED_MSB _u(31)
#define PIO_SM1_EXECCTRL_EXEC_STALLED_LSB _u(31)
#define PIO_SM1_EXECCTRL_EXEC_STALLED_ACCESS "RO"
#define PIO_SM1_EXECCTRL_SIDE_EN_RESET _u(0x0)
#define PIO_SM1_EXECCTRL_SIDE_EN_BITS _u(0x40000000)
#define PIO_SM1_EXECCTRL_SIDE_EN_MSB _u(30)
#define PIO_SM1_EXECCTRL_SIDE_EN_LSB _u(30)
#define PIO_SM1_EXECCTRL_SIDE_EN_ACCESS "RW"
#define PIO_SM1_EXECCTRL_SIDE_PINDIR_RESET _u(0x0)
#define PIO_SM1_EXECCTRL_SIDE_PINDIR_BITS _u(0x20000000)
#define PIO_SM1_EXECCTRL_SIDE_PINDIR_MSB _u(29)
#define PIO_SM1_EXECCTRL_SIDE_PINDIR_LSB _u(29)
#define PIO_SM1_EXECCTRL_SIDE_PINDIR_ACCESS "RW"
#define PIO_SM1_EXECCTRL_JMP_PIN_RESET _u(0x00)
#define PIO_SM1_EXECCTRL_JMP_PIN_BITS _u(0x1f000000)
#define PIO_SM1_EXECCTRL_JMP_PIN_MSB _u(28)
#define PIO_SM1_EXECCTRL_JMP_PIN_LSB _u(24)
#define PIO_SM1_EXECCTRL_JMP_PIN_ACCESS "RW"
#define PIO_SM1_EXECCTRL_OUT_EN_SEL_RESET _u(0x00)
#define PIO_SM1_EXECCTRL_OUT_EN_SEL_BITS _u(0x00f80000)
#define PIO_SM1_EXECCTRL_OUT_EN_SEL_MSB _u(23)
#define PIO_SM1_EXECCTRL_OUT_EN_SEL_LSB _u(19)
#define PIO_SM1_EXECCTRL_OUT_EN_SEL_ACCESS "RW"
#define PIO_SM1_EXECCTRL_INLINE_OUT_EN_RESET _u(0x0)
#define PIO_SM1_EXECCTRL_INLINE_OUT_EN_BITS _u(0x00040000)
#define PIO_SM1_EXECCTRL_INLINE_OUT_EN_MSB _u(18)
#define PIO_SM1_EXECCTRL_INLINE_OUT_EN_LSB _u(18)
#define PIO_SM1_EXECCTRL_INLINE_OUT_EN_ACCESS "RW"
#define PIO_SM1_EXECCTRL_OUT_STICKY_RESET _u(0x0)
#define PIO_SM1_EXECCTRL_OUT_STICKY_BITS _u(0x00020000)
#define PIO_SM1_EXECCTRL_OUT_STICKY_MSB _u(17)
#define PIO_SM1_EXECCTRL_OUT_STICKY_LSB _u(17)
#define PIO_SM1_EXECCTRL_OUT_STICKY_ACCESS "RW"
#define PIO_SM1_EXECCTRL_WRAP_TOP_RESET _u(0x1f)
#define PIO_SM1_EXECCTRL_WRAP_TOP_BITS _u(0x0001f000)
#define PIO_SM1_EXECCTRL_WRAP_TOP_MSB _u(16)
#define PIO_SM1_EXECCTRL_WRAP_TOP_LSB _u(12)
#define PIO_SM1_EXECCTRL_WRAP_TOP_ACCESS "RW"
#define PIO_SM1_EXECCTRL_WRAP_BOTTOM_RESET _u(0x00)
#define PIO_SM1_EXECCTRL_WRAP_BOTTOM_BITS _u(0x00000f80)
#define PIO_SM1_EXECCTRL_WRAP_BOTTOM_MSB _u(11)
#define PIO_SM1_EXECCTRL_WRAP_BOTTOM_LSB _u(7)
#define PIO_SM1_EXECCTRL_WRAP_BOTTOM_ACCESS "RW"
#define PIO_SM1_EXECCTRL_STATUS_SEL_RESET _u(0x0)
#define PIO_SM1_EXECCTRL_STATUS_SEL_BITS _u(0x00000060)
#define PIO_SM1_EXECCTRL_STATUS_SEL_MSB _u(6)
#define PIO_SM1_EXECCTRL_STATUS_SEL_LSB _u(5)
#define PIO_SM1_EXECCTRL_STATUS_SEL_ACCESS "RW"
#define PIO_SM1_EXECCTRL_STATUS_SEL_VALUE_TXLEVEL _u(0x0)
#define PIO_SM1_EXECCTRL_STATUS_SEL_VALUE_RXLEVEL _u(0x1)
#define PIO_SM1_EXECCTRL_STATUS_SEL_VALUE_IRQ _u(0x2)
#define PIO_SM1_EXECCTRL_STATUS_N_RESET _u(0x00)
#define PIO_SM1_EXECCTRL_STATUS_N_BITS _u(0x0000001f)
#define PIO_SM1_EXECCTRL_STATUS_N_MSB _u(4)
#define PIO_SM1_EXECCTRL_STATUS_N_LSB _u(0)
#define PIO_SM1_EXECCTRL_STATUS_N_ACCESS "RW"
#define PIO_SM1_EXECCTRL_STATUS_N_VALUE_IRQ _u(0x00)
#define PIO_SM1_EXECCTRL_STATUS_N_VALUE_IRQ_PREVPIO _u(0x08)
#define PIO_SM1_EXECCTRL_STATUS_N_VALUE_IRQ_NEXTPIO _u(0x10)
#define PIO_SM1_SHIFTCTRL_OFFSET _u(0x000000e8)
#define PIO_SM1_SHIFTCTRL_BITS _u(0xffffc01f)
#define PIO_SM1_SHIFTCTRL_RESET _u(0x000c0000)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_RESET _u(0x0)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_BITS _u(0x80000000)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_MSB _u(31)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_LSB _u(31)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_FJOIN_TX_RESET _u(0x0)
#define PIO_SM1_SHIFTCTRL_FJOIN_TX_BITS _u(0x40000000)
#define PIO_SM1_SHIFTCTRL_FJOIN_TX_MSB _u(30)
#define PIO_SM1_SHIFTCTRL_FJOIN_TX_LSB _u(30)
#define PIO_SM1_SHIFTCTRL_FJOIN_TX_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_PULL_THRESH_RESET _u(0x00)
#define PIO_SM1_SHIFTCTRL_PULL_THRESH_BITS _u(0x3e000000)
#define PIO_SM1_SHIFTCTRL_PULL_THRESH_MSB _u(29)
#define PIO_SM1_SHIFTCTRL_PULL_THRESH_LSB _u(25)
#define PIO_SM1_SHIFTCTRL_PULL_THRESH_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_PUSH_THRESH_RESET _u(0x00)
#define PIO_SM1_SHIFTCTRL_PUSH_THRESH_BITS _u(0x01f00000)
#define PIO_SM1_SHIFTCTRL_PUSH_THRESH_MSB _u(24)
#define PIO_SM1_SHIFTCTRL_PUSH_THRESH_LSB _u(20)
#define PIO_SM1_SHIFTCTRL_PUSH_THRESH_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_OUT_SHIFTDIR_RESET _u(0x1)
#define PIO_SM1_SHIFTCTRL_OUT_SHIFTDIR_BITS _u(0x00080000)
#define PIO_SM1_SHIFTCTRL_OUT_SHIFTDIR_MSB _u(19)
#define PIO_SM1_SHIFTCTRL_OUT_SHIFTDIR_LSB _u(19)
#define PIO_SM1_SHIFTCTRL_OUT_SHIFTDIR_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_IN_SHIFTDIR_RESET _u(0x1)
#define PIO_SM1_SHIFTCTRL_IN_SHIFTDIR_BITS _u(0x00040000)
#define PIO_SM1_SHIFTCTRL_IN_SHIFTDIR_MSB _u(18)
#define PIO_SM1_SHIFTCTRL_IN_SHIFTDIR_LSB _u(18)
#define PIO_SM1_SHIFTCTRL_IN_SHIFTDIR_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_AUTOPULL_RESET _u(0x0)
#define PIO_SM1_SHIFTCTRL_AUTOPULL_BITS _u(0x00020000)
#define PIO_SM1_SHIFTCTRL_AUTOPULL_MSB _u(17)
#define PIO_SM1_SHIFTCTRL_AUTOPULL_LSB _u(17)
#define PIO_SM1_SHIFTCTRL_AUTOPULL_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_AUTOPUSH_RESET _u(0x0)
#define PIO_SM1_SHIFTCTRL_AUTOPUSH_BITS _u(0x00010000)
#define PIO_SM1_SHIFTCTRL_AUTOPUSH_MSB _u(16)
#define PIO_SM1_SHIFTCTRL_AUTOPUSH_LSB _u(16)
#define PIO_SM1_SHIFTCTRL_AUTOPUSH_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_PUT_RESET _u(0x0)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_PUT_BITS _u(0x00008000)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_PUT_MSB _u(15)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_PUT_LSB _u(15)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_PUT_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_GET_RESET _u(0x0)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_GET_BITS _u(0x00004000)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_GET_MSB _u(14)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_GET_LSB _u(14)
#define PIO_SM1_SHIFTCTRL_FJOIN_RX_GET_ACCESS "RW"
#define PIO_SM1_SHIFTCTRL_IN_COUNT_RESET _u(0x00)
#define PIO_SM1_SHIFTCTRL_IN_COUNT_BITS _u(0x0000001f)
#define PIO_SM1_SHIFTCTRL_IN_COUNT_MSB _u(4)
#define PIO_SM1_SHIFTCTRL_IN_COUNT_LSB _u(0)
#define PIO_SM1_SHIFTCTRL_IN_COUNT_ACCESS "RW"
#define PIO_SM1_ADDR_OFFSET _u(0x000000ec)
#define PIO_SM1_ADDR_BITS _u(0x0000001f)
#define PIO_SM1_ADDR_RESET _u(0x00000000)
#define PIO_SM1_ADDR_MSB _u(4)
#define PIO_SM1_ADDR_LSB _u(0)
#define PIO_SM1_ADDR_ACCESS "RO"
#define PIO_SM1_INSTR_OFFSET _u(0x000000f0)
#define PIO_SM1_INSTR_BITS _u(0x0000ffff)
#define PIO_SM1_INSTR_RESET "-"
#define PIO_SM1_INSTR_MSB _u(15)
#define PIO_SM1_INSTR_LSB _u(0)
#define PIO_SM1_INSTR_ACCESS "RW"
#define PIO_SM1_PINCTRL_OFFSET _u(0x000000f4)
#define PIO_SM1_PINCTRL_BITS _u(0xffffffff)
#define PIO_SM1_PINCTRL_RESET _u(0x14000000)
#define PIO_SM1_PINCTRL_SIDESET_COUNT_RESET _u(0x0)
#define PIO_SM1_PINCTRL_SIDESET_COUNT_BITS _u(0xe0000000)
#define PIO_SM1_PINCTRL_SIDESET_COUNT_MSB _u(31)
#define PIO_SM1_PINCTRL_SIDESET_COUNT_LSB _u(29)
#define PIO_SM1_PINCTRL_SIDESET_COUNT_ACCESS "RW"
#define PIO_SM1_PINCTRL_SET_COUNT_RESET _u(0x5)
#define PIO_SM1_PINCTRL_SET_COUNT_BITS _u(0x1c000000)
#define PIO_SM1_PINCTRL_SET_COUNT_MSB _u(28)
#define PIO_SM1_PINCTRL_SET_COUNT_LSB _u(26)
#define PIO_SM1_PINCTRL_SET_COUNT_ACCESS "RW"
#define PIO_SM1_PINCTRL_OUT_COUNT_RESET _u(0x00)
#define PIO_SM1_PINCTRL_OUT_COUNT_BITS _u(0x03f00000)
#define PIO_SM1_PINCTRL_OUT_COUNT_MSB _u(25)
#define PIO_SM1_PINCTRL_OUT_COUNT_LSB _u(20)
#define PIO_SM1_PINCTRL_OUT_COUNT_ACCESS "RW"
#define PIO_SM1_PINCTRL_IN_BASE_RESET _u(0x00)
#define PIO_SM1_PINCTRL_IN_BASE_BITS _u(0x000f8000)
#define PIO_SM1_PINCTRL_IN_BASE_MSB _u(19)
#define PIO_SM1_PINCTRL_IN_BASE_LSB _u(15)
#define PIO_SM1_PINCTRL_IN_BASE_ACCESS "RW"
#define PIO_SM1_PINCTRL_SIDESET_BASE_RESET _u(0x00)
#define PIO_SM1_PINCTRL_SIDESET_BASE_BITS _u(0x00007c00)
#define PIO_SM1_PINCTRL_SIDESET_BASE_MSB _u(14)
#define PIO_SM1_PINCTRL_SIDESET_BASE_LSB _u(10)
#define PIO_SM1_PINCTRL_SIDESET_BASE_ACCESS "RW"
#define PIO_SM1_PINCTRL_SET_BASE_RESET _u(0x00)
#define PIO_SM1_PINCTRL_SET_BASE_BITS _u(0x000003e0)
#define PIO_SM1_PINCTRL_SET_BASE_MSB _u(9)
#define PIO_SM1_PINCTRL_SET_BASE_LSB _u(5)
#define PIO_SM1_PINCTRL_SET_BASE_ACCESS "RW"
#define PIO_SM1_PINCTRL_OUT_BASE_RESET _u(0x00)
#define PIO_SM1_PINCTRL_OUT_BASE_BITS _u(0x0000001f)
#define PIO_SM1_PINCTRL_OUT_BASE_MSB _u(4)
#define PIO_SM1_PINCTRL_OUT_BASE_LSB _u(0)
#define PIO_SM1_PINCTRL_OUT_BASE_ACCESS "RW"
#define PIO_SM2_CLKDIV_OFFSET _u(0x000000f8)
#define PIO_SM2_CLKDIV_BITS _u(0xffffff00)
#define PIO_SM2_CLKDIV_RESET _u(0x00010000)
#define PIO_SM2_CLKDIV_INT_RESET _u(0x0001)
#define PIO_SM2_CLKDIV_INT_BITS _u(0xffff0000)
#define PIO_SM2_CLKDIV_INT_MSB _u(31)
#define PIO_SM2_CLKDIV_INT_LSB _u(16)
#define PIO_SM2_CLKDIV_INT_ACCESS "RW"
#define PIO_SM2_CLKDIV_FRAC_RESET _u(0x00)
#define PIO_SM2_CLKDIV_FRAC_BITS _u(0x0000ff00)
#define PIO_SM2_CLKDIV_FRAC_MSB _u(15)
#define PIO_SM2_CLKDIV_FRAC_LSB _u(8)
#define PIO_SM2_CLKDIV_FRAC_ACCESS "RW"
#define PIO_SM2_EXECCTRL_OFFSET _u(0x000000fc)
#define PIO_SM2_EXECCTRL_BITS _u(0xffffffff)
#define PIO_SM2_EXECCTRL_RESET _u(0x0001f000)
#define PIO_SM2_EXECCTRL_EXEC_STALLED_RESET _u(0x0)
#define PIO_SM2_EXECCTRL_EXEC_STALLED_BITS _u(0x80000000)
#define PIO_SM2_EXECCTRL_EXEC_STALLED_MSB _u(31)
#define PIO_SM2_EXECCTRL_EXEC_STALLED_LSB _u(31)
#define PIO_SM2_EXECCTRL_EXEC_STALLED_ACCESS "RO"
#define PIO_SM2_EXECCTRL_SIDE_EN_RESET _u(0x0)
#define PIO_SM2_EXECCTRL_SIDE_EN_BITS _u(0x40000000)
#define PIO_SM2_EXECCTRL_SIDE_EN_MSB _u(30)
#define PIO_SM2_EXECCTRL_SIDE_EN_LSB _u(30)
#define PIO_SM2_EXECCTRL_SIDE_EN_ACCESS "RW"
#define PIO_SM2_EXECCTRL_SIDE_PINDIR_RESET _u(0x0)
#define PIO_SM2_EXECCTRL_SIDE_PINDIR_BITS _u(0x20000000)
#define PIO_SM2_EXECCTRL_SIDE_PINDIR_MSB _u(29)
#define PIO_SM2_EXECCTRL_SIDE_PINDIR_LSB _u(29)
#define PIO_SM2_EXECCTRL_SIDE_PINDIR_ACCESS "RW"
#define PIO_SM2_EXECCTRL_JMP_PIN_RESET _u(0x00)
#define PIO_SM2_EXECCTRL_JMP_PIN_BITS _u(0x1f000000)
#define PIO_SM2_EXECCTRL_JMP_PIN_MSB _u(28)
#define PIO_SM2_EXECCTRL_JMP_PIN_LSB _u(24)
#define PIO_SM2_EXECCTRL_JMP_PIN_ACCESS "RW"
#define PIO_SM2_EXECCTRL_OUT_EN_SEL_RESET _u(0x00)
#define PIO_SM2_EXECCTRL_OUT_EN_SEL_BITS _u(0x00f80000)
#define PIO_SM2_EXECCTRL_OUT_EN_SEL_MSB _u(23)
#define PIO_SM2_EXECCTRL_OUT_EN_SEL_LSB _u(19)
#define PIO_SM2_EXECCTRL_OUT_EN_SEL_ACCESS "RW"
#define PIO_SM2_EXECCTRL_INLINE_OUT_EN_RESET _u(0x0)
#define PIO_SM2_EXECCTRL_INLINE_OUT_EN_BITS _u(0x00040000)
#define PIO_SM2_EXECCTRL_INLINE_OUT_EN_MSB _u(18)
#define PIO_SM2_EXECCTRL_INLINE_OUT_EN_LSB _u(18)
#define PIO_SM2_EXECCTRL_INLINE_OUT_EN_ACCESS "RW"
#define PIO_SM2_EXECCTRL_OUT_STICKY_RESET _u(0x0)
#define PIO_SM2_EXECCTRL_OUT_STICKY_BITS _u(0x00020000)
#define PIO_SM2_EXECCTRL_OUT_STICKY_MSB _u(17)
#define PIO_SM2_EXECCTRL_OUT_STICKY_LSB _u(17)
#define PIO_SM2_EXECCTRL_OUT_STICKY_ACCESS "RW"
#define PIO_SM2_EXECCTRL_WRAP_TOP_RESET _u(0x1f)
#define PIO_SM2_EXECCTRL_WRAP_TOP_BITS _u(0x0001f000)
#define PIO_SM2_EXECCTRL_WRAP_TOP_MSB _u(16)
#define PIO_SM2_EXECCTRL_WRAP_TOP_LSB _u(12)
#define PIO_SM2_EXECCTRL_WRAP_TOP_ACCESS "RW"
#define PIO_SM2_EXECCTRL_WRAP_BOTTOM_RESET _u(0x00)
#define PIO_SM2_EXECCTRL_WRAP_BOTTOM_BITS _u(0x00000f80)
#define PIO_SM2_EXECCTRL_WRAP_BOTTOM_MSB _u(11)
#define PIO_SM2_EXECCTRL_WRAP_BOTTOM_LSB _u(7)
#define PIO_SM2_EXECCTRL_WRAP_BOTTOM_ACCESS "RW"
#define PIO_SM2_EXECCTRL_STATUS_SEL_RESET _u(0x0)
#define PIO_SM2_EXECCTRL_STATUS_SEL_BITS _u(0x00000060)
#define PIO_SM2_EXECCTRL_STATUS_SEL_MSB _u(6)
#define PIO_SM2_EXECCTRL_STATUS_SEL_LSB _u(5)
#define PIO_SM2_EXECCTRL_STATUS_SEL_ACCESS "RW"
#define PIO_SM2_EXECCTRL_STATUS_SEL_VALUE_TXLEVEL _u(0x0)
#define PIO_SM2_EXECCTRL_STATUS_SEL_VALUE_RXLEVEL _u(0x1)
#define PIO_SM2_EXECCTRL_STATUS_SEL_VALUE_IRQ _u(0x2)
#define PIO_SM2_EXECCTRL_STATUS_N_RESET _u(0x00)
#define PIO_SM2_EXECCTRL_STATUS_N_BITS _u(0x0000001f)
#define PIO_SM2_EXECCTRL_STATUS_N_MSB _u(4)
#define PIO_SM2_EXECCTRL_STATUS_N_LSB _u(0)
#define PIO_SM2_EXECCTRL_STATUS_N_ACCESS "RW"
#define PIO_SM2_EXECCTRL_STATUS_N_VALUE_IRQ _u(0x00)
#define PIO_SM2_EXECCTRL_STATUS_N_VALUE_IRQ_PREVPIO _u(0x08)
#define PIO_SM2_EXECCTRL_STATUS_N_VALUE_IRQ_NEXTPIO _u(0x10)
#define PIO_SM2_SHIFTCTRL_OFFSET _u(0x00000100)
#define PIO_SM2_SHIFTCTRL_BITS _u(0xffffc01f)
#define PIO_SM2_SHIFTCTRL_RESET _u(0x000c0000)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_RESET _u(0x0)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_BITS _u(0x80000000)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_MSB _u(31)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_LSB _u(31)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_FJOIN_TX_RESET _u(0x0)
#define PIO_SM2_SHIFTCTRL_FJOIN_TX_BITS _u(0x40000000)
#define PIO_SM2_SHIFTCTRL_FJOIN_TX_MSB _u(30)
#define PIO_SM2_SHIFTCTRL_FJOIN_TX_LSB _u(30)
#define PIO_SM2_SHIFTCTRL_FJOIN_TX_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_PULL_THRESH_RESET _u(0x00)
#define PIO_SM2_SHIFTCTRL_PULL_THRESH_BITS _u(0x3e000000)
#define PIO_SM2_SHIFTCTRL_PULL_THRESH_MSB _u(29)
#define PIO_SM2_SHIFTCTRL_PULL_THRESH_LSB _u(25)
#define PIO_SM2_SHIFTCTRL_PULL_THRESH_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_PUSH_THRESH_RESET _u(0x00)
#define PIO_SM2_SHIFTCTRL_PUSH_THRESH_BITS _u(0x01f00000)
#define PIO_SM2_SHIFTCTRL_PUSH_THRESH_MSB _u(24)
#define PIO_SM2_SHIFTCTRL_PUSH_THRESH_LSB _u(20)
#define PIO_SM2_SHIFTCTRL_PUSH_THRESH_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_OUT_SHIFTDIR_RESET _u(0x1)
#define PIO_SM2_SHIFTCTRL_OUT_SHIFTDIR_BITS _u(0x00080000)
#define PIO_SM2_SHIFTCTRL_OUT_SHIFTDIR_MSB _u(19)
#define PIO_SM2_SHIFTCTRL_OUT_SHIFTDIR_LSB _u(19)
#define PIO_SM2_SHIFTCTRL_OUT_SHIFTDIR_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_IN_SHIFTDIR_RESET _u(0x1)
#define PIO_SM2_SHIFTCTRL_IN_SHIFTDIR_BITS _u(0x00040000)
#define PIO_SM2_SHIFTCTRL_IN_SHIFTDIR_MSB _u(18)
#define PIO_SM2_SHIFTCTRL_IN_SHIFTDIR_LSB _u(18)
#define PIO_SM2_SHIFTCTRL_IN_SHIFTDIR_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_AUTOPULL_RESET _u(0x0)
#define PIO_SM2_SHIFTCTRL_AUTOPULL_BITS _u(0x00020000)
#define PIO_SM2_SHIFTCTRL_AUTOPULL_MSB _u(17)
#define PIO_SM2_SHIFTCTRL_AUTOPULL_LSB _u(17)
#define PIO_SM2_SHIFTCTRL_AUTOPULL_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_AUTOPUSH_RESET _u(0x0)
#define PIO_SM2_SHIFTCTRL_AUTOPUSH_BITS _u(0x00010000)
#define PIO_SM2_SHIFTCTRL_AUTOPUSH_MSB _u(16)
#define PIO_SM2_SHIFTCTRL_AUTOPUSH_LSB _u(16)
#define PIO_SM2_SHIFTCTRL_AUTOPUSH_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_PUT_RESET _u(0x0)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_PUT_BITS _u(0x00008000)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_PUT_MSB _u(15)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_PUT_LSB _u(15)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_PUT_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_GET_RESET _u(0x0)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_GET_BITS _u(0x00004000)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_GET_MSB _u(14)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_GET_LSB _u(14)
#define PIO_SM2_SHIFTCTRL_FJOIN_RX_GET_ACCESS "RW"
#define PIO_SM2_SHIFTCTRL_IN_COUNT_RESET _u(0x00)
#define PIO_SM2_SHIFTCTRL_IN_COUNT_BITS _u(0x0000001f)
#define PIO_SM2_SHIFTCTRL_IN_COUNT_MSB _u(4)
#define PIO_SM2_SHIFTCTRL_IN_COUNT_LSB _u(0)
#define PIO_SM2_SHIFTCTRL_IN_COUNT_ACCESS "RW"
#define PIO_SM2_ADDR_OFFSET _u(0x00000104)
#define PIO_SM2_ADDR_BITS _u(0x0000001f)
#define PIO_SM2_ADDR_RESET _u(0x00000000)
#define PIO_SM2_ADDR_MSB _u(4)
#define PIO_SM2_ADDR_LSB _u(0)
#define PIO_SM2_ADDR_ACCESS "RO"
#define PIO_SM2_INSTR_OFFSET _u(0x00000108)
#define PIO_SM2_INSTR_BITS _u(0x0000ffff)
#define PIO_SM2_INSTR_RESET "-"
#define PIO_SM2_INSTR_MSB _u(15)
#define PIO_SM2_INSTR_LSB _u(0)
#define PIO_SM2_INSTR_ACCESS "RW"
#define PIO_SM2_PINCTRL_OFFSET _u(0x0000010c)
#define PIO_SM2_PINCTRL_BITS _u(0xffffffff)
#define PIO_SM2_PINCTRL_RESET _u(0x14000000)
#define PIO_SM2_PINCTRL_SIDESET_COUNT_RESET _u(0x0)
#define PIO_SM2_PINCTRL_SIDESET_COUNT_BITS _u(0xe0000000)
#define PIO_SM2_PINCTRL_SIDESET_COUNT_MSB _u(31)
#define PIO_SM2_PINCTRL_SIDESET_COUNT_LSB _u(29)
#define PIO_SM2_PINCTRL_SIDESET_COUNT_ACCESS "RW"
#define PIO_SM2_PINCTRL_SET_COUNT_RESET _u(0x5)
#define PIO_SM2_PINCTRL_SET_COUNT_BITS _u(0x1c000000)
#define PIO_SM2_PINCTRL_SET_COUNT_MSB _u(28)
#define PIO_SM2_PINCTRL_SET_COUNT_LSB _u(26)
#define PIO_SM2_PINCTRL_SET_COUNT_ACCESS "RW"
#define PIO_SM2_PINCTRL_OUT_COUNT_RESET _u(0x00)
#define PIO_SM2_PINCTRL_OUT_COUNT_BITS _u(0x03f00000)
#define PIO_SM2_PINCTRL_OUT_COUNT_MSB _u(25)
#define PIO_SM2_PINCTRL_OUT_COUNT_LSB _u(20)
#define PIO_SM2_PINCTRL_OUT_COUNT_ACCESS "RW"
#define PIO_SM2_PINCTRL_IN_BASE_RESET _u(0x00)
#define PIO_SM2_PINCTRL_IN_BASE_BITS _u(0x000f8000)
#define PIO_SM2_PINCTRL_IN_BASE_MSB _u(19)
#define PIO_SM2_PINCTRL_IN_BASE_LSB _u(15)
#define PIO_SM2_PINCTRL_IN_BASE_ACCESS "RW"
#define PIO_SM2_PINCTRL_SIDESET_BASE_RESET _u(0x00)
#define PIO_SM2_PINCTRL_SIDESET_BASE_BITS _u(0x00007c00)
#define PIO_SM2_PINCTRL_SIDESET_BASE_MSB _u(14)
#define PIO_SM2_PINCTRL_SIDESET_BASE_LSB _u(10)
#define PIO_SM2_PINCTRL_SIDESET_BASE_ACCESS "RW"
#define PIO_SM2_PINCTRL_SET_BASE_RESET _u(0x00)
#define PIO_SM2_PINCTRL_SET_BASE_BITS _u(0x000003e0)
#define PIO_SM2_PINCTRL_SET_BASE_MSB _u(9)
#define PIO_SM2_PINCTRL_SET_BASE_LSB _u(5)
#define PIO_SM2_PINCTRL_SET_BASE_ACCESS "RW"
#define PIO_SM2_PINCTRL_OUT_BASE_RESET _u(0x00)
#define PIO_SM2_PINCTRL_OUT_BASE_BITS _u(0x0000001f)
#define PIO_SM2_PINCTRL_OUT_BASE_MSB _u(4)
#define PIO_SM2_PINCTRL_OUT_BASE_LSB _u(0)
#define PIO_SM2_PINCTRL_OUT_BASE_ACCESS "RW"
#define PIO_SM3_CLKDIV_OFFSET _u(0x00000110)
#define PIO_SM3_CLKDIV_BITS _u(0xffffff00)
#define PIO_SM3_CLKDIV_RESET _u(0x00010000)
#define PIO_SM3_CLKDIV_INT_RESET _u(0x0001)
#define PIO_SM3_CLKDIV_INT_BITS _u(0xffff0000)
#define PIO_SM3_CLKDIV_INT_MSB _u(31)
#define PIO_SM3_CLKDIV_INT_LSB _u(16)
#define PIO_SM3_CLKDIV_INT_ACCESS "RW"
#define PIO_SM3_CLKDIV_FRAC_RESET _u(0x00)
#define PIO_SM3_CLKDIV_FRAC_BITS _u(0x0000ff00)
#define PIO_SM3_CLKDIV_FRAC_MSB _u(15)
#define PIO_SM3_CLKDIV_FRAC_LSB _u(8)
#define PIO_SM3_CLKDIV_FRAC_ACCESS "RW"
#define PIO_SM3_EXECCTRL_OFFSET _u(0x00000114)
#define PIO_SM3_EXECCTRL_BITS _u(0xffffffff)
#define PIO_SM3_EXECCTRL_RESET _u(0x0001f000)
#define PIO_SM3_EXECCTRL_EXEC_STALLED_RESET _u(0x0)
#define PIO_SM3_EXECCTRL_EXEC_STALLED_BITS _u(0x80000000)
#define PIO_SM3_EXECCTRL_EXEC_STALLED_MSB _u(31)
#define PIO_SM3_EXECCTRL_EXEC_STALLED_LSB _u(31)
#define PIO_SM3_EXECCTRL_EXEC_STALLED_ACCESS "RO"
#define PIO_SM3_EXECCTRL_SIDE_EN_RESET _u(0x0)
#define PIO_SM3_EXECCTRL_SIDE_EN_BITS _u(0x40000000)
#define PIO_SM3_EXECCTRL_SIDE_EN_MSB _u(30)
#define PIO_SM3_EXECCTRL_SIDE_EN_LSB _u(30)
#define PIO_SM3_EXECCTRL_SIDE_EN_ACCESS "RW"
#define PIO_SM3_EXECCTRL_SIDE_PINDIR_RESET _u(0x0)
#define PIO_SM3_EXECCTRL_SIDE_PINDIR_BITS _u(0x20000000)
#define PIO_SM3_EXECCTRL_SIDE_PINDIR_MSB _u(29)
#define PIO_SM3_EXECCTRL_SIDE_PINDIR_LSB _u(29)
#define PIO_SM3_EXECCTRL_SIDE_PINDIR_ACCESS "RW"
#define PIO_SM3_EXECCTRL_JMP_PIN_RESET _u(0x00)
#define PIO_SM3_EXECCTRL_JMP_PIN_BITS _u(0x1f000000)
#define PIO_SM3_EXECCTRL_JMP_PIN_MSB _u(28)
#define PIO_SM3_EXECCTRL_JMP_PIN_LSB _u(24)
#define PIO_SM3_EXECCTRL_JMP_PIN_ACCESS "RW"
#define PIO_SM3_EXECCTRL_OUT_EN_SEL_RESET _u(0x00)
#define PIO_SM3_EXECCTRL_OUT_EN_SEL_BITS _u(0x00f80000)
#define PIO_SM3_EXECCTRL_OUT_EN_SEL_MSB _u(23)
#define PIO_SM3_EXECCTRL_OUT_EN_SEL_LSB _u(19)
#define PIO_SM3_EXECCTRL_OUT_EN_SEL_ACCESS "RW"
#define PIO_SM3_EXECCTRL_INLINE_OUT_EN_RESET _u(0x0)
#define PIO_SM3_EXECCTRL_INLINE_OUT_EN_BITS _u(0x00040000)
#define PIO_SM3_EXECCTRL_INLINE_OUT_EN_MSB _u(18)
#define PIO_SM3_EXECCTRL_INLINE_OUT_EN_LSB _u(18)
#define PIO_SM3_EXECCTRL_INLINE_OUT_EN_ACCESS "RW"
#define PIO_SM3_EXECCTRL_OUT_STICKY_RESET _u(0x0)
#define PIO_SM3_EXECCTRL_OUT_STICKY_BITS _u(0x00020000)
#define PIO_SM3_EXECCTRL_OUT_STICKY_MSB _u(17)
#define PIO_SM3_EXECCTRL_OUT_STICKY_LSB _u(17)
#define PIO_SM3_EXECCTRL_OUT_STICKY_ACCESS "RW"
#define PIO_SM3_EXECCTRL_WRAP_TOP_RESET _u(0x1f)
#define PIO_SM3_EXECCTRL_WRAP_TOP_BITS _u(0x0001f000)
#define PIO_SM3_EXECCTRL_WRAP_TOP_MSB _u(16)
#define PIO_SM3_EXECCTRL_WRAP_TOP_LSB _u(12)
#define PIO_SM3_EXECCTRL_WRAP_TOP_ACCESS "RW"
#define PIO_SM3_EXECCTRL_WRAP_BOTTOM_RESET _u(0x00)
#define PIO_SM3_EXECCTRL_WRAP_BOTTOM_BITS _u(0x00000f80)
#define PIO_SM3_EXECCTRL_WRAP_BOTTOM_MSB _u(11)
#define PIO_SM3_EXECCTRL_WRAP_BOTTOM_LSB _u(7)
#define PIO_SM3_EXECCTRL_WRAP_BOTTOM_ACCESS "RW"
#define PIO_SM3_EXECCTRL_STATUS_SEL_RESET _u(0x0)
#define PIO_SM3_EXECCTRL_STATUS_SEL_BITS _u(0x00000060)
#define PIO_SM3_EXECCTRL_STATUS_SEL_MSB _u(6)
#define PIO_SM3_EXECCTRL_STATUS_SEL_LSB _u(5)
#define PIO_SM3_EXECCTRL_STATUS_SEL_ACCESS "RW"
#define PIO_SM3_EXECCTRL_STATUS_SEL_VALUE_TXLEVEL _u(0x0)
#define PIO_SM3_EXECCTRL_STATUS_SEL_VALUE_RXLEVEL _u(0x1)
#define PIO_SM3_EXECCTRL_STATUS_SEL_VALUE_IRQ _u(0x2)
#define PIO_SM3_EXECCTRL_STATUS_N_RESET _u(0x00)
#define PIO_SM3_EXECCTRL_STATUS_N_BITS _u(0x0000001f)
#define PIO_SM3_EXECCTRL_STATUS_N_MSB _u(4)
#define PIO_SM3_EXECCTRL_STATUS_N_LSB _u(0)
#define PIO_SM3_EXECCTRL_STATUS_N_ACCESS "RW"
#define PIO_SM3_EXECCTRL_STATUS_N_VALUE_IRQ _u(0x00)
#define PIO_SM3_EXECCTRL_STATUS_N_VALUE_IRQ_PREVPIO _u(0x08)
#define PIO_SM3_EXECCTRL_STATUS_N_VALUE_IRQ_NEXTPIO _u(0x10)
#define PIO_SM3_SHIFTCTRL_OFFSET _u(0x00000118)
#define PIO_SM3_SHIFTCTRL_BITS _u(0xffffc01f)
#define PIO_SM3_SHIFTCTRL_RESET _u(0x000c0000)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_RESET _u(0x0)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_BITS _u(0x80000000)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_MSB _u(31)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_LSB _u(31)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_FJOIN_TX_RESET _u(0x0)
#define PIO_SM3_SHIFTCTRL_FJOIN_TX_BITS _u(0x40000000)
#define PIO_SM3_SHIFTCTRL_FJOIN_TX_MSB _u(30)
#define PIO_SM3_SHIFTCTRL_FJOIN_TX_LSB _u(30)
#define PIO_SM3_SHIFTCTRL_FJOIN_TX_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_PULL_THRESH_RESET _u(0x00)
#define PIO_SM3_SHIFTCTRL_PULL_THRESH_BITS _u(0x3e000000)
#define PIO_SM3_SHIFTCTRL_PULL_THRESH_MSB _u(29)
#define PIO_SM3_SHIFTCTRL_PULL_THRESH_LSB _u(25)
#define PIO_SM3_SHIFTCTRL_PULL_THRESH_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_PUSH_THRESH_RESET _u(0x00)
#define PIO_SM3_SHIFTCTRL_PUSH_THRESH_BITS _u(0x01f00000)
#define PIO_SM3_SHIFTCTRL_PUSH_THRESH_MSB _u(24)
#define PIO_SM3_SHIFTCTRL_PUSH_THRESH_LSB _u(20)
#define PIO_SM3_SHIFTCTRL_PUSH_THRESH_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_OUT_SHIFTDIR_RESET _u(0x1)
#define PIO_SM3_SHIFTCTRL_OUT_SHIFTDIR_BITS _u(0x00080000)
#define PIO_SM3_SHIFTCTRL_OUT_SHIFTDIR_MSB _u(19)
#define PIO_SM3_SHIFTCTRL_OUT_SHIFTDIR_LSB _u(19)
#define PIO_SM3_SHIFTCTRL_OUT_SHIFTDIR_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_IN_SHIFTDIR_RESET _u(0x1)
#define PIO_SM3_SHIFTCTRL_IN_SHIFTDIR_BITS _u(0x00040000)
#define PIO_SM3_SHIFTCTRL_IN_SHIFTDIR_MSB _u(18)
#define PIO_SM3_SHIFTCTRL_IN_SHIFTDIR_LSB _u(18)
#define PIO_SM3_SHIFTCTRL_IN_SHIFTDIR_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_AUTOPULL_RESET _u(0x0)
#define PIO_SM3_SHIFTCTRL_AUTOPULL_BITS _u(0x00020000)
#define PIO_SM3_SHIFTCTRL_AUTOPULL_MSB _u(17)
#define PIO_SM3_SHIFTCTRL_AUTOPULL_LSB _u(17)
#define PIO_SM3_SHIFTCTRL_AUTOPULL_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_AUTOPUSH_RESET _u(0x0)
#define PIO_SM3_SHIFTCTRL_AUTOPUSH_BITS _u(0x00010000)
#define PIO_SM3_SHIFTCTRL_AUTOPUSH_MSB _u(16)
#define PIO_SM3_SHIFTCTRL_AUTOPUSH_LSB _u(16)
#define PIO_SM3_SHIFTCTRL_AUTOPUSH_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_PUT_RESET _u(0x0)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_PUT_BITS _u(0x00008000)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_PUT_MSB _u(15)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_PUT_LSB _u(15)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_PUT_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_GET_RESET _u(0x0)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_GET_BITS _u(0x00004000)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_GET_MSB _u(14)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_GET_LSB _u(14)
#define PIO_SM3_SHIFTCTRL_FJOIN_RX_GET_ACCESS "RW"
#define PIO_SM3_SHIFTCTRL_IN_COUNT_RESET _u(0x00)
#define PIO_SM3_SHIFTCTRL_IN_COUNT_BITS _u(0x0000001f)
#define PIO_SM3_SHIFTCTRL_IN_COUNT_MSB _u(4)
#define PIO_SM3_SHIFTCTRL_IN_COUNT_LSB _u(0)
#define PIO_SM3_SHIFTCTRL_IN_COUNT_ACCESS "RW"
#define PIO_SM3_ADDR_OFFSET _u(0x0000011c)
#define PIO_SM3_ADDR_BITS _u(0x0000001f)
#define PIO_SM3_ADDR_RESET _u(0x00000000)
#define PIO_SM3_ADDR_MSB _u(4)
#define PIO_SM3_ADDR_LSB _u(0)
#define PIO_SM3_ADDR_ACCESS "RO"
#define PIO_SM3_INSTR_OFFSET _u(0x00000120)
#define PIO_SM3_INSTR_BITS _u(0x0000ffff)
#define PIO_SM3_INSTR_RESET "-"
#define PIO_SM3_INSTR_MSB _u(15)
#define PIO_SM3_INSTR_LSB _u(0)
#define PIO_SM3_INSTR_ACCESS "RW"
#define PIO_SM3_PINCTRL_OFFSET _u(0x00000124)
#define PIO_SM3_PINCTRL_BITS _u(0xffffffff)
#define PIO_SM3_PINCTRL_RESET _u(0x14000000)
#define PIO_SM3_PINCTRL_SIDESET_COUNT_RESET _u(0x0)
#define PIO_SM3_PINCTRL_SIDESET_COUNT_BITS _u(0xe0000000)
#define PIO_SM3_PINCTRL_SIDESET_COUNT_MSB _u(31)
#define PIO_SM3_PINCTRL_SIDESET_COUNT_LSB _u(29)
#define PIO_SM3_PINCTRL_SIDESET_COUNT_ACCESS "RW"
#define PIO_SM3_PINCTRL_SET_COUNT_RESET _u(0x5)
#define PIO_SM3_PINCTRL_SET_COUNT_BITS _u(0x1c000000)
#define PIO_SM3_PINCTRL_SET_COUNT_MSB _u(28)
#define PIO_SM3_PINCTRL_SET_COUNT_LSB _u(26)
#define PIO_SM3_PINCTRL_SET_COUNT_ACCESS "RW"
#define PIO_SM3_PINCTRL_OUT_COUNT_RESET _u(0x00)
#define PIO_SM3_PINCTRL_OUT_COUNT_BITS _u(0x03f00000)
#define PIO_SM3_PINCTRL_OUT_COUNT_MSB _u(25)
#define PIO_SM3_PINCTRL_OUT_COUNT_LSB _u(20)
#define PIO_SM3_PINCTRL_OUT_COUNT_ACCESS "RW"
#define PIO_SM3_PINCTRL_IN_BASE_RESET _u(0x00)
#define PIO_SM3_PINCTRL_IN_BASE_BITS _u(0x000f8000)
#define PIO_SM3_PINCTRL_IN_BASE_MSB _u(19)
#define PIO_SM3_PINCTRL_IN_BASE_LSB _u(15)
#define PIO_SM3_PINCTRL_IN_BASE_ACCESS "RW"
#define PIO_SM3_PINCTRL_SIDESET_BASE_RESET _u(0x00)
#define PIO_SM3_PINCTRL_SIDESET_BASE_BITS _u(0x00007c00)
#define PIO_SM3_PINCTRL_SIDESET_BASE_MSB _u(14)
#define PIO_SM3_PINCTRL_SIDESET_BASE_LSB _u(10)
#define PIO_SM3_PINCTRL_SIDESET_BASE_ACCESS "RW"
#define PIO_SM3_PINCTRL_SET_BASE_RESET _u(0x00)
#define PIO_SM3_PINCTRL_SET_BASE_BITS _u(0x000003e0)
#define PIO_SM3_PINCTRL_SET_BASE_MSB _u(9)
#define PIO_SM3_PINCTRL_SET_BASE_LSB _u(5)
#define PIO_SM3_PINCTRL_SET_BASE_ACCESS "RW"
#define PIO_SM3_PINCTRL_OUT_BASE_RESET _u(0x00)
#define PIO_SM3_PINCTRL_OUT_BASE_BITS _u(0x0000001f)
#define PIO_SM3_PINCTRL_OUT_BASE_MSB _u(4)
#define PIO_SM3_PINCTRL_OUT_BASE_LSB _u(0)
#define PIO_SM3_PINCTRL_OUT_BASE_ACCESS "RW"
#define PIO_RXF0_PUTGET0_OFFSET _u(0x00000128)
#define PIO_RXF0_PUTGET0_BITS _u(0xffffffff)
#define PIO_RXF0_PUTGET0_RESET _u(0x00000000)
#define PIO_RXF0_PUTGET0_MSB _u(31)
#define PIO_RXF0_PUTGET0_LSB _u(0)
#define PIO_RXF0_PUTGET0_ACCESS "RW"
#define PIO_RXF0_PUTGET1_OFFSET _u(0x0000012c)
#define PIO_RXF0_PUTGET1_BITS _u(0xffffffff)
#define PIO_RXF0_PUTGET1_RESET _u(0x00000000)
#define PIO_RXF0_PUTGET1_MSB _u(31)
#define PIO_RXF0_PUTGET1_LSB _u(0)
#define PIO_RXF0_PUTGET1_ACCESS "RW"
#define PIO_RXF0_PUTGET2_OFFSET _u(0x00000130)
#define PIO_RXF0_PUTGET2_BITS _u(0xffffffff)
#define PIO_RXF0_PUTGET2_RESET _u(0x00000000)
#define PIO_RXF0_PUTGET2_MSB _u(31)
#define PIO_RXF0_PUTGET2_LSB _u(0)
#define PIO_RXF0_PUTGET2_ACCESS "RW"
#define PIO_RXF0_PUTGET3_OFFSET _u(0x00000134)
#define PIO_RXF0_PUTGET3_BITS _u(0xffffffff)
#define PIO_RXF0_PUTGET3_RESET _u(0x00000000)
#define PIO_RXF0_PUTGET3_MSB _u(31)
#define PIO_RXF0_PUTGET3_LSB _u(0)
#define PIO_RXF0_PUTGET3_ACCESS "RW"
#define PIO_RXF1_PUTGET0_OFFSET _u(0x00000138)
#define PIO_RXF1_PUTGET0_BITS _u(0xffffffff)
#define PIO_RXF1_PUTGET0_RESET _u(0x00000000)
#define PIO_RXF1_PUTGET0_MSB _u(31)
#define PIO_RXF1_PUTGET0_LSB _u(0)
#define PIO_RXF1_PUTGET0_ACCESS "RW"
#define PIO_RXF1_PUTGET1_OFFSET _u(0x0000013c)
#define PIO_RXF1_PUTGET1_BITS _u(0xffffffff)
#define PIO_RXF1_PUTGET1_RESET _u(0x00000000)
#define PIO_RXF1_PUTGET1_MSB _u(31)
#define PIO_RXF1_PUTGET1_LSB _u(0)
#define PIO_RXF1_PUTGET1_ACCESS "RW"
#define PIO_RXF1_PUTGET2_OFFSET _u(0x00000140)
#define PIO_RXF1_PUTGET2_BITS _u(0xffffffff)
#define PIO_RXF1_PUTGET2_RESET _u(0x00000000)
#define PIO_RXF1_PUTGET2_MSB _u(31)
#define PIO_RXF1_PUTGET2_LSB _u(0)
#define PIO_RXF1_PUTGET2_ACCESS "RW"
#define PIO_RXF1_PUTGET3_OFFSET _u(0x00000144)
#define PIO_RXF1_PUTGET3_BITS _u(0xffffffff)
#define PIO_RXF1_PUTGET3_RESET _u(0x00000000)
#define PIO_RXF1_PUTGET3_MSB _u(31)
#define PIO_RXF1_PUTGET3_LSB _u(0)
#define PIO_RXF1_PUTGET3_ACCESS "RW"
#define PIO_RXF2_PUTGET0_OFFSET _u(0x00000148)
#define PIO_RXF2_PUTGET0_BITS _u(0xffffffff)
#define PIO_RXF2_PUTGET0_RESET _u(0x00000000)
#define PIO_RXF2_PUTGET0_MSB _u(31)
#define PIO_RXF2_PUTGET0_LSB _u(0)
#define PIO_RXF2_PUTGET0_ACCESS "RW"
#define PIO_RXF2_PUTGET1_OFFSET _u(0x0000014c)
#define PIO_RXF2_PUTGET1_BITS _u(0xffffffff)
#define PIO_RXF2_PUTGET1_RESET _u(0x00000000)
#define PIO_RXF2_PUTGET1_MSB _u(31)
#define PIO_RXF2_PUTGET1_LSB _u(0)
#define PIO_RXF2_PUTGET1_ACCESS "RW"
#define PIO_RXF2_PUTGET2_OFFSET _u(0x00000150)
#define PIO_RXF2_PUTGET2_BITS _u(0xffffffff)
#define PIO_RXF2_PUTGET2_RESET _u(0x00000000)
#define PIO_RXF2_PUTGET2_MSB _u(31)
#define PIO_RXF2_PUTGET2_LSB _u(0)
#define PIO_RXF2_PUTGET2_ACCESS "RW"
#define PIO_RXF2_PUTGET3_OFFSET _u(0x00000154)
#define PIO_RXF2_PUTGET3_BITS _u(0xffffffff)
#define PIO_RXF2_PUTGET3_RESET _u(0x00000000)
#define PIO_RXF2_PUTGET3_MSB _u(31)
#define PIO_RXF2_PUTGET3_LSB _u(0)
#define PIO_RXF2_PUTGET3_ACCESS "RW"
#define PIO_RXF3_PUTGET0_OFFSET _u(0x00000158)
#define PIO_RXF3_PUTGET0_BITS _u(0xffffffff)
#define PIO_RXF3_PUTGET0_RESET _u(0x00000000)
#define PIO_RXF3_PUTGET0_MSB _u(31)
#define PIO_RXF3_PUTGET0_LSB _u(0)
#define PIO_RXF3_PUTGET0_ACCESS "RW"
#define PIO_RXF3_PUTGET1_OFFSET _u(0x0000015c)
#define PIO_RXF3_PUTGET1_BITS _u(0xffffffff)
#define PIO_RXF3_PUTGET1_RESET _u(0x00000000)
#define PIO_RXF3_PUTGET1_MSB _u(31)
#define PIO_RXF3_PUTGET1_LSB _u(0)
#define PIO_RXF3_PUTGET1_ACCESS "RW"
#define PIO_RXF3_PUTGET2_OFFSET _u(0x00000160)
#define PIO_RXF3_PUTGET2_BITS _u(0xffffffff)
#define PIO_RXF3_PUTGET2_RESET _u(0x00000000)
#define PIO_RXF3_PUTGET2_MSB _u(31)
#define PIO_RXF3_PUTGET2_LSB _u(0)
#define PIO_RXF3_PUTGET2_ACCESS "RW"
#define PIO_RXF3_PUTGET3_OFFSET _u(0x00000164)
#define PIO_RXF3_PUTGET3_BITS _u(0xffffffff)
#define PIO_RXF3_PUTGET3_RESET _u(0x00000000)
#define PIO_RXF3_PUTGET3_MSB _u(31)
#define PIO_RXF3_PUTGET3_LSB _u(0)
#define PIO_RXF3_PUTGET3_ACCESS "RW"
#define PIO_GPIOBASE_OFFSET _u(0x00000168)
#define PIO_GPIOBASE_BITS _u(0x00000010)
#define PIO_GPIOBASE_RESET _u(0x00000000)
#define PIO_GPIOBASE_MSB _u(4)
#define PIO_GPIOBASE_LSB _u(4)
#define PIO_GPIOBASE_ACCESS "RW"
#define PIO_INTR_OFFSET _u(0x0000016c)
#define PIO_INTR_BITS _u(0x0000ffff)
#define PIO_INTR_RESET _u(0x00000000)
#define PIO_INTR_SM7_RESET _u(0x0)
#define PIO_INTR_SM7_BITS _u(0x00008000)
#define PIO_INTR_SM7_MSB _u(15)
#define PIO_INTR_SM7_LSB _u(15)
#define PIO_INTR_SM7_ACCESS "RO"
#define PIO_INTR_SM6_RESET _u(0x0)
#define PIO_INTR_SM6_BITS _u(0x00004000)
#define PIO_INTR_SM6_MSB _u(14)
#define PIO_INTR_SM6_LSB _u(14)
#define PIO_INTR_SM6_ACCESS "RO"
#define PIO_INTR_SM5_RESET _u(0x0)
#define PIO_INTR_SM5_BITS _u(0x00002000)
#define PIO_INTR_SM5_MSB _u(13)
#define PIO_INTR_SM5_LSB _u(13)
#define PIO_INTR_SM5_ACCESS "RO"
#define PIO_INTR_SM4_RESET _u(0x0)
#define PIO_INTR_SM4_BITS _u(0x00001000)
#define PIO_INTR_SM4_MSB _u(12)
#define PIO_INTR_SM4_LSB _u(12)
#define PIO_INTR_SM4_ACCESS "RO"
#define PIO_INTR_SM3_RESET _u(0x0)
#define PIO_INTR_SM3_BITS _u(0x00000800)
#define PIO_INTR_SM3_MSB _u(11)
#define PIO_INTR_SM3_LSB _u(11)
#define PIO_INTR_SM3_ACCESS "RO"
#define PIO_INTR_SM2_RESET _u(0x0)
#define PIO_INTR_SM2_BITS _u(0x00000400)
#define PIO_INTR_SM2_MSB _u(10)
#define PIO_INTR_SM2_LSB _u(10)
#define PIO_INTR_SM2_ACCESS "RO"
#define PIO_INTR_SM1_RESET _u(0x0)
#define PIO_INTR_SM1_BITS _u(0x00000200)
#define PIO_INTR_SM1_MSB _u(9)
#define PIO_INTR_SM1_LSB _u(9)
#define PIO_INTR_SM1_ACCESS "RO"
#define PIO_INTR_SM0_RESET _u(0x0)
#define PIO_INTR_SM0_BITS _u(0x00000100)
#define PIO_INTR_SM0_MSB _u(8)
#define PIO_INTR_SM0_LSB _u(8)
#define PIO_INTR_SM0_ACCESS "RO"
#define PIO_INTR_SM3_TXNFULL_RESET _u(0x0)
#define PIO_INTR_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_INTR_SM3_TXNFULL_MSB _u(7)
#define PIO_INTR_SM3_TXNFULL_LSB _u(7)
#define PIO_INTR_SM3_TXNFULL_ACCESS "RO"
#define PIO_INTR_SM2_TXNFULL_RESET _u(0x0)
#define PIO_INTR_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_INTR_SM2_TXNFULL_MSB _u(6)
#define PIO_INTR_SM2_TXNFULL_LSB _u(6)
#define PIO_INTR_SM2_TXNFULL_ACCESS "RO"
#define PIO_INTR_SM1_TXNFULL_RESET _u(0x0)
#define PIO_INTR_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_INTR_SM1_TXNFULL_MSB _u(5)
#define PIO_INTR_SM1_TXNFULL_LSB _u(5)
#define PIO_INTR_SM1_TXNFULL_ACCESS "RO"
#define PIO_INTR_SM0_TXNFULL_RESET _u(0x0)
#define PIO_INTR_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_INTR_SM0_TXNFULL_MSB _u(4)
#define PIO_INTR_SM0_TXNFULL_LSB _u(4)
#define PIO_INTR_SM0_TXNFULL_ACCESS "RO"
#define PIO_INTR_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_INTR_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_INTR_SM3_RXNEMPTY_MSB _u(3)
#define PIO_INTR_SM3_RXNEMPTY_LSB _u(3)
#define PIO_INTR_SM3_RXNEMPTY_ACCESS "RO"
#define PIO_INTR_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_INTR_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_INTR_SM2_RXNEMPTY_MSB _u(2)
#define PIO_INTR_SM2_RXNEMPTY_LSB _u(2)
#define PIO_INTR_SM2_RXNEMPTY_ACCESS "RO"
#define PIO_INTR_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_INTR_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_INTR_SM1_RXNEMPTY_MSB _u(1)
#define PIO_INTR_SM1_RXNEMPTY_LSB _u(1)
#define PIO_INTR_SM1_RXNEMPTY_ACCESS "RO"
#define PIO_INTR_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_INTR_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_INTR_SM0_RXNEMPTY_MSB _u(0)
#define PIO_INTR_SM0_RXNEMPTY_LSB _u(0)
#define PIO_INTR_SM0_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ0_INTE_OFFSET _u(0x00000170)
#define PIO_IRQ0_INTE_BITS _u(0x0000ffff)
#define PIO_IRQ0_INTE_RESET _u(0x00000000)
#define PIO_IRQ0_INTE_SM7_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM7_BITS _u(0x00008000)
#define PIO_IRQ0_INTE_SM7_MSB _u(15)
#define PIO_IRQ0_INTE_SM7_LSB _u(15)
#define PIO_IRQ0_INTE_SM7_ACCESS "RW"
#define PIO_IRQ0_INTE_SM6_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM6_BITS _u(0x00004000)
#define PIO_IRQ0_INTE_SM6_MSB _u(14)
#define PIO_IRQ0_INTE_SM6_LSB _u(14)
#define PIO_IRQ0_INTE_SM6_ACCESS "RW"
#define PIO_IRQ0_INTE_SM5_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM5_BITS _u(0x00002000)
#define PIO_IRQ0_INTE_SM5_MSB _u(13)
#define PIO_IRQ0_INTE_SM5_LSB _u(13)
#define PIO_IRQ0_INTE_SM5_ACCESS "RW"
#define PIO_IRQ0_INTE_SM4_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM4_BITS _u(0x00001000)
#define PIO_IRQ0_INTE_SM4_MSB _u(12)
#define PIO_IRQ0_INTE_SM4_LSB _u(12)
#define PIO_IRQ0_INTE_SM4_ACCESS "RW"
#define PIO_IRQ0_INTE_SM3_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM3_BITS _u(0x00000800)
#define PIO_IRQ0_INTE_SM3_MSB _u(11)
#define PIO_IRQ0_INTE_SM3_LSB _u(11)
#define PIO_IRQ0_INTE_SM3_ACCESS "RW"
#define PIO_IRQ0_INTE_SM2_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM2_BITS _u(0x00000400)
#define PIO_IRQ0_INTE_SM2_MSB _u(10)
#define PIO_IRQ0_INTE_SM2_LSB _u(10)
#define PIO_IRQ0_INTE_SM2_ACCESS "RW"
#define PIO_IRQ0_INTE_SM1_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM1_BITS _u(0x00000200)
#define PIO_IRQ0_INTE_SM1_MSB _u(9)
#define PIO_IRQ0_INTE_SM1_LSB _u(9)
#define PIO_IRQ0_INTE_SM1_ACCESS "RW"
#define PIO_IRQ0_INTE_SM0_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM0_BITS _u(0x00000100)
#define PIO_IRQ0_INTE_SM0_MSB _u(8)
#define PIO_IRQ0_INTE_SM0_LSB _u(8)
#define PIO_IRQ0_INTE_SM0_ACCESS "RW"
#define PIO_IRQ0_INTE_SM3_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_IRQ0_INTE_SM3_TXNFULL_MSB _u(7)
#define PIO_IRQ0_INTE_SM3_TXNFULL_LSB _u(7)
#define PIO_IRQ0_INTE_SM3_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTE_SM2_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_IRQ0_INTE_SM2_TXNFULL_MSB _u(6)
#define PIO_IRQ0_INTE_SM2_TXNFULL_LSB _u(6)
#define PIO_IRQ0_INTE_SM2_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTE_SM1_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_IRQ0_INTE_SM1_TXNFULL_MSB _u(5)
#define PIO_IRQ0_INTE_SM1_TXNFULL_LSB _u(5)
#define PIO_IRQ0_INTE_SM1_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTE_SM0_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_IRQ0_INTE_SM0_TXNFULL_MSB _u(4)
#define PIO_IRQ0_INTE_SM0_TXNFULL_LSB _u(4)
#define PIO_IRQ0_INTE_SM0_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTE_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_IRQ0_INTE_SM3_RXNEMPTY_MSB _u(3)
#define PIO_IRQ0_INTE_SM3_RXNEMPTY_LSB _u(3)
#define PIO_IRQ0_INTE_SM3_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTE_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_IRQ0_INTE_SM2_RXNEMPTY_MSB _u(2)
#define PIO_IRQ0_INTE_SM2_RXNEMPTY_LSB _u(2)
#define PIO_IRQ0_INTE_SM2_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTE_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_IRQ0_INTE_SM1_RXNEMPTY_MSB _u(1)
#define PIO_IRQ0_INTE_SM1_RXNEMPTY_LSB _u(1)
#define PIO_IRQ0_INTE_SM1_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTE_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTE_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_IRQ0_INTE_SM0_RXNEMPTY_MSB _u(0)
#define PIO_IRQ0_INTE_SM0_RXNEMPTY_LSB _u(0)
#define PIO_IRQ0_INTE_SM0_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTF_OFFSET _u(0x00000174)
#define PIO_IRQ0_INTF_BITS _u(0x0000ffff)
#define PIO_IRQ0_INTF_RESET _u(0x00000000)
#define PIO_IRQ0_INTF_SM7_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM7_BITS _u(0x00008000)
#define PIO_IRQ0_INTF_SM7_MSB _u(15)
#define PIO_IRQ0_INTF_SM7_LSB _u(15)
#define PIO_IRQ0_INTF_SM7_ACCESS "RW"
#define PIO_IRQ0_INTF_SM6_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM6_BITS _u(0x00004000)
#define PIO_IRQ0_INTF_SM6_MSB _u(14)
#define PIO_IRQ0_INTF_SM6_LSB _u(14)
#define PIO_IRQ0_INTF_SM6_ACCESS "RW"
#define PIO_IRQ0_INTF_SM5_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM5_BITS _u(0x00002000)
#define PIO_IRQ0_INTF_SM5_MSB _u(13)
#define PIO_IRQ0_INTF_SM5_LSB _u(13)
#define PIO_IRQ0_INTF_SM5_ACCESS "RW"
#define PIO_IRQ0_INTF_SM4_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM4_BITS _u(0x00001000)
#define PIO_IRQ0_INTF_SM4_MSB _u(12)
#define PIO_IRQ0_INTF_SM4_LSB _u(12)
#define PIO_IRQ0_INTF_SM4_ACCESS "RW"
#define PIO_IRQ0_INTF_SM3_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM3_BITS _u(0x00000800)
#define PIO_IRQ0_INTF_SM3_MSB _u(11)
#define PIO_IRQ0_INTF_SM3_LSB _u(11)
#define PIO_IRQ0_INTF_SM3_ACCESS "RW"
#define PIO_IRQ0_INTF_SM2_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM2_BITS _u(0x00000400)
#define PIO_IRQ0_INTF_SM2_MSB _u(10)
#define PIO_IRQ0_INTF_SM2_LSB _u(10)
#define PIO_IRQ0_INTF_SM2_ACCESS "RW"
#define PIO_IRQ0_INTF_SM1_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM1_BITS _u(0x00000200)
#define PIO_IRQ0_INTF_SM1_MSB _u(9)
#define PIO_IRQ0_INTF_SM1_LSB _u(9)
#define PIO_IRQ0_INTF_SM1_ACCESS "RW"
#define PIO_IRQ0_INTF_SM0_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM0_BITS _u(0x00000100)
#define PIO_IRQ0_INTF_SM0_MSB _u(8)
#define PIO_IRQ0_INTF_SM0_LSB _u(8)
#define PIO_IRQ0_INTF_SM0_ACCESS "RW"
#define PIO_IRQ0_INTF_SM3_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_IRQ0_INTF_SM3_TXNFULL_MSB _u(7)
#define PIO_IRQ0_INTF_SM3_TXNFULL_LSB _u(7)
#define PIO_IRQ0_INTF_SM3_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTF_SM2_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_IRQ0_INTF_SM2_TXNFULL_MSB _u(6)
#define PIO_IRQ0_INTF_SM2_TXNFULL_LSB _u(6)
#define PIO_IRQ0_INTF_SM2_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTF_SM1_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_IRQ0_INTF_SM1_TXNFULL_MSB _u(5)
#define PIO_IRQ0_INTF_SM1_TXNFULL_LSB _u(5)
#define PIO_IRQ0_INTF_SM1_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTF_SM0_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_IRQ0_INTF_SM0_TXNFULL_MSB _u(4)
#define PIO_IRQ0_INTF_SM0_TXNFULL_LSB _u(4)
#define PIO_IRQ0_INTF_SM0_TXNFULL_ACCESS "RW"
#define PIO_IRQ0_INTF_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_IRQ0_INTF_SM3_RXNEMPTY_MSB _u(3)
#define PIO_IRQ0_INTF_SM3_RXNEMPTY_LSB _u(3)
#define PIO_IRQ0_INTF_SM3_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTF_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_IRQ0_INTF_SM2_RXNEMPTY_MSB _u(2)
#define PIO_IRQ0_INTF_SM2_RXNEMPTY_LSB _u(2)
#define PIO_IRQ0_INTF_SM2_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTF_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_IRQ0_INTF_SM1_RXNEMPTY_MSB _u(1)
#define PIO_IRQ0_INTF_SM1_RXNEMPTY_LSB _u(1)
#define PIO_IRQ0_INTF_SM1_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTF_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTF_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_IRQ0_INTF_SM0_RXNEMPTY_MSB _u(0)
#define PIO_IRQ0_INTF_SM0_RXNEMPTY_LSB _u(0)
#define PIO_IRQ0_INTF_SM0_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ0_INTS_OFFSET _u(0x00000178)
#define PIO_IRQ0_INTS_BITS _u(0x0000ffff)
#define PIO_IRQ0_INTS_RESET _u(0x00000000)
#define PIO_IRQ0_INTS_SM7_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM7_BITS _u(0x00008000)
#define PIO_IRQ0_INTS_SM7_MSB _u(15)
#define PIO_IRQ0_INTS_SM7_LSB _u(15)
#define PIO_IRQ0_INTS_SM7_ACCESS "RO"
#define PIO_IRQ0_INTS_SM6_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM6_BITS _u(0x00004000)
#define PIO_IRQ0_INTS_SM6_MSB _u(14)
#define PIO_IRQ0_INTS_SM6_LSB _u(14)
#define PIO_IRQ0_INTS_SM6_ACCESS "RO"
#define PIO_IRQ0_INTS_SM5_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM5_BITS _u(0x00002000)
#define PIO_IRQ0_INTS_SM5_MSB _u(13)
#define PIO_IRQ0_INTS_SM5_LSB _u(13)
#define PIO_IRQ0_INTS_SM5_ACCESS "RO"
#define PIO_IRQ0_INTS_SM4_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM4_BITS _u(0x00001000)
#define PIO_IRQ0_INTS_SM4_MSB _u(12)
#define PIO_IRQ0_INTS_SM4_LSB _u(12)
#define PIO_IRQ0_INTS_SM4_ACCESS "RO"
#define PIO_IRQ0_INTS_SM3_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM3_BITS _u(0x00000800)
#define PIO_IRQ0_INTS_SM3_MSB _u(11)
#define PIO_IRQ0_INTS_SM3_LSB _u(11)
#define PIO_IRQ0_INTS_SM3_ACCESS "RO"
#define PIO_IRQ0_INTS_SM2_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM2_BITS _u(0x00000400)
#define PIO_IRQ0_INTS_SM2_MSB _u(10)
#define PIO_IRQ0_INTS_SM2_LSB _u(10)
#define PIO_IRQ0_INTS_SM2_ACCESS "RO"
#define PIO_IRQ0_INTS_SM1_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM1_BITS _u(0x00000200)
#define PIO_IRQ0_INTS_SM1_MSB _u(9)
#define PIO_IRQ0_INTS_SM1_LSB _u(9)
#define PIO_IRQ0_INTS_SM1_ACCESS "RO"
#define PIO_IRQ0_INTS_SM0_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM0_BITS _u(0x00000100)
#define PIO_IRQ0_INTS_SM0_MSB _u(8)
#define PIO_IRQ0_INTS_SM0_LSB _u(8)
#define PIO_IRQ0_INTS_SM0_ACCESS "RO"
#define PIO_IRQ0_INTS_SM3_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_IRQ0_INTS_SM3_TXNFULL_MSB _u(7)
#define PIO_IRQ0_INTS_SM3_TXNFULL_LSB _u(7)
#define PIO_IRQ0_INTS_SM3_TXNFULL_ACCESS "RO"
#define PIO_IRQ0_INTS_SM2_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_IRQ0_INTS_SM2_TXNFULL_MSB _u(6)
#define PIO_IRQ0_INTS_SM2_TXNFULL_LSB _u(6)
#define PIO_IRQ0_INTS_SM2_TXNFULL_ACCESS "RO"
#define PIO_IRQ0_INTS_SM1_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_IRQ0_INTS_SM1_TXNFULL_MSB _u(5)
#define PIO_IRQ0_INTS_SM1_TXNFULL_LSB _u(5)
#define PIO_IRQ0_INTS_SM1_TXNFULL_ACCESS "RO"
#define PIO_IRQ0_INTS_SM0_TXNFULL_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_IRQ0_INTS_SM0_TXNFULL_MSB _u(4)
#define PIO_IRQ0_INTS_SM0_TXNFULL_LSB _u(4)
#define PIO_IRQ0_INTS_SM0_TXNFULL_ACCESS "RO"
#define PIO_IRQ0_INTS_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_IRQ0_INTS_SM3_RXNEMPTY_MSB _u(3)
#define PIO_IRQ0_INTS_SM3_RXNEMPTY_LSB _u(3)
#define PIO_IRQ0_INTS_SM3_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ0_INTS_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_IRQ0_INTS_SM2_RXNEMPTY_MSB _u(2)
#define PIO_IRQ0_INTS_SM2_RXNEMPTY_LSB _u(2)
#define PIO_IRQ0_INTS_SM2_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ0_INTS_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_IRQ0_INTS_SM1_RXNEMPTY_MSB _u(1)
#define PIO_IRQ0_INTS_SM1_RXNEMPTY_LSB _u(1)
#define PIO_IRQ0_INTS_SM1_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ0_INTS_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ0_INTS_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_IRQ0_INTS_SM0_RXNEMPTY_MSB _u(0)
#define PIO_IRQ0_INTS_SM0_RXNEMPTY_LSB _u(0)
#define PIO_IRQ0_INTS_SM0_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ1_INTE_OFFSET _u(0x0000017c)
#define PIO_IRQ1_INTE_BITS _u(0x0000ffff)
#define PIO_IRQ1_INTE_RESET _u(0x00000000)
#define PIO_IRQ1_INTE_SM7_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM7_BITS _u(0x00008000)
#define PIO_IRQ1_INTE_SM7_MSB _u(15)
#define PIO_IRQ1_INTE_SM7_LSB _u(15)
#define PIO_IRQ1_INTE_SM7_ACCESS "RW"
#define PIO_IRQ1_INTE_SM6_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM6_BITS _u(0x00004000)
#define PIO_IRQ1_INTE_SM6_MSB _u(14)
#define PIO_IRQ1_INTE_SM6_LSB _u(14)
#define PIO_IRQ1_INTE_SM6_ACCESS "RW"
#define PIO_IRQ1_INTE_SM5_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM5_BITS _u(0x00002000)
#define PIO_IRQ1_INTE_SM5_MSB _u(13)
#define PIO_IRQ1_INTE_SM5_LSB _u(13)
#define PIO_IRQ1_INTE_SM5_ACCESS "RW"
#define PIO_IRQ1_INTE_SM4_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM4_BITS _u(0x00001000)
#define PIO_IRQ1_INTE_SM4_MSB _u(12)
#define PIO_IRQ1_INTE_SM4_LSB _u(12)
#define PIO_IRQ1_INTE_SM4_ACCESS "RW"
#define PIO_IRQ1_INTE_SM3_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM3_BITS _u(0x00000800)
#define PIO_IRQ1_INTE_SM3_MSB _u(11)
#define PIO_IRQ1_INTE_SM3_LSB _u(11)
#define PIO_IRQ1_INTE_SM3_ACCESS "RW"
#define PIO_IRQ1_INTE_SM2_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM2_BITS _u(0x00000400)
#define PIO_IRQ1_INTE_SM2_MSB _u(10)
#define PIO_IRQ1_INTE_SM2_LSB _u(10)
#define PIO_IRQ1_INTE_SM2_ACCESS "RW"
#define PIO_IRQ1_INTE_SM1_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM1_BITS _u(0x00000200)
#define PIO_IRQ1_INTE_SM1_MSB _u(9)
#define PIO_IRQ1_INTE_SM1_LSB _u(9)
#define PIO_IRQ1_INTE_SM1_ACCESS "RW"
#define PIO_IRQ1_INTE_SM0_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM0_BITS _u(0x00000100)
#define PIO_IRQ1_INTE_SM0_MSB _u(8)
#define PIO_IRQ1_INTE_SM0_LSB _u(8)
#define PIO_IRQ1_INTE_SM0_ACCESS "RW"
#define PIO_IRQ1_INTE_SM3_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_IRQ1_INTE_SM3_TXNFULL_MSB _u(7)
#define PIO_IRQ1_INTE_SM3_TXNFULL_LSB _u(7)
#define PIO_IRQ1_INTE_SM3_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTE_SM2_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_IRQ1_INTE_SM2_TXNFULL_MSB _u(6)
#define PIO_IRQ1_INTE_SM2_TXNFULL_LSB _u(6)
#define PIO_IRQ1_INTE_SM2_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTE_SM1_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_IRQ1_INTE_SM1_TXNFULL_MSB _u(5)
#define PIO_IRQ1_INTE_SM1_TXNFULL_LSB _u(5)
#define PIO_IRQ1_INTE_SM1_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTE_SM0_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_IRQ1_INTE_SM0_TXNFULL_MSB _u(4)
#define PIO_IRQ1_INTE_SM0_TXNFULL_LSB _u(4)
#define PIO_IRQ1_INTE_SM0_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTE_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_IRQ1_INTE_SM3_RXNEMPTY_MSB _u(3)
#define PIO_IRQ1_INTE_SM3_RXNEMPTY_LSB _u(3)
#define PIO_IRQ1_INTE_SM3_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTE_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_IRQ1_INTE_SM2_RXNEMPTY_MSB _u(2)
#define PIO_IRQ1_INTE_SM2_RXNEMPTY_LSB _u(2)
#define PIO_IRQ1_INTE_SM2_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTE_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_IRQ1_INTE_SM1_RXNEMPTY_MSB _u(1)
#define PIO_IRQ1_INTE_SM1_RXNEMPTY_LSB _u(1)
#define PIO_IRQ1_INTE_SM1_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTE_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTE_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_IRQ1_INTE_SM0_RXNEMPTY_MSB _u(0)
#define PIO_IRQ1_INTE_SM0_RXNEMPTY_LSB _u(0)
#define PIO_IRQ1_INTE_SM0_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTF_OFFSET _u(0x00000180)
#define PIO_IRQ1_INTF_BITS _u(0x0000ffff)
#define PIO_IRQ1_INTF_RESET _u(0x00000000)
#define PIO_IRQ1_INTF_SM7_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM7_BITS _u(0x00008000)
#define PIO_IRQ1_INTF_SM7_MSB _u(15)
#define PIO_IRQ1_INTF_SM7_LSB _u(15)
#define PIO_IRQ1_INTF_SM7_ACCESS "RW"
#define PIO_IRQ1_INTF_SM6_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM6_BITS _u(0x00004000)
#define PIO_IRQ1_INTF_SM6_MSB _u(14)
#define PIO_IRQ1_INTF_SM6_LSB _u(14)
#define PIO_IRQ1_INTF_SM6_ACCESS "RW"
#define PIO_IRQ1_INTF_SM5_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM5_BITS _u(0x00002000)
#define PIO_IRQ1_INTF_SM5_MSB _u(13)
#define PIO_IRQ1_INTF_SM5_LSB _u(13)
#define PIO_IRQ1_INTF_SM5_ACCESS "RW"
#define PIO_IRQ1_INTF_SM4_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM4_BITS _u(0x00001000)
#define PIO_IRQ1_INTF_SM4_MSB _u(12)
#define PIO_IRQ1_INTF_SM4_LSB _u(12)
#define PIO_IRQ1_INTF_SM4_ACCESS "RW"
#define PIO_IRQ1_INTF_SM3_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM3_BITS _u(0x00000800)
#define PIO_IRQ1_INTF_SM3_MSB _u(11)
#define PIO_IRQ1_INTF_SM3_LSB _u(11)
#define PIO_IRQ1_INTF_SM3_ACCESS "RW"
#define PIO_IRQ1_INTF_SM2_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM2_BITS _u(0x00000400)
#define PIO_IRQ1_INTF_SM2_MSB _u(10)
#define PIO_IRQ1_INTF_SM2_LSB _u(10)
#define PIO_IRQ1_INTF_SM2_ACCESS "RW"
#define PIO_IRQ1_INTF_SM1_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM1_BITS _u(0x00000200)
#define PIO_IRQ1_INTF_SM1_MSB _u(9)
#define PIO_IRQ1_INTF_SM1_LSB _u(9)
#define PIO_IRQ1_INTF_SM1_ACCESS "RW"
#define PIO_IRQ1_INTF_SM0_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM0_BITS _u(0x00000100)
#define PIO_IRQ1_INTF_SM0_MSB _u(8)
#define PIO_IRQ1_INTF_SM0_LSB _u(8)
#define PIO_IRQ1_INTF_SM0_ACCESS "RW"
#define PIO_IRQ1_INTF_SM3_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_IRQ1_INTF_SM3_TXNFULL_MSB _u(7)
#define PIO_IRQ1_INTF_SM3_TXNFULL_LSB _u(7)
#define PIO_IRQ1_INTF_SM3_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTF_SM2_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_IRQ1_INTF_SM2_TXNFULL_MSB _u(6)
#define PIO_IRQ1_INTF_SM2_TXNFULL_LSB _u(6)
#define PIO_IRQ1_INTF_SM2_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTF_SM1_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_IRQ1_INTF_SM1_TXNFULL_MSB _u(5)
#define PIO_IRQ1_INTF_SM1_TXNFULL_LSB _u(5)
#define PIO_IRQ1_INTF_SM1_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTF_SM0_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_IRQ1_INTF_SM0_TXNFULL_MSB _u(4)
#define PIO_IRQ1_INTF_SM0_TXNFULL_LSB _u(4)
#define PIO_IRQ1_INTF_SM0_TXNFULL_ACCESS "RW"
#define PIO_IRQ1_INTF_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_IRQ1_INTF_SM3_RXNEMPTY_MSB _u(3)
#define PIO_IRQ1_INTF_SM3_RXNEMPTY_LSB _u(3)
#define PIO_IRQ1_INTF_SM3_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTF_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_IRQ1_INTF_SM2_RXNEMPTY_MSB _u(2)
#define PIO_IRQ1_INTF_SM2_RXNEMPTY_LSB _u(2)
#define PIO_IRQ1_INTF_SM2_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTF_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_IRQ1_INTF_SM1_RXNEMPTY_MSB _u(1)
#define PIO_IRQ1_INTF_SM1_RXNEMPTY_LSB _u(1)
#define PIO_IRQ1_INTF_SM1_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTF_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTF_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_IRQ1_INTF_SM0_RXNEMPTY_MSB _u(0)
#define PIO_IRQ1_INTF_SM0_RXNEMPTY_LSB _u(0)
#define PIO_IRQ1_INTF_SM0_RXNEMPTY_ACCESS "RW"
#define PIO_IRQ1_INTS_OFFSET _u(0x00000184)
#define PIO_IRQ1_INTS_BITS _u(0x0000ffff)
#define PIO_IRQ1_INTS_RESET _u(0x00000000)
#define PIO_IRQ1_INTS_SM7_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM7_BITS _u(0x00008000)
#define PIO_IRQ1_INTS_SM7_MSB _u(15)
#define PIO_IRQ1_INTS_SM7_LSB _u(15)
#define PIO_IRQ1_INTS_SM7_ACCESS "RO"
#define PIO_IRQ1_INTS_SM6_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM6_BITS _u(0x00004000)
#define PIO_IRQ1_INTS_SM6_MSB _u(14)
#define PIO_IRQ1_INTS_SM6_LSB _u(14)
#define PIO_IRQ1_INTS_SM6_ACCESS "RO"
#define PIO_IRQ1_INTS_SM5_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM5_BITS _u(0x00002000)
#define PIO_IRQ1_INTS_SM5_MSB _u(13)
#define PIO_IRQ1_INTS_SM5_LSB _u(13)
#define PIO_IRQ1_INTS_SM5_ACCESS "RO"
#define PIO_IRQ1_INTS_SM4_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM4_BITS _u(0x00001000)
#define PIO_IRQ1_INTS_SM4_MSB _u(12)
#define PIO_IRQ1_INTS_SM4_LSB _u(12)
#define PIO_IRQ1_INTS_SM4_ACCESS "RO"
#define PIO_IRQ1_INTS_SM3_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM3_BITS _u(0x00000800)
#define PIO_IRQ1_INTS_SM3_MSB _u(11)
#define PIO_IRQ1_INTS_SM3_LSB _u(11)
#define PIO_IRQ1_INTS_SM3_ACCESS "RO"
#define PIO_IRQ1_INTS_SM2_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM2_BITS _u(0x00000400)
#define PIO_IRQ1_INTS_SM2_MSB _u(10)
#define PIO_IRQ1_INTS_SM2_LSB _u(10)
#define PIO_IRQ1_INTS_SM2_ACCESS "RO"
#define PIO_IRQ1_INTS_SM1_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM1_BITS _u(0x00000200)
#define PIO_IRQ1_INTS_SM1_MSB _u(9)
#define PIO_IRQ1_INTS_SM1_LSB _u(9)
#define PIO_IRQ1_INTS_SM1_ACCESS "RO"
#define PIO_IRQ1_INTS_SM0_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM0_BITS _u(0x00000100)
#define PIO_IRQ1_INTS_SM0_MSB _u(8)
#define PIO_IRQ1_INTS_SM0_LSB _u(8)
#define PIO_IRQ1_INTS_SM0_ACCESS "RO"
#define PIO_IRQ1_INTS_SM3_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM3_TXNFULL_BITS _u(0x00000080)
#define PIO_IRQ1_INTS_SM3_TXNFULL_MSB _u(7)
#define PIO_IRQ1_INTS_SM3_TXNFULL_LSB _u(7)
#define PIO_IRQ1_INTS_SM3_TXNFULL_ACCESS "RO"
#define PIO_IRQ1_INTS_SM2_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM2_TXNFULL_BITS _u(0x00000040)
#define PIO_IRQ1_INTS_SM2_TXNFULL_MSB _u(6)
#define PIO_IRQ1_INTS_SM2_TXNFULL_LSB _u(6)
#define PIO_IRQ1_INTS_SM2_TXNFULL_ACCESS "RO"
#define PIO_IRQ1_INTS_SM1_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM1_TXNFULL_BITS _u(0x00000020)
#define PIO_IRQ1_INTS_SM1_TXNFULL_MSB _u(5)
#define PIO_IRQ1_INTS_SM1_TXNFULL_LSB _u(5)
#define PIO_IRQ1_INTS_SM1_TXNFULL_ACCESS "RO"
#define PIO_IRQ1_INTS_SM0_TXNFULL_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM0_TXNFULL_BITS _u(0x00000010)
#define PIO_IRQ1_INTS_SM0_TXNFULL_MSB _u(4)
#define PIO_IRQ1_INTS_SM0_TXNFULL_LSB _u(4)
#define PIO_IRQ1_INTS_SM0_TXNFULL_ACCESS "RO"
#define PIO_IRQ1_INTS_SM3_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM3_RXNEMPTY_BITS _u(0x00000008)
#define PIO_IRQ1_INTS_SM3_RXNEMPTY_MSB _u(3)
#define PIO_IRQ1_INTS_SM3_RXNEMPTY_LSB _u(3)
#define PIO_IRQ1_INTS_SM3_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ1_INTS_SM2_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM2_RXNEMPTY_BITS _u(0x00000004)
#define PIO_IRQ1_INTS_SM2_RXNEMPTY_MSB _u(2)
#define PIO_IRQ1_INTS_SM2_RXNEMPTY_LSB _u(2)
#define PIO_IRQ1_INTS_SM2_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ1_INTS_SM1_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM1_RXNEMPTY_BITS _u(0x00000002)
#define PIO_IRQ1_INTS_SM1_RXNEMPTY_MSB _u(1)
#define PIO_IRQ1_INTS_SM1_RXNEMPTY_LSB _u(1)
#define PIO_IRQ1_INTS_SM1_RXNEMPTY_ACCESS "RO"
#define PIO_IRQ1_INTS_SM0_RXNEMPTY_RESET _u(0x0)
#define PIO_IRQ1_INTS_SM0_RXNEMPTY_BITS _u(0x00000001)
#define PIO_IRQ1_INTS_SM0_RXNEMPTY_MSB _u(0)
#define PIO_IRQ1_INTS_SM0_RXNEMPTY_LSB _u(0)
#define PIO_IRQ1_INTS_SM0_RXNEMPTY_ACCESS "RO"
typedef struct {
   
    io_rw_32 clkdiv;
   
    io_rw_32 execctrl;
   
    io_rw_32 shiftctrl;
   
    io_ro_32 addr;
   
    io_rw_32 instr;
   
    io_rw_32 pinctrl;
} pio_sm_hw_t;
typedef struct {
   
    io_rw_32 inte;
   
    io_rw_32 intf;
   
    io_ro_32 ints;
} pio_irq_ctrl_hw_t;
typedef struct {
   
    io_rw_32 ctrl;
   
    io_ro_32 fstat;
   
    io_rw_32 fdebug;
   
    io_ro_32 flevel;
   
    io_wo_32 txf[4];
   
    io_ro_32 rxf[4];
   
    io_rw_32 irq;
   
    io_wo_32 irq_force;
   
    io_rw_32 input_sync_bypass;
   
    io_ro_32 dbg_padout;
   
    io_ro_32 dbg_padoe;
   
    io_ro_32 dbg_cfginfo;
   
    io_wo_32 instr_mem[32];
    pio_sm_hw_t sm[4];
   
    io_rw_32 rxf_putget[4][4];
   
    io_rw_32 gpiobase;
   
    io_ro_32 intr;
    union {
        struct {
           
            io_rw_32 inte0;
           
            io_rw_32 intf0;
           
            io_ro_32 ints0;
           
            io_rw_32 inte1;
           
            io_rw_32 intf1;
           
            io_ro_32 ints1;
        };
        pio_irq_ctrl_hw_t irq_ctrl[2];
    };
} pio_hw_t;
#define pio0_hw ((pio_hw_t *)PIO0_BASE)
#define pio1_hw ((pio_hw_t *)PIO1_BASE)
#define pio2_hw ((pio_hw_t *)PIO2_BASE)
_Static_assert(sizeof (pio_hw_t) == 0x0188, "");
#define _HARDWARE_PIO_INSTRUCTIONS_H 
#define PARAM_ASSERTIONS_ENABLED_PIO_INSTRUCTIONS 0
enum pio_instr_bits {
    pio_instr_bits_jmp = 0x0000,
    pio_instr_bits_wait = 0x2000,
    pio_instr_bits_in = 0x4000,
    pio_instr_bits_out = 0x6000,
    pio_instr_bits_push = 0x8000,
    pio_instr_bits_pull = 0x8080,
    pio_instr_bits_mov = 0xa000,
    pio_instr_bits_irq = 0xc000,
    pio_instr_bits_set = 0xe000,
};
#define _PIO_INVALID_IN_SRC 0x08u
#define _PIO_INVALID_OUT_DEST 0x10u
#define _PIO_INVALID_SET_DEST 0x20u
#define _PIO_INVALID_MOV_SRC 0x40u
#define _PIO_INVALID_MOV_DEST 0x80u
enum pio_src_dest {
    pio_pins = 0u,
    pio_x = 1u,
    pio_y = 2u,
    pio_null = 3u | 0x20u | 0x80u,
    pio_pindirs = 4u | 0x08u | 0x40u | 0x80u,
    pio_exec_mov = 4u | 0x08u | 0x10u | 0x20u | 0x40u,
    pio_status = 5u | 0x08u | 0x10u | 0x20u | 0x80u,
    pio_pc = 5u | 0x08u | 0x20u | 0x40u,
    pio_isr = 6u | 0x20u,
    pio_osr = 7u | 0x10u | 0x20u,
    pio_exec_out = 7u | 0x08u | 0x20u | 0x40u | 0x80u,
};
static inline uint _pio_major_instr_bits(uint instr) {
    return instr & 0xe000u;
}
static inline uint _pio_arg1(uint instr) {
    return (instr >> 5) & 0x7u;
}
static inline uint _pio_encode_instr_and_args(enum pio_instr_bits instr_bits, uint arg1, uint arg2) {
    ({if (((0 || 0) && !0)) ((arg1 <= 0x7) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 87, __func__, "arg1 <= 0x7"));});
    return instr_bits | (arg1 << 5u) | (arg2 & 0x1fu);
}
static inline uint _pio_encode_instr_and_src_dest(enum pio_instr_bits instr_bits, enum pio_src_dest dest, uint value) {
    return _pio_encode_instr_and_args(instr_bits, dest & 7u, value);
}
static inline uint pio_encode_delay(uint cycles) {
    ({if (((0 || 0) && !0)) ((cycles <= 0x1f) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 116, __func__, "cycles <= 0x1f"));});
    return cycles << 8u;
}
static inline uint pio_encode_sideset(uint sideset_bit_count, uint value) {
    ({if (((0 || 0) && !0)) ((sideset_bit_count >= 1 && sideset_bit_count <= 5) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 133, __func__, "sideset_bit_count >= 1 && sideset_bit_count <= 5"));});
    ({if (((0 || 0) && !0)) ((value <= ((1u << sideset_bit_count) - 1)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 134, __func__, "value <= ((1u << sideset_bit_count) - 1)"));});
    return value << (13u - sideset_bit_count);
}
static inline uint pio_encode_sideset_opt(uint sideset_bit_count, uint value) {
    ({if (((0 || 0) && !0)) ((sideset_bit_count >= 0 && sideset_bit_count <= 4) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 151, __func__, "sideset_bit_count >= 0 && sideset_bit_count <= 4"));});
    ({if (((0 || 0) && !0)) ((value <= ((1u << sideset_bit_count) - 1)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 152, __func__, "value <= ((1u << sideset_bit_count) - 1)"));});
    return 0x1000u | value << (12u - sideset_bit_count);
}
static inline uint pio_encode_jmp(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 0, addr);
}
static inline uint pio_encode_jmp_not_x(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 1, addr);
}
static inline uint pio_encode_jmp_x_dec(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 2, addr);
}
static inline uint pio_encode_jmp_not_y(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 3, addr);
}
static inline uint pio_encode_jmp_y_dec(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 4, addr);
}
static inline uint pio_encode_jmp_x_ne_y(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 5, addr);
}
static inline uint pio_encode_jmp_pin(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 6, addr);
}
static inline uint pio_encode_jmp_not_osre(uint addr) {
    return _pio_encode_instr_and_args(pio_instr_bits_jmp, 7, addr);
}
static inline uint _pio_encode_irq(_Bool relative, uint irq) {
    ({if (((0 || 0) && !0)) ((irq <= 7) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 261, __func__, "irq <= 7"));});
    return (relative ? 0x10u : 0x0u) | irq;
}
static inline uint pio_encode_wait_gpio(_Bool polarity, uint gpio) {
    return _pio_encode_instr_and_args(pio_instr_bits_wait, 0u | (polarity ? 4u : 0u), gpio);
}
static inline uint pio_encode_wait_pin(_Bool polarity, uint pin) {
    return _pio_encode_instr_and_args(pio_instr_bits_wait, 1u | (polarity ? 4u : 0u), pin);
}
static inline uint pio_encode_wait_irq(_Bool polarity, _Bool relative, uint irq) {
    ({if (((0 || 0) && !0)) ((irq <= 7) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 309, __func__, "irq <= 7"));});
    return _pio_encode_instr_and_args(pio_instr_bits_wait, 2u | (polarity ? 4u : 0u), _pio_encode_irq(relative, irq));
}
static inline uint pio_encode_in(enum pio_src_dest src, uint count) {
    ({if (((0 || 0) && !0)) ((!(src & 0x08u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 324, __func__, "!(src & 0x08u)"));});
    return _pio_encode_instr_and_src_dest(pio_instr_bits_in, src, count);
}
static inline uint pio_encode_out(enum pio_src_dest dest, uint count) {
    ({if (((0 || 0) && !0)) ((!(dest & 0x10u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 339, __func__, "!(dest & 0x10u)"));});
    return _pio_encode_instr_and_src_dest(pio_instr_bits_out, dest, count);
}
static inline uint pio_encode_push(_Bool if_full, _Bool block) {
    return _pio_encode_instr_and_args(pio_instr_bits_push, (if_full ? 2u : 0u) | (block ? 1u : 0u), 0);
}
static inline uint pio_encode_pull(_Bool if_empty, _Bool block) {
    return _pio_encode_instr_and_args(pio_instr_bits_pull, (if_empty ? 2u : 0u) | (block ? 1u : 0u), 0);
}
static inline uint pio_encode_mov(enum pio_src_dest dest, enum pio_src_dest src) {
    ({if (((0 || 0) && !0)) ((!(dest & 0x80u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 382, __func__, "!(dest & 0x80u)"));});
    ({if (((0 || 0) && !0)) ((!(src & 0x40u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 383, __func__, "!(src & 0x40u)"));});
    return _pio_encode_instr_and_src_dest(pio_instr_bits_mov, dest, src & 7u);
}
static inline uint pio_encode_mov_not(enum pio_src_dest dest, enum pio_src_dest src) {
    ({if (((0 || 0) && !0)) ((!(dest & 0x80u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 398, __func__, "!(dest & 0x80u)"));});
    ({if (((0 || 0) && !0)) ((!(src & 0x40u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 399, __func__, "!(src & 0x40u)"));});
    return _pio_encode_instr_and_src_dest(pio_instr_bits_mov, dest, (1u << 3u) | (src & 7u));
}
static inline uint pio_encode_mov_reverse(enum pio_src_dest dest, enum pio_src_dest src) {
    ({if (((0 || 0) && !0)) ((!(dest & 0x80u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 414, __func__, "!(dest & 0x80u)"));});
    ({if (((0 || 0) && !0)) ((!(src & 0x40u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 415, __func__, "!(src & 0x40u)"));});
    return _pio_encode_instr_and_src_dest(pio_instr_bits_mov, dest, (2u << 3u) | (src & 7u));
}
static inline uint pio_encode_irq_set(_Bool relative, uint irq) {
    return _pio_encode_instr_and_args(pio_instr_bits_irq, 0, _pio_encode_irq(relative, irq));
}
static inline uint pio_encode_irq_wait(_Bool relative, uint irq) {
    return _pio_encode_instr_and_args(pio_instr_bits_irq, 1, _pio_encode_irq(relative, irq));
}
static inline uint pio_encode_irq_clear(_Bool relative, uint irq) {
    return _pio_encode_instr_and_args(pio_instr_bits_irq, 2, _pio_encode_irq(relative, irq));
}
static inline uint pio_encode_set(enum pio_src_dest dest, uint value) {
    ({if (((0 || 0) && !0)) ((!(dest & 0x20u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio_instructions.h", 472, __func__, "!(dest & 0x20u)"));});
    return _pio_encode_instr_and_src_dest(pio_instr_bits_set, dest, value);
}
static inline uint pio_encode_nop(void) {
    return pio_encode_mov(pio_y, pio_y);
}
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_PIO 0
#define PICO_PIO_VERSION 1
#define PICO_PIO_CLKDIV_ROUND_NEAREST PICO_CLKDIV_ROUND_NEAREST
_Static_assert(31u == 30u + 1, "");
enum pio_fifo_join {
    PIO_FIFO_JOIN_NONE = 0,
    PIO_FIFO_JOIN_TX = 1,
    PIO_FIFO_JOIN_RX = 2,
    PIO_FIFO_JOIN_TXGET = 4,
    PIO_FIFO_JOIN_TXPUT = 8,
    PIO_FIFO_JOIN_PUTGET = 12,
};
enum pio_mov_status_type {
    STATUS_TX_LESSTHAN = 0,
    STATUS_RX_LESSTHAN = 1,
    STATUS_IRQ_SET = 2
};
typedef pio_hw_t *PIO;
#define pio0 pio0_hw
#define pio1 pio1_hw
#define pio2 pio2_hw
#define PICO_PIO_USE_GPIO_BASE ((NUM_BANK0_GPIOS) > 32)
_Static_assert(0x50300000u - 0x50200000u == (1u << 20), "hardware layout mismatch");
_Static_assert(0x50400000u - 0x50200000u == (2u << 20), "hardware layout mismatch");
#define PIO_NUM(pio) (((uintptr_t)(pio) - PIO0_BASE) >> 20)
_Static_assert(0x50300000u - 0x50200000u == (1u << 20), "hardware layout mismatch");
_Static_assert(0x50400000u - 0x50200000u == (2u << 20), "hardware layout mismatch");
#define PIO_INSTANCE(instance) ((pio_hw_t *)(PIO0_BASE + (instance) * (1u << 20)))
#define PIO_FUNCSEL_NUM(pio,gpio) ((gpio_function_t) (GPIO_FUNC_PIO0 + PIO_NUM(pio)))
_Static_assert(DREQ_PIO0_TX1 == DREQ_PIO0_TX0 + 1, "");
_Static_assert(DREQ_PIO0_TX2 == DREQ_PIO0_TX0 + 2, "");
_Static_assert(DREQ_PIO0_TX3 == DREQ_PIO0_TX0 + 3, "");
_Static_assert(DREQ_PIO0_RX0 == DREQ_PIO0_TX0 + 4u, "");
_Static_assert(DREQ_PIO1_TX0 == DREQ_PIO0_RX0 + 4u, "");
_Static_assert(DREQ_PIO1_RX0 == DREQ_PIO1_TX0 + 4u, "");
_Static_assert(DREQ_PIO2_TX0 == DREQ_PIO1_RX0 + 4u, "");
_Static_assert(DREQ_PIO2_RX0 == DREQ_PIO2_TX0 + 4u, "");
#define PIO_DREQ_NUM(pio,sm,is_tx) (DREQ_PIO0_TX0 + (sm) + (((is_tx) ? 0 : NUM_PIO_STATE_MACHINES) + PIO_NUM(pio) * (DREQ_PIO1_TX0 - DREQ_PIO0_TX0)))
#define PIO_IRQ_NUM(pio,irqn) (PIO0_IRQ_0 + NUM_PIO_IRQS * PIO_NUM(pio) + (irqn))
typedef struct {
    uint32_t clkdiv;
    uint32_t execctrl;
    uint32_t shiftctrl;
    uint32_t pinctrl;
} pio_sm_config;
static inline void check_sm_param(__attribute__((__unused__)) uint sm) {
    ({if (((0 || 0) && !0)) ((sm < 4u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 313, __func__, "sm < 4u"));});
}
static inline void check_sm_mask(__attribute__((__unused__)) uint mask) {
    ({if (((0 || 0) && !0)) ((mask < (1u << 4u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 317, __func__, "mask < (1u << 4u)"));});
}
static inline void check_pio_param(__attribute__((__unused__)) PIO pio) {
    ({if (((0 || 0) && !0)) ((pio == ((pio_hw_t *)0x50200000u) || pio == ((pio_hw_t *)0x50300000u) || pio == ((pio_hw_t *)0x50400000u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 324, __func__, "pio == ((pio_hw_t *)0x50200000u) || pio == ((pio_hw_t *)0x50300000u) || pio == ((pio_hw_t *)0x50400000u)"));});
}
static inline void check_pio_pin_param(__attribute__((__unused__)) uint pin) {
    ({if (((0 || 0) && !0)) ((!(pin >= 32)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 330, __func__, "!(pin >= 32)"));});
}
static inline void sm_config_set_out_pin_base(pio_sm_config *c, uint out_base) {
    check_pio_pin_param(out_base);
    c->pinctrl = (c->pinctrl & ~0x0000001fu) |
                 ((out_base & 31) << 0u);
}
static inline void sm_config_set_out_pin_count(pio_sm_config *c, uint out_count) {
    ({if (((0 || 0) && !0)) ((out_count <= 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 364, __func__, "out_count <= 32"));});
    c->pinctrl = (c->pinctrl & ~0x03f00000u) |
                 (out_count << 20u);
}
static inline void sm_config_set_out_pins(pio_sm_config *c, uint out_base, uint out_count) {
    sm_config_set_out_pin_base(c, out_base);
    sm_config_set_out_pin_count(c, out_count);
}
static inline void sm_config_set_set_pin_base(pio_sm_config *c, uint set_base) {
    check_pio_pin_param(set_base);
    c->pinctrl = (c->pinctrl & ~0x000003e0u) |
                 ((set_base & 31) << 5u);
}
static inline void sm_config_set_set_pin_count(pio_sm_config *c, uint set_count) {
    ({if (((0 || 0) && !0)) ((set_count <= 5) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 410, __func__, "set_count <= 5"));});
    c->pinctrl = (c->pinctrl & ~0x1c000000u) |
                 (set_count << 26u);
}
static inline void sm_config_set_set_pins(pio_sm_config *c, uint set_base, uint set_count) {
    sm_config_set_set_pin_base(c, set_base);
    sm_config_set_set_pin_count(c, set_count);
}
static inline void sm_config_set_in_pin_base(pio_sm_config *c, uint in_base) {
    check_pio_pin_param(in_base);
    c->pinctrl = (c->pinctrl & ~0x000f8000u) |
                 ((in_base & 31) << 15u);
}
static inline void sm_config_set_in_pins(pio_sm_config *c, uint in_base) {
    sm_config_set_in_pin_base(c, in_base);
}
static inline void sm_config_set_in_pin_count(pio_sm_config *c, uint in_count) {
    ({if (((0 || 0) && !0)) ((in_count && in_count <= 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 478, __func__, "in_count && in_count <= 32"));});
    c->shiftctrl = (c->shiftctrl & ~0x0000001fu) |
                   ((in_count & 0x1fu) << 0u);
}
static inline void sm_config_set_sideset_pin_base(pio_sm_config *c, uint sideset_base) {
    check_pio_pin_param(sideset_base);
    c->pinctrl = (c->pinctrl & ~0x00007c00u) |
                 ((sideset_base & 31) << 10u);
}
static inline void sm_config_set_sideset_pins(pio_sm_config *c, uint sideset_base) {
    sm_config_set_sideset_pin_base(c, sideset_base);
}
static inline void sm_config_set_sideset(pio_sm_config *c, uint bit_count, _Bool optional, _Bool pindirs) {
    ({if (((0 || 0) && !0)) ((bit_count <= 5) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 526, __func__, "bit_count <= 5"));});
    ({if (((0 || 0) && !0)) ((!optional || bit_count >= 1) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 527, __func__, "!optional || bit_count >= 1"));});
    c->pinctrl = (c->pinctrl & ~0xe0000000u) |
                 (bit_count << 29u);
    c->execctrl = (c->execctrl & ~(0x40000000u | 0x20000000u)) |
                  (((uint)!!(optional)) << 30u) |
                  (((uint)!!(pindirs)) << 29u);
}
static inline void sm_config_set_clkdiv_int_frac8(pio_sm_config *c, uint32_t div_int, uint8_t div_frac8) {
    _Static_assert((31u + 1 - 16u) == 16, "");
    ({if (((0 || 0) && !0)) ((!(div_int >> 16)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 550, __func__, "!(div_int >> 16)"));});
    ({if (((0 || 0) && !0)) ((!(div_int == 0 && div_frac8 != 0)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 551, __func__, "!(div_int == 0 && div_frac8 != 0)"));});
    _Static_assert((15u + 1 - 8u) == 8, "");
    c->clkdiv =
            (((uint)div_frac8) << 8u) |
            (((uint)div_int) << 16u);
}
static inline void sm_config_set_clkdiv_int_frac(pio_sm_config *c, uint16_t div_int, uint8_t div_frac8) {
    sm_config_set_clkdiv_int_frac8(c, div_int, div_frac8);
}
static inline void pio_calculate_clkdiv8_from_float(float div, uint32_t *div_int, uint8_t *div_frac8) {
    ({if (((0 || 0) && !0)) ((div >= 1 && div <= 65536) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 564, __func__, "div >= 1 && div <= 65536"));});
    const int frac_bit_count = (15u + 1 - 8u);
    div += 0.5f / (1 << frac_bit_count);
    *div_int = (uint16_t)div;
    _Static_assert((15u + 1 - 8u) == 8, "");
    if (*div_int == 0) {
        *div_frac8 = 0;
    } else {
        *div_frac8 = (uint8_t)((div - (float)*div_int) * (1u << frac_bit_count));
    }
}
static inline void pio_calculate_clkdiv_from_float(float div, uint16_t *div_int16, uint8_t *div_frac8) {
    uint32_t div_int;
    pio_calculate_clkdiv8_from_float(div, &div_int, div_frac8);
    *div_int16 = (uint16_t) div_int;
}
static inline void sm_config_set_clkdiv(pio_sm_config *c, float div) {
    uint32_t div_int;
    uint8_t div_frac8;
    pio_calculate_clkdiv8_from_float(div, &div_int, &div_frac8);
    sm_config_set_clkdiv_int_frac8(c, div_int, div_frac8);
}
static inline void sm_config_set_wrap(pio_sm_config *c, uint wrap_target, uint wrap) {
    ({if (((0 || 0) && !0)) ((wrap < 32u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 618, __func__, "wrap < 32u"));});
    ({if (((0 || 0) && !0)) ((wrap_target < 32u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 619, __func__, "wrap_target < 32u"));});
    c->execctrl = (c->execctrl & ~(0x0001f000u | 0x00000f80u)) |
                  (wrap_target << 7u) |
                  (wrap << 12u);
}
static inline void sm_config_set_jmp_pin(pio_sm_config *c, uint pin) {
    check_pio_pin_param(pin);
    c->execctrl = (c->execctrl & ~0x1f000000u) |
                  ((pin & 31) << 24u);
}
static inline void sm_config_set_in_shift(pio_sm_config *c, _Bool shift_right, _Bool autopush, uint push_threshold) {
    ({if (((0 || 0) && !0)) ((push_threshold <= 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 650, __func__, "push_threshold <= 32"));});
    c->shiftctrl = (c->shiftctrl &
                    ~(0x00040000u |
                      0x00010000u |
                      0x01f00000u)) |
                   (((uint)!!(shift_right)) << 18u) |
                   (((uint)!!(autopush)) << 16u) |
                   ((push_threshold & 0x1fu) << 20u);
}
static inline void sm_config_set_out_shift(pio_sm_config *c, _Bool shift_right, _Bool autopull, uint pull_threshold) {
    ({if (((0 || 0) && !0)) ((pull_threshold <= 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 669, __func__, "pull_threshold <= 32"));});
    c->shiftctrl = (c->shiftctrl &
                    ~(0x00080000u |
                      0x00020000u |
                      0x3e000000u)) |
                   (((uint)!!(shift_right)) << 19u) |
                   (((uint)!!(autopull)) << 17u) |
                   ((pull_threshold & 0x1fu) << 25u);
}
static inline void sm_config_set_fifo_join(pio_sm_config *c, enum pio_fifo_join join) {
    ({if (((0 || 0) && !0)) ((join == PIO_FIFO_JOIN_NONE || join == PIO_FIFO_JOIN_TX || join == PIO_FIFO_JOIN_RX || join == PIO_FIFO_JOIN_TXPUT || join == PIO_FIFO_JOIN_TXGET || join == PIO_FIFO_JOIN_PUTGET) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 686, __func__, "join == PIO_FIFO_JOIN_NONE || join == PIO_FIFO_JOIN_TX || join == PIO_FIFO_JOIN_RX || join == PIO_FIFO_JOIN_TXPUT || join == PIO_FIFO_JOIN_TXGET || join == PIO_FIFO_JOIN_PUTGET"));});
    c->shiftctrl = (c->shiftctrl & (uint)~(0x40000000u | 0x80000000u |
                                           0x00008000u | 0x00004000u)) |
                   (((uint)(join & 3)) << 30u) |
                   (((uint)(join >> 2)) << 14u);
}
static inline void sm_config_set_out_special(pio_sm_config *c, _Bool sticky, _Bool has_enable_pin, uint enable_bit_index) {
    c->execctrl = (c->execctrl &
                   (uint)~(0x00020000u | 0x00040000u |
                     0x00f80000u)) |
                  (((uint)!!(sticky)) << 17u) |
                  (((uint)!!(has_enable_pin)) << 18u) |
                  ((enable_bit_index << 19u) & 0x00f80000u);
}
static inline void sm_config_set_mov_status(pio_sm_config *c, enum pio_mov_status_type status_sel, uint status_n) {
    ({if (((0 || 0) && !0)) ((status_sel == STATUS_TX_LESSTHAN || status_sel == STATUS_RX_LESSTHAN || status_sel == STATUS_IRQ_SET) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 727, __func__, "status_sel == STATUS_TX_LESSTHAN || status_sel == STATUS_RX_LESSTHAN || status_sel == STATUS_IRQ_SET"));});
    c->execctrl = (c->execctrl
                  & ~(0x00000060u | 0x0000001fu))
                  | ((((uint)status_sel) << 5u) & 0x00000060u)
                  | ((status_n << 0u) & 0x0000001fu);
}
static inline pio_sm_config pio_get_default_sm_config(void) {
    pio_sm_config c = {};
    sm_config_set_clkdiv_int_frac8(&c, 1, 0);
    sm_config_set_wrap(&c, 0, 31);
    sm_config_set_in_shift(&c, 1, 0, 32);
    sm_config_set_out_shift(&c, 1, 0, 32);
    return c;
}
static inline uint pio_get_gpio_base(PIO pio) {
    return pio->gpiobase;
}
static inline void check_pio_pin_mask64(__attribute__((__unused__)) PIO pio, __attribute__((__unused__)) uint sm, __attribute__((__unused__)) uint64_t pinmask) {
    ({if (((0 || 0) && !0)) (((pinmask & ~0xffffffffull) == 0) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 794, __func__, "(pinmask & ~0xffffffffull) == 0"));});
}
static inline int pio_sm_set_config(PIO pio, uint sm, const pio_sm_config *config) {
    check_pio_param(pio);
    check_sm_param(sm);
    pio->sm[sm].clkdiv = config->clkdiv;
    pio->sm[sm].shiftctrl = config->shiftctrl;
    pio->sm[sm].execctrl = config->execctrl;
    pio->sm[sm].pinctrl = config->pinctrl;
    return PICO_OK;
}
static inline uint pio_get_index(PIO pio) {
    check_pio_param(pio);
    return (((uintptr_t)(pio) - 0x50200000u) >> 20);
}
static inline uint pio_get_funcsel(PIO pio) {
    check_pio_param(pio);
    return ((gpio_function_t) (GPIO_FUNC_PIO0 + (((uintptr_t)(pio) - 0x50200000u) >> 20)));
}
static inline PIO pio_get_instance(uint instance) {
    ({if (((0 || 0) && !0)) ((!(instance >= 3u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 866, __func__, "!(instance >= 3u)"));});
    return ((pio_hw_t *)(0x50200000u + (instance) * (1u << 20)));
}
static inline void pio_gpio_init(PIO pio, uint pin) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((pin < 30u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 900, __func__, "pin < 30u"));});
    gpio_set_function(pin, ((gpio_function_t) (GPIO_FUNC_PIO0 + (((uintptr_t)(pio) - 0x50200000u) >> 20))));
}
static inline uint pio_get_dreq(PIO pio, uint sm, _Bool is_tx) {
    check_pio_param(pio);
    check_sm_param(sm);
    return (DREQ_PIO0_TX0 + (sm) + (((is_tx) ? 0 : 4u) + (((uintptr_t)(pio) - 0x50200000u) >> 20) * (DREQ_PIO1_TX0 - DREQ_PIO0_TX0)));
}
typedef struct pio_program {
    const uint16_t *instructions;
    uint8_t length;
    int8_t origin;
    uint8_t pio_version;
    uint8_t used_gpio_ranges;
} pio_program_t;
int pio_set_gpio_base(PIO pio, uint gpio_base);
_Bool pio_can_add_program(PIO pio, const pio_program_t *program);
_Bool pio_can_add_program_at_offset(PIO pio, const pio_program_t *program, uint offset);
int pio_add_program(PIO pio, const pio_program_t *program);
int pio_add_program_at_offset(PIO pio, const pio_program_t *program, uint offset);
void pio_remove_program(PIO pio, const pio_program_t *program, uint loaded_offset);
void pio_clear_instruction_memory(PIO pio);
int pio_sm_init(PIO pio, uint sm, uint initial_pc, const pio_sm_config *config);
static inline void pio_sm_set_enabled(PIO pio, uint sm, _Bool enabled) {
    check_pio_param(pio);
    check_sm_param(sm);
    pio->ctrl = (pio->ctrl & ~(1u << sm)) | (((uint)!!(enabled)) << sm);
}
static inline void pio_set_sm_mask_enabled(PIO pio, uint32_t mask, _Bool enabled) {
    check_pio_param(pio);
    check_sm_mask(mask);
    pio->ctrl = (pio->ctrl & ~mask) | (enabled ? mask : 0u);
}
static inline void pio_set_sm_multi_mask_enabled(PIO pio, uint32_t mask_prev, uint32_t mask, uint32_t mask_next, _Bool enabled) {
    check_pio_param(pio);
    check_sm_mask(mask);
    pio->ctrl = (pio->ctrl & ~(mask << 0u)) |
                (enabled ? ((mask << 0u) & 0x0000000fu) : 0) |
                (enabled ? 0x01000000u : 0x02000000u) |
                ((mask_prev << 16u) & 0x000f0000u) |
                ((mask_next << 20u) & 0x00f00000u);
}
static inline void pio_sm_restart(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    hw_set_bits(&pio->ctrl, 1u << (4u + sm));
}
static inline void pio_restart_sm_mask(PIO pio, uint32_t mask) {
    check_pio_param(pio);
    check_sm_mask(mask);
    hw_set_bits(&pio->ctrl, (mask << 4u) & 0x000000f0u);
}
static inline void pio_sm_clkdiv_restart(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    hw_set_bits(&pio->ctrl, 1u << (8u + sm));
}
static inline void pio_clkdiv_restart_sm_mask(PIO pio, uint32_t mask) {
    check_pio_param(pio);
    check_sm_mask(mask);
    hw_set_bits(&pio->ctrl, (mask << 8u) & 0x00000f00u);
}
static inline void pio_clkdiv_restart_sm_multi_mask(PIO pio, uint32_t mask_prev, uint32_t mask, uint32_t mask_next) {
    check_pio_param(pio);
    check_sm_mask(mask);
    hw_set_bits(&pio->ctrl, ((mask << 8u) & 0x00000f00u) |
                            0x04000000u |
                            ((mask_prev << 16u) & 0x000f0000u) |
                            ((mask_next << 20u) & 0x00f00000u));
}
static inline void pio_enable_sm_mask_in_sync(PIO pio, uint32_t mask) {
    check_pio_param(pio);
    check_sm_mask(mask);
    hw_set_bits(&pio->ctrl,
        ((mask << 8u) & 0x00000f00u) |
        ((mask << 0u) & 0x0000000fu));
}
static inline void pio_enable_sm_multi_mask_in_sync(PIO pio, uint32_t mask_prev, uint32_t mask, uint32_t mask_next) {
    check_pio_param(pio);
    check_sm_mask(mask);
    check_pio_param(pio);
    check_sm_mask(mask);
    hw_set_bits(&pio->ctrl, ((mask << 8u) & 0x00000f00u) |
                            ((mask << 0u) & 0x0000000fu) |
                            0x04000000u | 0x01000000u |
                            ((mask_prev << 16u) & 0x000f0000u) |
                            ((mask_next << 20u) & 0x00f00000u));
}
typedef enum pio_interrupt_source {
    pis_interrupt0 = 8u,
    pis_interrupt1 = 9u,
    pis_interrupt2 = 10u,
    pis_interrupt3 = 11u,
    pis_interrupt4 = 12u,
    pis_interrupt5 = 13u,
    pis_interrupt6 = 14u,
    pis_interrupt7 = 15u,
    pis_sm0_tx_fifo_not_full = 4u,
    pis_sm1_tx_fifo_not_full = 5u,
    pis_sm2_tx_fifo_not_full = 6u,
    pis_sm3_tx_fifo_not_full = 7u,
    pis_sm0_rx_fifo_not_empty = 0u,
    pis_sm1_rx_fifo_not_empty = 1u,
    pis_sm2_rx_fifo_not_empty = 2u,
    pis_sm3_rx_fifo_not_empty = 3u,
} pio_interrupt_source_t;
static inline void pio_set_irq0_source_enabled(PIO pio, pio_interrupt_source_t source, _Bool enabled) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((!(source >= 32u || (1u << source) > 0x0000ffffu)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1302, __func__, "!(source >= 32u || (1u << source) > 0x0000ffffu)"));});
    if (enabled)
        hw_set_bits(&pio->inte0, 1u << source);
    else
        hw_clear_bits(&pio->inte0, 1u << source);
}
static inline void pio_set_irq1_source_enabled(PIO pio, pio_interrupt_source_t source, _Bool enabled) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((!(source >= 32 || (1u << source) > 0x0000ffffu)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1318, __func__, "!(source >= 32 || (1u << source) > 0x0000ffffu)"));});
    if (enabled)
        hw_set_bits(&pio->inte1, 1u << source);
    else
        hw_clear_bits(&pio->inte1, 1u << source);
}
static inline void pio_set_irq0_source_mask_enabled(PIO pio, uint32_t source_mask, _Bool enabled) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((!(source_mask > 0x0000ffffu)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1334, __func__, "!(source_mask > 0x0000ffffu)"));});
    if (enabled) {
        hw_set_bits(&pio->inte0, source_mask);
    } else {
        hw_clear_bits(&pio->inte0, source_mask);
    }
}
static inline void pio_set_irq1_source_mask_enabled(PIO pio, uint32_t source_mask, _Bool enabled) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((!(source_mask > 0x0000ffffu)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1351, __func__, "!(source_mask > 0x0000ffffu)"));});
    if (enabled) {
        hw_set_bits(&pio->inte1, source_mask);
    } else {
        hw_clear_bits(&pio->inte1, source_mask);
    }
}
static inline void pio_set_irqn_source_enabled(PIO pio, uint irq_index, pio_interrupt_source_t source, _Bool enabled) {
    ({if (((0 || 0) && !0)) ((!(irq_index > 2u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1368, __func__, "!(irq_index > 2u)"));});
    ({if (((0 || 0) && !0)) ((!(source >= 32 || (1u << source) > 0x0000ffffu)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1369, __func__, "!(source >= 32 || (1u << source) > 0x0000ffffu)"));});
    if (enabled)
        hw_set_bits(&pio->irq_ctrl[irq_index].inte, 1u << source);
    else
        hw_clear_bits(&pio->irq_ctrl[irq_index].inte, 1u << source);
}
static inline void pio_set_irqn_source_mask_enabled(PIO pio, uint irq_index, uint32_t source_mask, _Bool enabled) {
    ({if (((0 || 0) && !0)) ((!(irq_index > 2u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1385, __func__, "!(irq_index > 2u)"));});
    _Static_assert(2u == 2, "");
    ({if (((0 || 0) && !0)) ((!(source_mask > 0x0000ffffu)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1387, __func__, "!(source_mask > 0x0000ffffu)"));});
    if (enabled) {
        hw_set_bits(&pio->irq_ctrl[irq_index].inte, source_mask);
    } else {
        hw_clear_bits(&pio->irq_ctrl[irq_index].inte, source_mask);
    }
}
static inline _Bool pio_interrupt_get(PIO pio, uint pio_interrupt_num) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((!(pio_interrupt_num >= 8)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1404, __func__, "!(pio_interrupt_num >= 8)"));});
    return pio->irq & (1u << pio_interrupt_num);
}
static inline void pio_interrupt_clear(PIO pio, uint pio_interrupt_num) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((!(pio_interrupt_num >= 8)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1416, __func__, "!(pio_interrupt_num >= 8)"));});
    pio->irq = (1u << pio_interrupt_num);
}
static inline uint8_t pio_sm_get_pc(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return (uint8_t) pio->sm[sm].addr;
}
inline static void pio_sm_exec(PIO pio, uint sm, uint instr) {
    check_pio_param(pio);
    check_sm_param(sm);
    pio->sm[sm].instr = instr;
}
static inline _Bool pio_sm_is_exec_stalled(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return pio->sm[sm].execctrl & 0x80000000u;
}
static inline void pio_sm_exec_wait_blocking(PIO pio, uint sm, uint instr) {
    check_pio_param(pio);
    check_sm_param(sm);
    pio_sm_exec(pio, sm, instr);
    while (pio_sm_is_exec_stalled(pio, sm)) tight_loop_contents();
}
static inline void pio_sm_set_wrap(PIO pio, uint sm, uint wrap_target, uint wrap) {
    check_pio_param(pio);
    check_sm_param(sm);
    ({if (((0 || 0) && !0)) ((wrap < 32u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1495, __func__, "wrap < 32u"));});
    ({if (((0 || 0) && !0)) ((wrap_target < 32u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1496, __func__, "wrap_target < 32u"));});
    pio->sm[sm].execctrl =
            (pio->sm[sm].execctrl & ~(0x0001f000u | 0x00000f80u)) |
            (wrap_target << 7u) |
            (wrap << 12u);
}
static inline void pio_sm_set_out_pins(PIO pio, uint sm, uint out_base, uint out_count) {
    check_pio_param(pio);
    check_sm_param(sm);
    ({if (((0 || 0) && !0)) ((out_base < 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1519, __func__, "out_base < 32"));});
    ({if (((0 || 0) && !0)) ((out_count <= 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1520, __func__, "out_count <= 32"));});
    pio->sm[sm].pinctrl = (pio->sm[sm].pinctrl & ~(0x0000001fu | 0x03f00000u)) |
                 (out_base << 0u) |
                 (out_count << 20u);
}
static inline void pio_sm_set_set_pins(PIO pio, uint sm, uint set_base, uint set_count) {
    check_pio_param(pio);
    check_sm_param(sm);
    ({if (((0 || 0) && !0)) ((set_base < 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1543, __func__, "set_base < 32"));});
    ({if (((0 || 0) && !0)) ((set_count <= 5) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1544, __func__, "set_count <= 5"));});
    pio->sm[sm].pinctrl = (pio->sm[sm].pinctrl & ~(0x000003e0u | 0x1c000000u)) |
                 (set_base << 5u) |
                 (set_count << 26u);
}
static inline void pio_sm_set_in_pins(PIO pio, uint sm, uint in_base) {
    check_pio_param(pio);
    check_sm_param(sm);
    ({if (((0 || 0) && !0)) ((in_base < 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1565, __func__, "in_base < 32"));});
    pio->sm[sm].pinctrl = (pio->sm[sm].pinctrl & ~0x000f8000u) |
                 (in_base << 15u);
}
static inline void pio_sm_set_sideset_pins(PIO pio, uint sm, uint sideset_base) {
    check_pio_param(pio);
    check_sm_param(sm);
    ({if (((0 || 0) && !0)) ((sideset_base < 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1585, __func__, "sideset_base < 32"));});
    pio->sm[sm].pinctrl = (pio->sm[sm].pinctrl & ~0x00007c00u) |
                 (sideset_base << 10u);
}
static inline void pio_sm_set_jmp_pin(PIO pio, uint sm, uint pin) {
    check_pio_param(pio);
    check_sm_param(sm);
    ({if (((0 || 0) && !0)) ((pin < 32) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1604, __func__, "pin < 32"));});
    pio->sm[sm].execctrl =
        (pio->sm[sm].execctrl & ~0x1f000000u)
        | (pin << 24u);
}
static inline void pio_sm_put(PIO pio, uint sm, uint32_t data) {
    check_pio_param(pio);
    check_sm_param(sm);
    pio->txf[sm] = data;
}
static inline uint32_t pio_sm_get(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return pio->rxf[sm];
}
static inline _Bool pio_sm_is_rx_fifo_full(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return (pio->fstat & (1u << (0u + sm))) != 0;
}
static inline _Bool pio_sm_is_rx_fifo_empty(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return (pio->fstat & (1u << (8u + sm))) != 0;
}
static inline uint pio_sm_get_rx_fifo_level(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    uint bitoffs = 4u + sm * (12u - 4u);
    const uint32_t mask = 0x000000f0u >> 4u;
    return (pio->flevel >> bitoffs) & mask;
}
static inline _Bool pio_sm_is_tx_fifo_full(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return (pio->fstat & (1u << (16u + sm))) != 0;
}
static inline _Bool pio_sm_is_tx_fifo_empty(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    return (pio->fstat & (1u << (24u + sm))) != 0;
}
static inline uint pio_sm_get_tx_fifo_level(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    unsigned int bitoffs = 0u + sm * (8u - 0u);
    const uint32_t mask = 0x0000000fu >> 0u;
    return (pio->flevel >> bitoffs) & mask;
}
static inline void pio_sm_put_blocking(PIO pio, uint sm, uint32_t data) {
    check_pio_param(pio);
    check_sm_param(sm);
    while (pio_sm_is_tx_fifo_full(pio, sm)) tight_loop_contents();
    pio_sm_put(pio, sm, data);
}
static inline uint32_t pio_sm_get_blocking(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    while (pio_sm_is_rx_fifo_empty(pio, sm)) tight_loop_contents();
    return pio_sm_get(pio, sm);
}
void pio_sm_drain_tx_fifo(PIO pio, uint sm);
static inline void pio_sm_set_clkdiv_int_frac8(PIO pio, uint sm, uint32_t div_int, uint8_t div_frac8) {
    check_pio_param(pio);
    check_sm_param(sm);
    _Static_assert((31u + 1 - 16u) == 16, "");
    ({if (((0 || 0) && !0)) ((!(div_int >> 16)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1787, __func__, "!(div_int >> 16)"));});
    ({if (((0 || 0) && !0)) ((!(div_int == 0 && div_frac8 != 0)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 1788, __func__, "!(div_int == 0 && div_frac8 != 0)"));});
    _Static_assert((15u + 1 - 8u) == 8, "");
    pio->sm[sm].clkdiv =
            (((uint)div_frac8) << 8u) |
            (((uint)div_int) << 16u);
}
static inline void pio_sm_set_clkdiv_int_frac(PIO pio, uint sm, uint16_t div_int, uint8_t div_frac8) {
    pio_sm_set_clkdiv_int_frac8(pio, sm, div_int, div_frac8);
}
static inline void pio_sm_set_clkdiv(PIO pio, uint sm, float div) {
    check_pio_param(pio);
    check_sm_param(sm);
    uint32_t div_int;
    uint8_t div_frac8;
    pio_calculate_clkdiv8_from_float(div, &div_int, &div_frac8);
    pio_sm_set_clkdiv_int_frac8(pio, sm, div_int, div_frac8);
}
static inline void pio_sm_clear_fifos(PIO pio, uint sm) {
    check_pio_param(pio);
    check_sm_param(sm);
    hw_xor_bits(&pio->sm[sm].shiftctrl, 0x80000000u);
    hw_xor_bits(&pio->sm[sm].shiftctrl, 0x80000000u);
}
void pio_sm_set_pins(PIO pio, uint sm, uint32_t pin_values);
void pio_sm_set_pins64(PIO pio, uint sm, uint64_t pin_values);
void pio_sm_set_pins_with_mask(PIO pio, uint sm, uint32_t pin_values, uint32_t pin_mask);
void pio_sm_set_pins_with_mask64(PIO pio, uint sm, uint64_t pin_values, uint64_t pin_mask);
void pio_sm_set_pindirs_with_mask(PIO pio, uint sm, uint32_t pin_dirs, uint32_t pin_mask);
void pio_sm_set_pindirs_with_mask64(PIO pio, uint sm, uint64_t pin_dirs, uint64_t pin_mask);
int pio_sm_set_consecutive_pindirs(PIO pio, uint sm, uint pins_base, uint pin_count, _Bool is_out);
void pio_sm_claim(PIO pio, uint sm);
void pio_claim_sm_mask(PIO pio, uint sm_mask);
void pio_sm_unclaim(PIO pio, uint sm);
int pio_claim_unused_sm(PIO pio, _Bool required);
_Bool pio_sm_is_claimed(PIO pio, uint sm);
_Bool pio_claim_free_sm_and_add_program(const pio_program_t *program, PIO *pio, uint *sm, uint *offset);
_Bool pio_claim_free_sm_and_add_program_for_gpio_range(const pio_program_t *program, PIO *pio, uint *sm, uint *offset, uint gpio_base, uint gpio_count, _Bool set_gpio_base);
void pio_remove_program_and_unclaim_sm(const pio_program_t *program, PIO pio, uint sm, uint offset);
static inline int pio_get_irq_num(PIO pio, uint irqn) {
    check_pio_param(pio);
    ({if (((0 || 0) && !0)) ((irqn < 2u) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_pio/include/hardware/pio.h", 2049, __func__, "irqn < 2u"));});
    return (PIO0_IRQ_0 + 2u * (((uintptr_t)(pio) - 0x50200000u) >> 20) + (irqn));
}
static inline pio_interrupt_source_t pio_get_tx_fifo_not_full_interrupt_source(uint sm) {
    check_sm_param(sm);
    return ((pio_interrupt_source_t)(pis_sm0_tx_fifo_not_full + sm));
}
static inline pio_interrupt_source_t pio_get_rx_fifo_not_empty_interrupt_source(uint sm) {
    check_sm_param(sm);
    return ((pio_interrupt_source_t)(pis_sm0_rx_fifo_not_empty + sm));
}
#define _PICO_MULTICORE_H 
#define _PICO_SYNC_H 
#define _PICO_SEM_H 
#define _PICO_LOCK_CORE_H 
#define _HARDWARE_SYNC_H 
#define PARAM_ASSERTIONS_ENABLED_HARDWARE_SYNC 0
__inline__ __attribute__((__always_inline__)) static void __nop(void) {
    __asm volatile ("nop.w");
}
__inline__ __attribute__((__always_inline__)) static void __sev(void) {
    __asm volatile (".syntax unified\n" "sev");
}
__inline__ __attribute__((__always_inline__)) static void __wfe(void) {
    __asm volatile (".syntax unified\n" "wfe");
}
__inline__ __attribute__((__always_inline__)) static void __wfi(void) {
    __asm volatile (".syntax unified\n" "wfi");
}
__inline__ __attribute__((__always_inline__)) static void __dmb(void) {
    __asm volatile (".syntax unified\n" "dmb" : : : "memory");
}
__inline__ __attribute__((__always_inline__)) static void __dsb(void) {
    __asm volatile (".syntax unified\n" "dsb" : : : "memory");
}
__inline__ __attribute__((__always_inline__)) static void __isb(void) {
    __asm volatile (".syntax unified\n" "isb" ::: "memory");
}
__inline__ __attribute__((__always_inline__)) static void __mem_fence_acquire(void) {
    __dmb();
}
__inline__ __attribute__((__always_inline__)) static void __mem_fence_release(void) {
    __dmb();
}
__inline__ __attribute__((__always_inline__)) static void disable_interrupts(void) {
    __asm volatile (".syntax unified\n" "cpsid i" : : : "memory");
}
__inline__ __attribute__((__always_inline__)) static void enable_interrupts(void) {
    __asm volatile (".syntax unified\n" "cpsie i" : : : "memory");
}
__inline__ __attribute__((__always_inline__)) static uint32_t save_and_disable_interrupts(void) {
    uint32_t status;
    __asm volatile (".syntax unified\n" "mrs %0, PRIMASK\n" "cpsid i" : "=r" (status) :: "memory");
    return status;
}
__inline__ __attribute__((__always_inline__)) static void restore_interrupts(uint32_t status) {
    __asm volatile (".syntax unified\n" "msr PRIMASK,%0"::"r" (status) : "memory");
}
__inline__ __attribute__((__always_inline__)) static void restore_interrupts_from_disabled(uint32_t status) {
    __asm volatile (".syntax unified\n" "msr PRIMASK,%0"::"r" (status) : "memory");
}
#define _HARDWARE_SYNC_SPIN_LOCK_H 
#define PICO_USE_SW_SPIN_LOCKS 1
#define PICO_SPINLOCK_ID_IRQ 9
#define PICO_SPINLOCK_ID_TIMER 10
#define PICO_SPINLOCK_ID_HARDWARE_CLAIM 11
#define PICO_SPINLOCK_ID_RAND 12
#define PICO_SPINLOCK_ID_ATOMIC 13
#define PICO_SPINLOCK_ID_OS1 14
#define PICO_SPINLOCK_ID_OS2 15
#define PICO_SPINLOCK_ID_STRIPED_FIRST 16
#define PICO_SPINLOCK_ID_STRIPED_LAST 23
#define PICO_SPINLOCK_ID_CLAIM_FREE_FIRST 24
#define PICO_SPINLOCK_ID_CLAIM_FREE_LAST 31
#define SW_SPIN_LOCK_TYPE volatile uint8_t
typedef volatile uint8_t spin_lock_t;
#define SW_SPIN_LOCK_INSTANCE(lock_num) ({ extern spin_lock_t _sw_spin_locks[NUM_SPIN_LOCKS]; &_sw_spin_locks[lock_num]; })
#define SW_SPIN_LOCK_NUM(lock) ({ extern spin_lock_t _sw_spin_locks[NUM_SPIN_LOCKS]; (lock) - _sw_spin_locks; })
#define SW_SPIN_LOCK_IS_LOCKED(lock) ((bool) *(lock))
#define SW_SPIN_LOCK_LOCK(lock) ({ uint32_t _tmp0, _tmp1; pico_default_asm_volatile ( "1:\n" "ldaexb %1, [%2]\n" "movs %0, #1\n" "cmp %1, #0\n" "bne 1b\n" "strexb %1, %0, [%2]\n" "cmp %1, #0\n" "bne 1b\n" : "=&r" (_tmp0), "=&r" (_tmp1) : "r" (lock) ); __mem_fence_acquire(); })
#define SW_SPIN_TRY_LOCK(lock) ({ uint32_t _tmp0, _tmp1; pico_default_asm_volatile ( "ldaexb %1, [%2]\n" "movs %0, #1\n" "cmp %1, #0\n" "bne 1f\n" "strexb %1, %0, [%2]\n" "1:\n" : "=&r" (_tmp0), "=&r" (_tmp1) : "r" (lock) ); __mem_fence_acquire(); !_tmp1; })
#define SW_SPIN_LOCK_UNLOCK(lock) ({ uint32_t zero = 0; pico_default_asm_volatile( "stlb %0, [%1]\n" : : "r" (zero), "r" (lock) ); })
__inline__ __attribute__((__always_inline__)) static spin_lock_t *spin_lock_instance(uint lock_num) {
    ({if (((0 || 0) && !0)) ((!(lock_num >= 32u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_sync_spin_lock/include/hardware/sync/spin_lock.h", 226, __func__, "!(lock_num >= 32u)"));});
    return ({ extern spin_lock_t _sw_spin_locks[32u]; &_sw_spin_locks[lock_num]; });
}
__inline__ __attribute__((__always_inline__)) static uint spin_lock_get_num(spin_lock_t *lock) {
    uint lock_num = ({ extern spin_lock_t _sw_spin_locks[32u]; (lock) - _sw_spin_locks; });
    ({if (((0 || 0) && !0)) ((!(lock_num >= (uint)32u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/hardware_sync_spin_lock/include/hardware/sync/spin_lock.h", 243, __func__, "!(lock_num >= (uint)32u)"));});
    return lock_num;
}
__inline__ __attribute__((__always_inline__)) static void spin_lock_unsafe_blocking(spin_lock_t *lock) {
    ({ uint32_t _tmp0, _tmp1; __asm volatile (".syntax unified\n" "1:\n" "ldaexb %1, [%2]\n" "movs %0, #1\n" "cmp %1, #0\n" "bne 1b\n" "strexb %1, %0, [%2]\n" "cmp %1, #0\n" "bne 1b\n" : "=&r" (_tmp0), "=&r" (_tmp1) : "r" (lock)); __mem_fence_acquire(); });
}
__inline__ __attribute__((__always_inline__)) static _Bool spin_try_lock_unsafe(spin_lock_t *lock) {
    return ({ uint32_t _tmp0, _tmp1; __asm volatile (".syntax unified\n" "ldaexb %1, [%2]\n" "movs %0, #1\n" "cmp %1, #0\n" "bne 1f\n" "strexb %1, %0, [%2]\n" "1:\n" : "=&r" (_tmp0), "=&r" (_tmp1) : "r" (lock)); __mem_fence_acquire(); !_tmp1; });
}
__inline__ __attribute__((__always_inline__)) static void spin_unlock_unsafe(spin_lock_t *lock) {
    ({ uint32_t zero = 0; __asm volatile (".syntax unified\n" "stlb %0, [%1]\n" : : "r" (zero), "r" (lock)); });
}
__inline__ __attribute__((__always_inline__)) static uint32_t spin_lock_blocking(spin_lock_t *lock) {
    uint32_t save = save_and_disable_interrupts();
    spin_lock_unsafe_blocking(lock);
    return save;
}
inline static _Bool is_spin_locked(spin_lock_t *lock) {
    return ((_Bool) *(lock));
}
__inline__ __attribute__((__always_inline__)) static void spin_unlock(spin_lock_t *lock, uint32_t saved_irq) {
    spin_unlock_unsafe(lock);
    restore_interrupts_from_disabled(saved_irq);
}
spin_lock_t *spin_lock_init(uint lock_num);
void spin_locks_reset(void);
uint next_striped_spin_lock_num(void);
void spin_lock_claim(uint lock_num);
void spin_lock_claim_mask(uint32_t lock_num_mask);
void spin_lock_unclaim(uint lock_num);
int spin_lock_claim_unused(_Bool required);
_Bool spin_lock_is_claimed(uint lock_num);
#define remove_volatile_cast(t,x) (t)(x)
#define remove_volatile_cast_no_barrier(t,x) (t)(x)
#define PARAM_ASSERTIONS_ENABLED_LOCK_CORE 0
struct lock_core {
    spin_lock_t *spin_lock;
};
typedef struct lock_core lock_core_t;
void lock_init(lock_core_t *core, uint lock_num);
#define lock_owner_id_t int8_t
#define LOCK_INVALID_OWNER_ID ((lock_owner_id_t)-1)
#define lock_get_caller_owner_id() ((lock_owner_id_t)get_core_num())
#define lock_is_owner_id_valid(id) ((id)>=0)
#define lock_internal_spin_unlock_with_wait(lock,save) spin_unlock((lock)->spin_lock, save), __wfe()
#define lock_internal_spin_unlock_with_notify(lock,save) spin_unlock((lock)->spin_lock, save), __sev()
#define lock_internal_spin_unlock_with_best_effort_wait_or_timeout(lock,save,until) ({ spin_unlock((lock)->spin_lock, save); best_effort_wfe_or_timeout(until); })
#define sync_internal_yield_until_before(until) ((void)0)
typedef struct semaphore {
    struct lock_core core;
    int16_t permits;
    int16_t max_permits;
} semaphore_t;
void sem_init(semaphore_t *sem, int16_t initial_permits, int16_t max_permits);
int sem_available(semaphore_t *sem);
_Bool sem_release(semaphore_t *sem);
void sem_reset(semaphore_t *sem, int16_t permits);
void sem_acquire_blocking(semaphore_t *sem);
_Bool sem_acquire_timeout_ms(semaphore_t *sem, uint32_t timeout_ms);
_Bool sem_acquire_timeout_us(semaphore_t *sem, uint32_t timeout_us);
_Bool sem_acquire_block_until(semaphore_t *sem, absolute_time_t until);
_Bool sem_try_acquire(semaphore_t *sem);
#define _PICO_MUTEX_H 
typedef struct {
    lock_core_t core;
    int8_t owner;
    uint8_t enter_count;
} recursive_mutex_t;
typedef struct mutex {
    lock_core_t core;
    int8_t owner;
} mutex_t;
void mutex_init(mutex_t *mtx);
void recursive_mutex_init(recursive_mutex_t *mtx);
void mutex_enter_blocking(mutex_t *mtx);
void recursive_mutex_enter_blocking(recursive_mutex_t *mtx);
_Bool mutex_try_enter(mutex_t *mtx, uint32_t *owner_out);
_Bool mutex_try_enter_block_until(mutex_t *mtx, absolute_time_t until);
_Bool recursive_mutex_try_enter(recursive_mutex_t *mtx, uint32_t *owner_out);
_Bool mutex_enter_timeout_ms(mutex_t *mtx, uint32_t timeout_ms);
_Bool recursive_mutex_enter_timeout_ms(recursive_mutex_t *mtx, uint32_t timeout_ms);
_Bool mutex_enter_timeout_us(mutex_t *mtx, uint32_t timeout_us);
_Bool recursive_mutex_enter_timeout_us(recursive_mutex_t *mtx, uint32_t timeout_us);
_Bool mutex_enter_block_until(mutex_t *mtx, absolute_time_t until);
_Bool recursive_mutex_enter_block_until(recursive_mutex_t *mtx, absolute_time_t until);
void mutex_exit(mutex_t *mtx);
void recursive_mutex_exit(recursive_mutex_t *mtx);
static inline _Bool mutex_is_initialized(mutex_t *mtx) {
    return mtx->core.spin_lock != 0;
}
static inline _Bool recursive_mutex_is_initialized(recursive_mutex_t *mtx) {
    return mtx->core.spin_lock != 0;
}
#define auto_init_mutex(name) static __attribute__((section(".mutex_array"))) mutex_t name
#define auto_init_recursive_mutex(name) static __attribute__((section(".mutex_array"))) recursive_mutex_t name = { .core = { .spin_lock = (spin_lock_t *)1 }, .owner = 0, .enter_count = 0 }
void runtime_init_mutex(void);
#define _PICO_CRITICAL_SECTION_H 
typedef struct __attribute__((__packed__)) __attribute__((__aligned__(4))) critical_section {
    spin_lock_t *spin_lock;
    uint32_t save;
} critical_section_t;
void critical_section_init(critical_section_t *crit_sec);
void critical_section_init_with_lock_num(critical_section_t *crit_sec, uint lock_num);
__inline__ __attribute__((__always_inline__)) static void critical_section_enter_blocking(critical_section_t *crit_sec) {
    crit_sec->save = spin_lock_blocking(crit_sec->spin_lock);
}
__inline__ __attribute__((__always_inline__)) static void critical_section_exit(critical_section_t *crit_sec) {
    spin_unlock(crit_sec->spin_lock, crit_sec->save);
}
void critical_section_deinit(critical_section_t *crit_sec);
static inline _Bool critical_section_is_initialized(critical_section_t *crit_sec) {
    return crit_sec->spin_lock != 0;
}
#define PARAM_ASSERTIONS_ENABLED_PICO_MULTICORE 0
#define PICO_CORE1_STACK_SIZE PICO_STACK_SIZE
#define SIO_FIFO_IRQ_NUM(core) SIO_IRQ_FIFO
void multicore_reset_core1(void);
void multicore_launch_core1(void (*entry)(void));
void multicore_launch_core1_with_stack(void (*entry)(void), uint32_t *stack_bottom, size_t stack_size_bytes);
void multicore_launch_core1_raw(void (*entry)(void), uint32_t *sp, uint32_t vector_table);
static inline _Bool multicore_fifo_rvalid(void) {
    return ((sio_hw_t *)0xd0000000u)->fifo_st & 0x00000001u;
}
static inline _Bool multicore_fifo_wready(void) {
    return ((sio_hw_t *)0xd0000000u)->fifo_st & 0x00000002u;
}
void multicore_fifo_push_blocking(uint32_t data);
static inline void multicore_fifo_push_blocking_inline(uint32_t data) {
    while (!multicore_fifo_wready())
        tight_loop_contents();
    ((sio_hw_t *)0xd0000000u)->fifo_wr = data;
    __sev();
}
_Bool multicore_fifo_push_timeout_us(uint32_t data, uint64_t timeout_us);
uint32_t multicore_fifo_pop_blocking(void);
static inline uint32_t multicore_fifo_pop_blocking_inline(void) {
    while (!multicore_fifo_rvalid())
        __wfe();
    return ((sio_hw_t *)0xd0000000u)->fifo_rd;
}
_Bool multicore_fifo_pop_timeout_us(uint64_t timeout_us, uint32_t *out);
static inline void multicore_fifo_drain(void) {
    while (multicore_fifo_rvalid())
        (void) ((sio_hw_t *)0xd0000000u)->fifo_rd;
}
static inline void multicore_fifo_clear_irq(void) {
    ((sio_hw_t *)0xd0000000u)->fifo_st = 0xff;
}
static inline uint32_t multicore_fifo_get_status(void) {
    return ((sio_hw_t *)0xd0000000u)->fifo_st;
}
static inline void check_doorbell_num_param(__attribute__((__unused__)) uint doorbell_num) {
    ({if (((0 || 0) && !0)) ((!(doorbell_num >= 8u)) ? (void)0 : __assert_func ("/Users/gonzalo/.pico-sdk/sdk/2.2.0/src/rp2_common/pico_multicore/include/pico/multicore.h", 309, __func__, "!(doorbell_num >= 8u)"));});
}
void multicore_doorbell_claim(uint doorbell_num, uint core_mask);
int multicore_doorbell_claim_unused(uint core_mask, _Bool required);
void multicore_doorbell_unclaim(uint doorbell_num, uint core_mask);
static inline void multicore_doorbell_set_other_core(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    ((sio_hw_t *)0xd0000000u)->doorbell_out_set = 1u << doorbell_num;
}
static inline void multicore_doorbell_clear_other_core(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    ((sio_hw_t *)0xd0000000u)->doorbell_out_clr = 1u << doorbell_num;
}
static inline void multicore_doorbell_set_current_core(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    ((sio_hw_t *)0xd0000000u)->doorbell_in_set = 1u << doorbell_num;
}
static inline void multicore_doorbell_clear_current_core(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    ((sio_hw_t *)0xd0000000u)->doorbell_in_clr = 1u << doorbell_num;
}
static inline _Bool multicore_doorbell_is_set_current_core(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    return ((sio_hw_t *)0xd0000000u)->doorbell_in_set & (1u << doorbell_num);
}
static inline _Bool multicore_doorbell_is_set_other_core(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    return ((sio_hw_t *)0xd0000000u)->doorbell_out_set & (1u << doorbell_num);
}
#define DOORBELL_IRQ_NUM(doorbell_num) SIO_IRQ_BELL
static inline uint multicore_doorbell_irq_num(uint doorbell_num) {
    check_doorbell_num_param(doorbell_num);
    return SIO_IRQ_BELL;
}
void multicore_lockout_victim_init(void);
void multicore_lockout_victim_deinit(void);
_Bool multicore_lockout_victim_is_initialized(uint core_num);
void multicore_lockout_start_blocking(void);
_Bool multicore_lockout_start_timeout_us(uint64_t timeout_us);
void multicore_lockout_end_blocking(void);
_Bool multicore_lockout_end_timeout_us(uint64_t timeout_us);
#define _PICO_CYW43_ARCH_H 
#define CYW43_INCLUDED_CYW43_COUNTRY_H 
#define CYW43_COUNTRY(A,B,REV) ((unsigned char)(A) | ((unsigned char)(B) << 8) | ((REV) << 16))
#define CYW43_COUNTRY_WORLDWIDE CYW43_COUNTRY('X', 'X', 0)
#define CYW43_COUNTRY_AUSTRALIA CYW43_COUNTRY('A', 'U', 0)
#define CYW43_COUNTRY_AUSTRIA CYW43_COUNTRY('A', 'T', 0)
#define CYW43_COUNTRY_BELGIUM CYW43_COUNTRY('B', 'E', 0)
#define CYW43_COUNTRY_BRAZIL CYW43_COUNTRY('B', 'R', 0)
#define CYW43_COUNTRY_CANADA CYW43_COUNTRY('C', 'A', 0)
#define CYW43_COUNTRY_CHILE CYW43_COUNTRY('C', 'L', 0)
#define CYW43_COUNTRY_CHINA CYW43_COUNTRY('C', 'N', 0)
#define CYW43_COUNTRY_COLOMBIA CYW43_COUNTRY('C', 'O', 0)
#define CYW43_COUNTRY_CZECH_REPUBLIC CYW43_COUNTRY('C', 'Z', 0)
#define CYW43_COUNTRY_DENMARK CYW43_COUNTRY('D', 'K', 0)
#define CYW43_COUNTRY_ESTONIA CYW43_COUNTRY('E', 'E', 0)
#define CYW43_COUNTRY_FINLAND CYW43_COUNTRY('F', 'I', 0)
#define CYW43_COUNTRY_FRANCE CYW43_COUNTRY('F', 'R', 0)
#define CYW43_COUNTRY_GERMANY CYW43_COUNTRY('D', 'E', 0)
#define CYW43_COUNTRY_GREECE CYW43_COUNTRY('G', 'R', 0)
#define CYW43_COUNTRY_HONG_KONG CYW43_COUNTRY('H', 'K', 0)
#define CYW43_COUNTRY_HUNGARY CYW43_COUNTRY('H', 'U', 0)
#define CYW43_COUNTRY_ICELAND CYW43_COUNTRY('I', 'S', 0)
#define CYW43_COUNTRY_INDIA CYW43_COUNTRY('I', 'N', 0)
#define CYW43_COUNTRY_ISRAEL CYW43_COUNTRY('I', 'L', 0)
#define CYW43_COUNTRY_ITALY CYW43_COUNTRY('I', 'T', 0)
#define CYW43_COUNTRY_JAPAN CYW43_COUNTRY('J', 'P', 0)
#define CYW43_COUNTRY_KENYA CYW43_COUNTRY('K', 'E', 0)
#define CYW43_COUNTRY_LATVIA CYW43_COUNTRY('L', 'V', 0)
#define CYW43_COUNTRY_LIECHTENSTEIN CYW43_COUNTRY('L', 'I', 0)
#define CYW43_COUNTRY_LITHUANIA CYW43_COUNTRY('L', 'T', 0)
#define CYW43_COUNTRY_LUXEMBOURG CYW43_COUNTRY('L', 'U', 0)
#define CYW43_COUNTRY_MALAYSIA CYW43_COUNTRY('M', 'Y', 0)
#define CYW43_COUNTRY_MALTA CYW43_COUNTRY('M', 'T', 0)
#define CYW43_COUNTRY_MEXICO CYW43_COUNTRY('M', 'X', 0)
#define CYW43_COUNTRY_NETHERLANDS CYW43_COUNTRY('N', 'L', 0)
#define CYW43_COUNTRY_NEW_ZEALAND CYW43_COUNTRY('N', 'Z', 0)
#define CYW43_COUNTRY_NIGERIA CYW43_COUNTRY('N', 'G', 0)
#define CYW43_COUNTRY_NORWAY CYW43_COUNTRY('N', 'O', 0)
#define CYW43_COUNTRY_PERU CYW43_COUNTRY('P', 'E', 0)
#define CYW43_COUNTRY_PHILIPPINES CYW43_COUNTRY('P', 'H', 0)
#define CYW43_COUNTRY_POLAND CYW43_COUNTRY('P', 'L', 0)
#define CYW43_COUNTRY_PORTUGAL CYW43_COUNTRY('P', 'T', 0)
#define CYW43_COUNTRY_SINGAPORE CYW43_COUNTRY('S', 'G', 0)
#define CYW43_COUNTRY_SLOVAKIA CYW43_COUNTRY('S', 'K', 0)
#define CYW43_COUNTRY_SLOVENIA CYW43_COUNTRY('S', 'I', 0)
#define CYW43_COUNTRY_SOUTH_AFRICA CYW43_COUNTRY('Z', 'A', 0)
#define CYW43_COUNTRY_SOUTH_KOREA CYW43_COUNTRY('K', 'R', 0)
#define CYW43_COUNTRY_SPAIN CYW43_COUNTRY('E', 'S', 0)
#define CYW43_COUNTRY_SWEDEN CYW43_COUNTRY('S', 'E', 0)
#define CYW43_COUNTRY_SWITZERLAND CYW43_COUNTRY('C', 'H', 0)
#define CYW43_COUNTRY_TAIWAN CYW43_COUNTRY('T', 'W', 0)
#define CYW43_COUNTRY_THAILAND CYW43_COUNTRY('T', 'H', 0)
#define CYW43_COUNTRY_TURKEY CYW43_COUNTRY('T', 'R', 0)
#define CYW43_COUNTRY_UK CYW43_COUNTRY('G', 'B', 0)
#define CYW43_COUNTRY_USA CYW43_COUNTRY('U', 'S', 0)
#define _PICO_ASYNC_CONTEXT_H 
enum {
    ASYNC_CONTEXT_POLL = 1,
    ASYNC_CONTEXT_THREADSAFE_BACKGROUND = 2,
    ASYNC_CONTEXT_FREERTOS = 3,
};
typedef struct async_context async_context_t;
typedef struct async_work_on_timeout {
    struct async_work_on_timeout *next;
    void (*do_work)(async_context_t *context, struct async_work_on_timeout *timeout);
    absolute_time_t next_time;
    void *user_data;
} async_at_time_worker_t;
typedef struct async_when_pending_worker {
    struct async_when_pending_worker *next;
    void (*do_work)(async_context_t *context, struct async_when_pending_worker *worker);
    _Bool work_pending;
    void *user_data;
} async_when_pending_worker_t;
#define ASYNC_CONTEXT_FLAG_CALLBACK_FROM_NON_IRQ 0x1
#define ASYNC_CONTEXT_FLAG_CALLBACK_FROM_IRQ 0x2
#define ASYNC_CONTEXT_FLAG_POLLED 0x4
typedef struct async_context_type {
    uint16_t type;
    void (*acquire_lock_blocking)(async_context_t *self);
    void (*release_lock)(async_context_t *self);
    void (*lock_check)(async_context_t *self);
    uint32_t (*execute_sync)(async_context_t *context, uint32_t (*func)(void *param), void *param);
    _Bool (*add_at_time_worker)(async_context_t *self, async_at_time_worker_t *worker);
    _Bool (*remove_at_time_worker)(async_context_t *self, async_at_time_worker_t *worker);
    _Bool (*add_when_pending_worker)(async_context_t *self, async_when_pending_worker_t *worker);
    _Bool (*remove_when_pending_worker)(async_context_t *self, async_when_pending_worker_t *worker);
    void (*set_work_pending)(async_context_t *self, async_when_pending_worker_t *worker);
    void (*poll)(async_context_t *self);
    void (*wait_until)(async_context_t *self, absolute_time_t until);
    void (*wait_for_work_until)(async_context_t *self, absolute_time_t until);
    void (*deinit)(async_context_t *self);
} async_context_type_t;
struct async_context {
    const async_context_type_t *type;
    async_when_pending_worker_t *when_pending_list;
    async_at_time_worker_t *at_time_list;
    absolute_time_t next_time;
    uint16_t flags;
    uint8_t core_num;
};
static inline void async_context_acquire_lock_blocking(async_context_t *context) {
    context->type->acquire_lock_blocking(context);
}
static inline void async_context_release_lock(async_context_t *context) {
    context->type->release_lock(context);
}
static inline void async_context_lock_check(async_context_t *context) {
    context->type->lock_check(context);
}
static inline uint32_t async_context_execute_sync(async_context_t *context, uint32_t (*func)(void *param), void *param) {
    return context->type->execute_sync(context, func, param);
}
static inline _Bool async_context_add_at_time_worker(async_context_t *context, async_at_time_worker_t *worker) {
    return context->type->add_at_time_worker(context, worker);
}
static inline _Bool async_context_add_at_time_worker_at(async_context_t *context, async_at_time_worker_t *worker, absolute_time_t at) {
    worker->next_time = at;
    return context->type->add_at_time_worker(context, worker);
}
static inline _Bool async_context_add_at_time_worker_in_ms(async_context_t *context, async_at_time_worker_t *worker, uint32_t ms) {
    worker->next_time = make_timeout_time_ms(ms);
    return context->type->add_at_time_worker(context, worker);
}
static inline _Bool async_context_remove_at_time_worker(async_context_t *context, async_at_time_worker_t *worker) {
    return context->type->remove_at_time_worker(context, worker);
}
static inline _Bool async_context_add_when_pending_worker(async_context_t *context, async_when_pending_worker_t *worker) {
    return context->type->add_when_pending_worker(context, worker);
}
static inline _Bool async_context_remove_when_pending_worker(async_context_t *context, async_when_pending_worker_t *worker) {
    return context->type->remove_when_pending_worker(context, worker);
}
static inline void async_context_set_work_pending(async_context_t *context, async_when_pending_worker_t *worker) {
    context->type->set_work_pending(context, worker);
}
static inline void async_context_poll(async_context_t *context) {
    if (context->type->poll) context->type->poll(context);
}
static inline void async_context_wait_until(async_context_t *context, absolute_time_t until) {
    context->type->wait_until(context, until);
}
static inline void async_context_wait_for_work_until(async_context_t *context, absolute_time_t until) {
    context->type->wait_for_work_until(context, until);
}
static inline void async_context_wait_for_work_ms(async_context_t *context, uint32_t ms) {
    async_context_wait_for_work_until(context, make_timeout_time_ms(ms));
}
static inline uint async_context_core_num(const async_context_t *context) {
    return context->core_num;
}
static inline void async_context_deinit(async_context_t *context) {
    context->type->deinit(context);
}
#define _PICO_CYW43_ARCH_ARCH_THREADSAFE_BACKGROUND_H 
#define PARAM_ASSERTIONS_ENABLED_PICO_CYW43_ARCH 0
#define PICO_CYW43_ARCH_DEBUG_ENABLED 1
#define PICO_CYW43_ARCH_DEFAULT_COUNTRY_CODE CYW43_COUNTRY_WORLDWIDE
int cyw43_arch_init(void);
int cyw43_arch_init_with_country(uint32_t country);
void cyw43_arch_deinit(void);
async_context_t *cyw43_arch_async_context(void);
void cyw43_arch_set_async_context(async_context_t *context);
async_context_t *cyw43_arch_init_default_async_context(void);
void cyw43_arch_poll(void);
void cyw43_arch_wait_for_work_until(absolute_time_t until);
static inline void cyw43_arch_lwip_begin(void) {
    cyw43_thread_enter();
}
static inline void cyw43_arch_lwip_end(void) {
    cyw43_thread_exit();
}
static inline int cyw43_arch_lwip_protect(int (*func)(void *param), void *param) {
    cyw43_arch_lwip_begin();
    int rc = func(param);
    cyw43_arch_lwip_end();
    return rc;
}
uint32_t cyw43_arch_get_country_code(void);
void cyw43_arch_enable_sta_mode(void);
void cyw43_arch_disable_sta_mode(void);
void cyw43_arch_enable_ap_mode(const char *ssid, const char *password, uint32_t auth);
void cyw43_arch_disable_ap_mode(void);
int cyw43_arch_wifi_connect_blocking(const char *ssid, const char *pw, uint32_t auth);
int cyw43_arch_wifi_connect_bssid_blocking(const char *ssid, const uint8_t *bssid, const char *pw, uint32_t auth);
int cyw43_arch_wifi_connect_timeout_ms(const char *ssid, const char *pw, uint32_t auth, uint32_t timeout);
int cyw43_arch_wifi_connect_bssid_timeout_ms(const char *ssid, const uint8_t *bssid, const char *pw, uint32_t auth, uint32_t timeout);
int cyw43_arch_wifi_connect_async(const char *ssid, const char *pw, uint32_t auth);
int cyw43_arch_wifi_connect_bssid_async(const char *ssid, const uint8_t *bssid, const char *pw, uint32_t auth);
void cyw43_arch_gpio_put(uint wl_gpio, _Bool value);
_Bool cyw43_arch_gpio_get(uint wl_gpio);
#define _PICO_CYW43_ARCH_ARCH_FREERTOS_H 
#define CYW43_NO_DEFAULT_TASK_STACK 0
#define CYW43_TASK_STACK_SIZE 1024
#define CYW43_TASK_PRIORITY (tskIDLE_PRIORITY + 4)
#define _PICO_CYW43_ARCH_ARCH_POLL_H 
#define _PICO_STDIO_USB_H 
#define _PICO_STDIO_H 
#define PICO_STDOUT_MUTEX 1
#define PICO_STDIO_ENABLE_CRLF_SUPPORT 1
#define PICO_STDIO_DEFAULT_CRLF 1
#define PICO_STDIO_STACK_BUFFER_SIZE 128
#define PICO_STDIO_DEADLOCK_TIMEOUT_MS 1000
#define PICO_STDIO_SHORT_CIRCUIT_CLIB_FUNCS 1
#define _STDARG_H 
#define _ANSI_STDARG_H_ 
#undef __need___va_list
#define va_start(v,l) __builtin_va_start(v,l)
#define va_end(v) __builtin_va_end(v)
#define va_arg(v,l) __builtin_va_arg(v,l)
#define va_copy(d,s) __builtin_va_copy(d,s)
#define __va_copy(d,s) __builtin_va_copy(d,s)
#define _VA_LIST_ 
#define _VA_LIST 
#define _VA_LIST_T_H 
#define __va_list__ 
typedef struct stdio_driver stdio_driver_t;
_Bool stdio_init_all(void);
_Bool stdio_deinit_all(void);
void stdio_flush(void);
int stdio_getchar_timeout_us(uint32_t timeout_us);
static inline int getchar_timeout_us(uint32_t timeout_us) {
    return stdio_getchar_timeout_us(timeout_us);
}
void stdio_set_driver_enabled(stdio_driver_t *driver, _Bool enabled);
void stdio_filter_driver(stdio_driver_t *driver);
void stdio_set_translate_crlf(stdio_driver_t *driver, _Bool translate);
int stdio_putchar_raw(int c);
static inline int putchar_raw(int c) {
    return stdio_putchar_raw(c);
}
int stdio_puts_raw(const char *s);
static inline int puts_raw(const char *s) {
    return stdio_puts_raw(s);
}
void stdio_set_chars_available_callback(void (*fn)(void*), void *param);
int stdio_get_until(char *buf, int len, absolute_time_t until);
int stdio_put_string(const char *s, int len, _Bool newline, _Bool cr_translation);
int stdio_getchar(void);
int stdio_putchar(int);
int stdio_puts(const char *s);
int stdio_vprintf(const char *format, va_list va);
int __attribute__((__format__ (__printf__, 1, 0))) stdio_printf(const char* format, ...);
#define PICO_STDIO_USB_DEFAULT_CRLF PICO_STDIO_DEFAULT_CRLF
#define PICO_STDIO_USB_STDOUT_TIMEOUT_US 500000
#define PICO_STDIO_USB_TASK_INTERVAL_US 1000
#define PICO_STDIO_USB_ENABLE_IRQ_BACKGROUND_TASK 1
#define PICO_STDIO_USB_ENABLE_TINYUSB_INIT 1
#define PICO_STDIO_USB_ENABLE_RESET_VIA_BAUD_RATE 1
#define PICO_STDIO_USB_RESET_MAGIC_BAUD_RATE 1200
#define PICO_STDIO_USB_CONNECT_WAIT_TIMEOUT_MS 0
#define PICO_STDIO_USB_POST_CONNECT_WAIT_DELAY_MS 50
#define PICO_STDIO_USB_DEINIT_DELAY_MS 110
#define PICO_STDIO_USB_RESET_BOOTSEL_ACTIVITY_LED_ACTIVE_LOW 0
#define PICO_STDIO_USB_RESET_BOOTSEL_FIXED_ACTIVITY_LED 0
#define PICO_STDIO_USB_RESET_BOOTSEL_INTERFACE_DISABLE_MASK 0u
#define PICO_STDIO_USB_ENABLE_RESET_VIA_VENDOR_INTERFACE 1
#define PICO_STDIO_USB_RESET_INTERFACE_SUPPORT_RESET_TO_BOOTSEL 1
#define PICO_STDIO_USB_RESET_INTERFACE_SUPPORT_RESET_TO_FLASH_BOOT 1
#define PICO_STDIO_USB_RESET_INTERFACE_SUPPORT_MS_OS_20_DESCRIPTOR 1
#define PICO_STDIO_USB_RESET_RESET_TO_FLASH_DELAY_MS 100
#define PICO_STDIO_USB_USE_DEFAULT_DESCRIPTORS 1
#define PICO_STDIO_USB_CONNECTION_WITHOUT_DTR 0
#define PICO_STDIO_USB_DEVICE_SELF_POWERED 0
#define PICO_STDIO_USB_SUPPORT_CHARS_AVAILABLE_CALLBACK 1
extern stdio_driver_t stdio_usb;
_Bool stdio_usb_init(void);
_Bool stdio_usb_deinit(void);
_Bool stdio_usb_connected(void);
void stdio_usb_call_chars_available_callback(void);
#define _PICO_STDIO_USB_RESET_INTERFACE_H 
#define _PICO_USB_RESET_INTERFACE_H 
#define RESET_INTERFACE_SUBCLASS 0x00
#define RESET_INTERFACE_PROTOCOL 0x01
#define RESET_REQUEST_BOOTSEL 0x01
#define RESET_REQUEST_FLASH 0x02
#define _PICO_STDIO_USB_TUSB_CONFIG_H 
#define CFG_TUSB_RHPORT0_MODE (OPT_MODE_DEVICE)
#define CFG_TUD_CDC (1)
#define CFG_TUD_CDC_RX_BUFSIZE (TUD_OPT_HIGH_SPEED ? 512 : 64)
#define CFG_TUD_CDC_TX_BUFSIZE (TUD_OPT_HIGH_SPEED ? 512 : 64)
#define CFG_TUD_CDC_EP_BUFSIZE (TUD_OPT_HIGH_SPEED ? 512 : 64)
#define CFG_TUD_VENDOR (1)
#define CFG_TUD_VENDOR_RX_BUFSIZE (256)
#define CFG_TUD_VENDOR_TX_BUFSIZE (256)
