
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035851                       # Number of seconds simulated
sim_ticks                                 35851328136                       # Number of ticks simulated
final_tick                               562817691321                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129918                       # Simulator instruction rate (inst/s)
host_op_rate                                   168368                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1450070                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907620                       # Number of bytes of host memory used
host_seconds                                 24723.86                       # Real time elapsed on the host
sim_insts                                  3212066497                       # Number of instructions simulated
sim_ops                                    4162697939                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2129920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1923712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1959296                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6018304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1348480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1348480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16640                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15029                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15307                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47018                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10535                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10535                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59409793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        60695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53658040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     54650583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167868370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        60695                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39273                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37613111                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37613111                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37613111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59409793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        60695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53658040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     54650583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205481481                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85974409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31068894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25248515                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117028                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13130946                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12140933                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278241                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89735                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31177534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172290545                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31068894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15419174                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37898806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11373193                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6271978                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15269193                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909614                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84557392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46658586     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3325710      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2693158      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6543280      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1783731      2.11%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278146      2.69%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642449      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926076      1.10%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18706256     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84557392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361374                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003975                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32614916                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6080851                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36449575                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244996                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9167052                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308901                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42348                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206004300                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81716                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9167052                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35000681                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1358589                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1199752                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34251598                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579718                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198756320                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31162                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483123                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113053                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          928                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278223384                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927920369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927920369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107527835                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40464                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22662                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9818462                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18526237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9445220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147332                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3144058                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187964685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149355778                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286967                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64859963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198138932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5871                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84557392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29210012     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18230051     21.56%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11989018     14.18%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8843271     10.46%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7607083      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3956311      4.68%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3365350      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634477      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721819      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84557392                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874050     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178384     14.51%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177020     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124449555     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126873      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14824587      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7938229      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149355778                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737212                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229459                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384785372                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252864245                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145558459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150585237                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562348                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7292269                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2985                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2419444                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9167052                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         548456                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81011                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188003624                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18526237                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9445220                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22405                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1265611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2456320                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146987001                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914458                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2368775                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645687                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20740684                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7731229                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709660                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145655401                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145558459                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94864218                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267808869                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354224                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65194972                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121688                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75390340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628981                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29164660     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20952594     27.79%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8523043     11.31%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798145      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3920638      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593146      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1893571      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949732      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3594811      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75390340                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3594811                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259799936                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385181655                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1417017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859744                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859744                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163137                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163137                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661252971                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201162579                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190079672                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85974409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31332080                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27398351                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984113                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15737136                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15081905                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2251221                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62728                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36961588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174389555                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31332080                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17333126                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35906415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9741239                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4199379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18219762                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       785187                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84813207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48906792     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1778845      2.10%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3263095      3.85%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3052593      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5033038      5.93%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5232470      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1240051      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          930962      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15375361     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84813207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364435                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028389                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38128840                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4057595                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34747920                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138715                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7740133                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3402073                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5703                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195071244                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7740133                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39728536                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1389257                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       460955                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33272900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2221422                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189955378                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        758923                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       897486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    252118819                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    864629616                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    864629616                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164225669                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87893117                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22349                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10940                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5941992                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29270981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6350727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104851                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2012976                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179811164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151820893                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201885                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53854483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147897468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84813207                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841028                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29286086     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15879657     18.72%     53.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13763305     16.23%     69.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8460340      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8872982     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5219119      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2298333      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       610995      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       422390      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84813207                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         596037     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192071     21.35%     87.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111676     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119047495     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1195296      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10927      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26165466     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5401709      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151820893                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765885                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             899784                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389556657                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    233687985                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146878823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152720677                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371497                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8353749                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1551948                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7740133                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         743575                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64841                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179833030                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       211046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29270981                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6350727                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10940                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1058601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1165782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2224383                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148993171                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25150579                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2827717                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30419797                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22520097                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5269218                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732994                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147043111                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146878823                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90238070                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220145522                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708402                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409902                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110349662                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125339983                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54493775                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1989376                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77073074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35381202     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16363236     21.23%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9162355     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3101115      4.02%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2970446      3.85%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1234316      1.60%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3312065      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       963774      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4584565      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77073074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110349662                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125339983                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25716008                       # Number of memory references committed
system.switch_cpus1.commit.loads             20917229                       # Number of loads committed
system.switch_cpus1.commit.membars              10926                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19628931                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109410933                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1693175                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4584565                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252322267                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          367414276                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1161202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110349662                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125339983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110349662                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779109                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779109                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283518                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283518                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       689298788                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192461376                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      201157837                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85974409                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31253745                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25636107                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2034825                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13233096                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12195033                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3184812                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88058                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32313221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171779100                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31253745                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15379845                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36914381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10900806                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6677710                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15808559                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       813442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84737947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.490757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47823566     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3689302      4.35%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3228678      3.81%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3475328      4.10%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3026338      3.57%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1588572      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1038188      1.23%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2732148      3.22%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18135827     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84737947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363524                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998026                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33985707                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6262041                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35118578                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       545507                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8826113                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5119970                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6535                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203691210                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        51573                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8826113                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35672731                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2681831                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       880423                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33946661                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2730187                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196786341                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12858                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1695776                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       756991                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273379598                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    917646871                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    917646871                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169710777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103668821                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34733                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18570                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7298003                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19391518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10107373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       245637                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3512083                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185495880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149065130                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280602                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61514581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    188022192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2389                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84737947                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759131                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907434                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30031138     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17928392     21.16%     56.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12217789     14.42%     71.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7716958      9.11%     80.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7548852      8.91%     89.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4473600      5.28%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3419307      4.04%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       744252      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       657659      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84737947                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1092113     70.09%     70.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            44      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        206082     13.23%     83.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       259850     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122639432     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2035614      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16163      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15893177     10.66%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8480744      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149065130                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.733831                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1558089                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384706898                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247046266                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144895190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150623219                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       266473                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7078263                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          579                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1115                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2301675                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8826113                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1918390                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       165244                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185530598                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       321782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19391518                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10107373                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18553                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        120492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7869                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1115                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1246370                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1136417                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2382787                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146481359                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14933827                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2583771                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23183008                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20765333                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8249181                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.703779                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145044590                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144895190                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94532120                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264004416                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.685329                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358070                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100857080                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123472589                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62061304                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2060889                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75911834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626526                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170789                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30206296     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20626554     27.17%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8444180     11.12%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4325834      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3730127      4.91%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1834557      2.42%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2023808      2.67%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1019792      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3700686      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75911834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100857080                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123472589                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20118953                       # Number of memory references committed
system.switch_cpus2.commit.loads             12313255                       # Number of loads committed
system.switch_cpus2.commit.membars              16164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17724909                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111091932                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2434414                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3700686                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257745041                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379902199                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1236462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100857080                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123472589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100857080                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852438                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852438                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173106                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173106                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       661383241                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198789818                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191056980                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32328                       # number of misc regfile writes
system.l2.replacements                          47019                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1264917                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79787                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.853673                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           515.097087                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.249415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5119.908304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.144225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5907.670962                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.853051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6208.504251                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4432.804453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4811.506545                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5747.261707                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.156247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.180288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000240                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.189469                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.135278                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146836                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175393                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39644                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81164                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  176824                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48092                       # number of Writeback hits
system.l2.Writeback_hits::total                 48092                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39644                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81164                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176824                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56016                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39644                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81164                       # number of overall hits
system.l2.overall_hits::total                  176824                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16640                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15029                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15307                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 47018                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15029                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15307                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47018                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16640                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15029                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15307                       # number of overall misses
system.l2.overall_misses::total                 47018                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       705352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    850518423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       749764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    796690804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       492517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    816507558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2465664418                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       705352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    850518423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       749764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    796690804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       492517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    816507558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2465664418                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       705352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    850518423                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       749764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    796690804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       492517                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    816507558                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2465664418                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        96471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              223842                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48092                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48092                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54673                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        96471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               223842                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54673                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        96471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              223842                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.229024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.274889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.158669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210050                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.229024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.274889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.158669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210050                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.229024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.274889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.158669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210050                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50382.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51112.885998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44103.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53010.233815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44774.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53342.102175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52440.861330                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50382.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51112.885998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44103.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53010.233815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44774.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53342.102175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52440.861330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50382.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51112.885998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44103.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53010.233815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44774.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53342.102175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52440.861330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10535                       # number of writebacks
system.l2.writebacks::total                     10535                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16640                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15029                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15307                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            47018                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47018                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       625651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    754168704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       649748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    709633344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       429437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    728579774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2194086658                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       625651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    754168704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       649748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    709633344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       429437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    728579774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2194086658                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       625651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    754168704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       649748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    709633344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       429437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    728579774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2194086658                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.229024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210050                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.229024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.274889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.158669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210050                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.229024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.274889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.158669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210050                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44689.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45322.638462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38220.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47217.602236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39039.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47597.816293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46664.823217                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44689.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45322.638462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38220.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47217.602236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39039.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47597.816293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46664.823217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44689.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45322.638462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38220.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47217.602236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39039.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47597.816293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46664.823217                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996112                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015276794                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042810.450704                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996112                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15269177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15269177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15269177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15269177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15269177                       # number of overall hits
system.cpu0.icache.overall_hits::total       15269177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       885158                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       885158                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       885158                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       885158                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       885158                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       885158                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15269193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15269193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15269193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15269193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15269193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15269193                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55322.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55322.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55322.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55322.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55322.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55322.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       720692                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       720692                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       720692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       720692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       720692                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       720692                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        51478                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        51478                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        51478                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        51478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        51478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        51478                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72656                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559929                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72912                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2476.408945                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512266                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487734                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900439                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099561                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568223                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21983                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560928                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560928                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560928                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560928                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154785                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154785                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154785                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154785                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154785                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4881560209                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4881560209                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4881560209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4881560209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4881560209                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4881560209                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014435                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008737                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008737                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008737                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008737                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31537.682650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31537.682650                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31537.682650                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31537.682650                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31537.682650                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31537.682650                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19760                       # number of writebacks
system.cpu0.dcache.writebacks::total            19760                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82129                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82129                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82129                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82129                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72656                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72656                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72656                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72656                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1374433644                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1374433644                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1374433644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1374433644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1374433644                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1374433644                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18917.001266                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18917.001266                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18917.001266                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18917.001266                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18917.001266                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18917.001266                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               543.979100                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924204405                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   544                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1698905.156250                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.979100                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027210                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.871761                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18219742                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18219742                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18219742                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18219742                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18219742                       # number of overall hits
system.cpu1.icache.overall_hits::total       18219742                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       978244                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       978244                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       978244                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       978244                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       978244                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       978244                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18219762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18219762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18219762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18219762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18219762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18219762                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48912.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48912.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48912.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48912.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48912.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48912.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       844626                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       844626                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       844626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       844626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       844626                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       844626                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49683.882353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49683.882353                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49683.882353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49683.882353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49683.882353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49683.882353                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54673                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231554223                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54929                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4215.518633                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.282842                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.717158                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.833136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.166864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22838473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22838473                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4776905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4776905                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10946                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10946                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10926                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10926                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27615378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27615378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27615378                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27615378                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       173618                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173618                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173618                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173618                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7015459903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7015459903                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7015459903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7015459903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7015459903                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7015459903                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23012091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23012091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4776905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4776905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27788996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27788996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27788996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27788996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007545                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006248                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006248                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006248                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006248                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40407.445674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40407.445674                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40407.445674                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40407.445674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40407.445674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40407.445674                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11274                       # number of writebacks
system.cpu1.dcache.writebacks::total            11274                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       118945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       118945                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       118945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       118945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       118945                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       118945                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54673                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54673                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54673                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1147327010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1147327010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1147327010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1147327010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1147327010                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1147327010                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20985.257988                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20985.257988                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20985.257988                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20985.257988                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20985.257988                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20985.257988                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998012                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010723410                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834343.756806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998012                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017625                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15808546                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15808546                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15808546                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15808546                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15808546                       # number of overall hits
system.cpu2.icache.overall_hits::total       15808546                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       636370                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       636370                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       636370                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       636370                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       636370                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       636370                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15808559                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15808559                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15808559                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15808559                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15808559                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15808559                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48951.538462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48951.538462                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48951.538462                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48951.538462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48951.538462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48951.538462                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       504187                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       504187                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       504187                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       504187                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       504187                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       504187                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45835.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45835.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45835.181818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45835.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45835.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45835.181818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96471                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191251071                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96727                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1977.225294                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.506132                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.493868                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916040                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083960                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11740264                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11740264                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7773217                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7773217                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17601                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17601                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19513481                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19513481                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19513481                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19513481                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       360258                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       360258                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           50                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       360308                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        360308                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       360308                       # number of overall misses
system.cpu2.dcache.overall_misses::total       360308                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10361733747                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10361733747                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1840320                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1840320                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10363574067                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10363574067                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10363574067                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10363574067                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12100522                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12100522                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7773267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7773267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19873789                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19873789                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19873789                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19873789                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029772                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029772                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018130                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018130                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018130                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018130                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28761.980989                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28761.980989                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36806.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36806.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28763.097314                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28763.097314                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28763.097314                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28763.097314                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17058                       # number of writebacks
system.cpu2.dcache.writebacks::total            17058                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       263787                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       263787                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       263837                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       263837                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       263837                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       263837                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96471                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96471                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96471                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96471                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1593426098                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1593426098                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1593426098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1593426098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1593426098                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1593426098                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004854                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004854                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004854                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004854                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16517.151248                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16517.151248                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16517.151248                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16517.151248                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16517.151248                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16517.151248                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
