

================================================================
== Vivado HLS Report for 'duplicateMat_2_Block'
================================================================
* Date:           Wed Mar 18 11:35:15 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     56|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done                         |   9|          2|    1|          2|
    |p_dst1_cols_out_blk_n           |   9|          2|    1|          2|
    |p_dst1_rows_out_blk_n           |   9|          2|    1|          2|
    |p_src_cols_blk_n                |   9|          2|    1|          2|
    |p_src_cols_load6_out_out_blk_n  |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|    6|         12|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|start_out                        | out |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|start_write                      | out |    1| ap_ctrl_hs |   duplicateMat_2_Block   | return value |
|p_src_cols_dout                  |  in |   12|   ap_fifo  |        p_src_cols        |    pointer   |
|p_src_cols_empty_n               |  in |    1|   ap_fifo  |        p_src_cols        |    pointer   |
|p_src_cols_read                  | out |    1|   ap_fifo  |        p_src_cols        |    pointer   |
|p_src_cols_load6_out_out_din     | out |   12|   ap_fifo  | p_src_cols_load6_out_out |    pointer   |
|p_src_cols_load6_out_out_full_n  |  in |    1|   ap_fifo  | p_src_cols_load6_out_out |    pointer   |
|p_src_cols_load6_out_out_write   | out |    1|   ap_fifo  | p_src_cols_load6_out_out |    pointer   |
|p_dst1_rows                      |  in |   11|   ap_none  |        p_dst1_rows       |    pointer   |
|p_dst1_cols                      |  in |   12|   ap_none  |        p_dst1_cols       |    pointer   |
|p_dst1_rows_out_din              | out |   11|   ap_fifo  |      p_dst1_rows_out     |    pointer   |
|p_dst1_rows_out_full_n           |  in |    1|   ap_fifo  |      p_dst1_rows_out     |    pointer   |
|p_dst1_rows_out_write            | out |    1|   ap_fifo  |      p_dst1_rows_out     |    pointer   |
|p_dst1_cols_out_din              | out |   12|   ap_fifo  |      p_dst1_cols_out     |    pointer   |
|p_dst1_cols_out_full_n           |  in |    1|   ap_fifo  |      p_dst1_cols_out     |    pointer   |
|p_dst1_cols_out_write            | out |    1|   ap_fifo  |      p_dst1_cols_out     |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

