Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,660
design__inferred_latch__count,0
design__instance__count,5377
design__instance__area,42569.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,8
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,26
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002143054734915495
power__switching__total,0.002172806765884161
power__leakage__total,4.539053222174516E-8
power__total,0.004315906669944525
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.32083461795392776
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3205095446431238
timing__hold__ws__corner:nom_tt_025C_1v80,0.3265685592158006
timing__setup__ws__corner:nom_tt_025C_1v80,10.57907746903338
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.326569
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.579078
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,304
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,26
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.35568435314907554
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.35536205539591165
timing__hold__ws__corner:nom_ss_100C_1v60,0.9003094080634835
timing__setup__ws__corner:nom_ss_100C_1v60,1.5788952814298873
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.900309
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,1.578895
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,26
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.30533856862716147
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.30501055322525905
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11451268035712323
timing__setup__ws__corner:nom_ff_n40C_1v95,11.09652312555768
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114513
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.003214
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,374
design__max_fanout_violation__count,26
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2989742149585015
clock__skew__worst_setup,0.2987585541298688
timing__hold__ws,0.11239431925507586
timing__setup__ws,1.1631975711872249
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112394
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.163198
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5377
design__instance__area__stdcell,42569.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.586644
design__instance__utilization__stdcell,0.586644
design__instance__count__class:buffer,8
design__instance__count__class:inverter,116
design__instance__count__class:sequential_cell,377
design__instance__count__class:multi_input_combinational_cell,3137
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4290
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,160171
design__violations,0
design__instance__count__class:timing_repair_buffer,565
design__instance__count__class:clock_buffer,40
design__instance__count__class:clock_inverter,30
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,191
antenna__violating__nets,24
antenna__violating__pins,34
route__antenna_violation__count,24
antenna_diodes_count,67
design__instance__count__class:antenna_cell,67
route__net,4260
route__net__special,2
route__drc_errors__iter:1,5868
route__wirelength__iter:1,202193
route__drc_errors__iter:2,4349
route__wirelength__iter:2,200854
route__drc_errors__iter:3,4289
route__wirelength__iter:3,200254
route__drc_errors__iter:4,1255
route__wirelength__iter:4,200294
route__drc_errors__iter:5,396
route__wirelength__iter:5,200313
route__drc_errors__iter:6,239
route__wirelength__iter:6,200349
route__drc_errors__iter:7,106
route__wirelength__iter:7,200334
route__drc_errors__iter:8,2
route__wirelength__iter:8,200298
route__drc_errors__iter:9,1
route__wirelength__iter:9,200298
route__drc_errors__iter:10,1
route__wirelength__iter:10,200298
route__drc_errors__iter:11,1
route__wirelength__iter:11,200298
route__drc_errors__iter:12,0
route__wirelength__iter:12,200300
route__drc_errors,0
route__wirelength,200300
route__vias,40463
route__vias__singlecut,40463
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,786.08
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,5
design__max_fanout_violation__count__corner:min_tt_025C_1v80,26
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3137285797726907
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3135149173455588
timing__hold__ws__corner:min_tt_025C_1v80,0.32233605585931874
timing__setup__ws__corner:min_tt_025C_1v80,10.729375913644185
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.322336
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.838261
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,208
design__max_fanout_violation__count__corner:min_ss_100C_1v60,26
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3442026483482823
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.343991039833804
timing__hold__ws__corner:min_ss_100C_1v60,0.8929915948343098
timing__setup__ws__corner:min_ss_100C_1v60,2.0520954405470557
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.892992
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.052095
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,26
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2989742149585015
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2987585541298688
timing__hold__ws__corner:min_ff_n40C_1v95,0.11239431925507586
timing__setup__ws__corner:min_ff_n40C_1v95,11.114455448358585
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112394
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.185956
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,20
design__max_fanout_violation__count__corner:max_tt_025C_1v80,26
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.33150541583460075
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.33075934594095235
timing__hold__ws__corner:max_tt_025C_1v80,0.33199333111214707
timing__setup__ws__corner:max_tt_025C_1v80,10.357528461400708
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.331993
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.357529
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,374
design__max_fanout_violation__count__corner:max_ss_100C_1v60,26
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3713336132575732
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3705926503899825
timing__hold__ws__corner:max_ss_100C_1v60,0.9095110477741194
timing__setup__ws__corner:max_ss_100C_1v60,1.1631975711872249
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.909511
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,1.163198
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,26
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3145419291835342
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3137906967526753
timing__hold__ws__corner:max_ff_n40C_1v95,0.1165080287445631
timing__setup__ws__corner:max_ff_n40C_1v95,11.077693742527504
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116508
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.849074
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000987005
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00011869
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000178854
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00011869
design_powergrid__voltage__worst,0.00011869
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.00011869
design_powergrid__drop__worst__net:VPWR,0.0000987005
design_powergrid__voltage__worst__net:VGND,0.00011869
design_powergrid__drop__worst__net:VGND,0.00011869
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001629999999999999979178981479588372849320876412093639373779296875
ir__drop__worst,0.000098700000000000000298198965520413139529409818351268768310546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
