vhdl work "../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.vhd"
vhdl work "../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.vhd"
vhdl work "../../src/lib/txt_util.vhd"
vhdl work "../../src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd"
vhdl work "../../src/hdl/CONTROL_UNIT_S_INT.vhd"
vhdl work "../../src/hdl/BRAM_WRAPPER_V2.vhd"
vhdl work "../../src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd"
vhdl work "../../src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd"
vhdl work "../../SharedLibraries/STANDARD_RAM.vhd"
vhdl work "../../src/tb/TB_MATRIX_MUL_IP_CORE_S_INT.vhd"
