simVerilogNetlistFileList = '(
    (("fft" "wallace_multi") 
	("cds12/netlist" "cds12/map" "schematic")
    ) 
    (("fft" "csk") 
	("cds11/netlist" "cds11/map" "schematic")
    ) 
    (("lab2lib" "OR2X2") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("fft" "mux2") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("fft" "grey_cell") 
	("cds8/netlist" "cds8/map" "schematic")
    )
    (("fft" "start_logic_csa") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("fft" "full_adder") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("fft" "half_adder") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("fft" "xor") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("fft" "dot_array_gen") 
	("cds3/netlist" "cds3/map" "schematic")
    )
    (("fft" "and_16bit_1bit") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("lab2lib" "INVX1") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("lab2lib" "NAND2X1") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("fft" "lab2lib")
simVerilogNetlistFileCellList = '(
    ("lab2lib" 
	("NAND2X1" "INVX1" "OR2X2")
    ) 
    ("fft" 
	("and_16bit_1bit" "dot_array_gen" "xor" "half_adder" "full_adder"
	    "start_logic_csa" "grey_cell" "mux2" "csk" "wallace_multi"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
