git clone --depth 1 --no-tags https://github.com/vivekkar88/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665094900
git clone --depth 1 --no-tags https://github.com/sanskar0708/UART_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665111297
git clone --depth 1 --no-tags https://github.com/Kriti-Arora-08/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665195356
git clone --depth 1 --no-tags https://github.com/ianerik6/ianerik72.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665184742
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/SPI-I2C-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667296487
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Radix4-Recoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666730313
git clone --depth 1 --no-tags https://github.com/talg1996/Verilog-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666896957
git clone --depth 1 --no-tags https://github.com/alepnabil/Sematstik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665812904
git clone --depth 1 --no-tags https://github.com/JanviBusa/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665845647
git clone --depth 1 --no-tags https://github.com/GhazaalN/16-Bit_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667513916
git clone --depth 1 --no-tags https://github.com/Jhalakk-21/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665516667
git clone --depth 1 --no-tags https://github.com/yuvrajKharayat30/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665457511
git clone --depth 1 --no-tags https://github.com/ziadmali59/Single-Cycle-RISC-V-32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665605474
git clone --depth 1 --no-tags https://github.com/ridhamharsora12/Combinational-Logic-Designs-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667776586
git clone --depth 1 --no-tags https://github.com/eslamsolyman01/PWM-generator-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666061894
git clone --depth 1 --no-tags https://github.com/Shubhansh25/16bit_bcd-adder-with-Bist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665723918
git clone --depth 1 --no-tags https://github.com/chirag091167/universal_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666073871
git clone --depth 1 --no-tags https://github.com/hu6148/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669108315
git clone --depth 1 --no-tags https://github.com/SenthilMurugan-03/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671001762
git clone --depth 1 --no-tags https://github.com/mohamedsalah64792/washing-machine-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671222880
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-009-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671113239
git clone --depth 1 --no-tags https://github.com/ErenYagar/Adder32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671052717
git clone --depth 1 --no-tags https://github.com/samarqureshii/241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665161731
git clone --depth 1 --no-tags https://github.com/ridhamharsora12/Sequential-Logic-Designs-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669256711
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-006-Demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670068599
git clone --depth 1 --no-tags https://github.com/GhanayemMuh/Hardware-Accelerator-for-Machine-Learning-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669170333
git clone --depth 1 --no-tags https://github.com/SteveLRojas/DragonBridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670784942
git clone --depth 1 --no-tags https://github.com/tkyen1110/Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669307640
git clone --depth 1 --no-tags https://github.com/ChetanyaKatara/32-bit_Floating-point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670638019
git clone --depth 1 --no-tags https://github.com/liambeguin/risky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666197540
git clone --depth 1 --no-tags https://github.com/IAAJL/Intel_atp_Codeless_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666781533
git clone --depth 1 --no-tags https://github.com/RudraKumar1218/Trafficlight_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667850505
git clone --depth 1 --no-tags https://github.com/Troyf32/matchtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667851150
git clone --depth 1 --no-tags https://github.com/santhoshkanna50/APB-protocol-amba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669167799
git clone --depth 1 --no-tags https://github.com/Lokesh1854/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664308111
git clone --depth 1 --no-tags https://github.com/saiprathyushaafk/intelunnati_atm_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666029779
git clone --depth 1 --no-tags https://github.com/tamurae/tt04-verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665176319
git clone --depth 1 --no-tags https://github.com/dhogksirh/d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665871268
git clone --depth 1 --no-tags https://github.com/Prix2010/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666066131
git clone --depth 1 --no-tags https://github.com/akshayeagle/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666037365
git clone --depth 1 --no-tags https://github.com/burn1dream/loongson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666244239
git clone --depth 1 --no-tags https://github.com/PRITHVIRAJ08/INTEL-UNNATI_-TEAM-MISSION-POSSIBLE-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666337407
git clone --depth 1 --no-tags https://github.com/darshan-kr/Half_adder_Day_001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665142385
git clone --depth 1 --no-tags https://github.com/coentmn/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667726297
git clone --depth 1 --no-tags https://github.com/xjn-La-La-land/COD_2023_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667356533
git clone --depth 1 --no-tags https://github.com/SunirbanRanjit/16-bit-Risc-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667233093
git clone --depth 1 --no-tags https://github.com/Shinhyundo/RISC-V_pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668397023
git clone --depth 1 --no-tags https://github.com/Sharkawy115/Traffic-light-controller-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669593538
git clone --depth 1 --no-tags https://github.com/bitsynaptics/icePie-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669461493
git clone --depth 1 --no-tags https://github.com/crazyjack44/traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669784116
git clone --depth 1 --no-tags https://github.com/caslab-code/pqc-hqc-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670698857
git clone --depth 1 --no-tags https://github.com/ansley-claret/intelunnati_DataWizards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666504124
git clone --depth 1 --no-tags https://github.com/MostafaElsharkawy92/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666625697
git clone --depth 1 --no-tags https://github.com/Supesh012/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669809303
git clone --depth 1 --no-tags https://github.com/HACK-EVENT/hackatdac21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666864982
git clone --depth 1 --no-tags https://github.com/mysterious24/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667992663
git clone --depth 1 --no-tags https://github.com/halaalfaris/ElevatorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668336801
git clone --depth 1 --no-tags https://github.com/2lambda123/can.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664250086
git clone --depth 1 --no-tags https://github.com/MarimoElectronics/Yonaguni-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671264834
git clone --depth 1 --no-tags https://github.com/trong420/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669858570
git clone --depth 1 --no-tags https://github.com/hashinisraq/EEE-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667996371
git clone --depth 1 --no-tags https://github.com/rttr-7/rttr-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667530829
git clone --depth 1 --no-tags https://github.com/harishprasad29/Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665881917
git clone --depth 1 --no-tags https://github.com/theHDLguy/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665953589
git clone --depth 1 --no-tags https://github.com/DONGFENGYUE/FPGA_Related.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666009915
git clone --depth 1 --no-tags https://github.com/Vaibhav-shar/Cordic_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666199869
git clone --depth 1 --no-tags https://github.com/MingxuanLi11233/MIPS32-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666097696
git clone --depth 1 --no-tags https://github.com/chirag091167/barrel_shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666080034
git clone --depth 1 --no-tags https://github.com/Ashton43/TRAFFIC_LIGHT_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665196004
git clone --depth 1 --no-tags https://github.com/harsho21/CSE-Bubble-CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665485751
git clone --depth 1 --no-tags https://github.com/thereversed/simple_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666842615
git clone --depth 1 --no-tags https://github.com/himanshu-0907/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666423244
git clone --depth 1 --no-tags https://github.com/jigyasa14singh/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666454181
git clone --depth 1 --no-tags https://github.com/MuhammedMado/SequenceDetectorMEALY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666447502
git clone --depth 1 --no-tags https://github.com/LBL-ICS/TSQR-Design-with-Verilog-HDL-HF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666525113
git clone --depth 1 --no-tags https://github.com/achallawala876/Digital-Systems-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666589987
git clone --depth 1 --no-tags https://github.com/yousefg-codes/FPGA-BasicPacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666914301
git clone --depth 1 --no-tags https://github.com/Aryaman1528/Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665032936
git clone --depth 1 --no-tags https://github.com/nishantmsystems/tclprogramming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665141251
git clone --depth 1 --no-tags https://github.com/likewise/vexriscv_ip_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665014115
git clone --depth 1 --no-tags https://github.com/quebik/test_caravel1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664932223
git clone --depth 1 --no-tags https://github.com/SaiLikithP/intelunnati_strivers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666643573
git clone --depth 1 --no-tags https://github.com/sayoojkj/Traffic_Light_control_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670196046
git clone --depth 1 --no-tags https://github.com/DeepakKR1234/Digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667080596
git clone --depth 1 --no-tags https://github.com/Arshia-CE/Risk_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667120765
git clone --depth 1 --no-tags https://github.com/ChetanyaKatara/Asynchronus_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667369750
git clone --depth 1 --no-tags https://github.com/NHGrizzly/Display7Seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671215646
git clone --depth 1 --no-tags https://github.com/crazyjack44/FPGA-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669987708
git clone --depth 1 --no-tags https://github.com/yosri227/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669930805
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt04-logisim-auto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670085838
git clone --depth 1 --no-tags https://github.com/hu6148/StringDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669109097
git clone --depth 1 --no-tags https://github.com/lukgowsi/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669317378
git clone --depth 1 --no-tags https://github.com/gunavant-s/Ripple_Carry_Adder_Day-003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669327082
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670964073
git clone --depth 1 --no-tags https://github.com/Nripench/VSD_5_DAYS_TCL_WORKSHOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664357588
git clone --depth 1 --no-tags https://github.com/yashimalik/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664372146
git clone --depth 1 --no-tags https://github.com/markthumes/ad7606.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664445059
