LISTING FOR LOGIC DESCRIPTION FILE: FFD-ASINCRONO.pld                Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Mar 15 22:46:24 2023

  1:Name     FFD-ASINCRONO ;
  2:PartNo   00 ;
  3:Date     15/03/2023 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  UTM ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN   1  = CLK                        ; /*                                 */ 
 13:PIN   2  = dato                        ; /*                                 */ 
 14:PIN   3  = clear                        ; /*                                 */ 
 15:
 16:/* *************** OUTPUT PINS *********************/
 17:PIN   14  = salida_Q                         ; /*                                 */ 
 18:
 19:/* *************** OUTPUT PINS *********************/
 20:salida_Q.d = dato;
 21:salida_AR = clear;/*               AR asincrono reset                  */ 
 22:
 23:
 24:
 25:
 26:



