{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672481006570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672481006570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 31 12:03:26 2022 " "Processing started: Sat Dec 31 12:03:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672481006570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481006570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StopWatch -c StopWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off StopWatch -c StopWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481006570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672481007147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672481007147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a SevenSegment.sv(2) " "Verilog HDL Declaration information at SevenSegment.sv(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "SevenSegment.sv" "" { Text "E:/stopWatch/coding/SevenSegment.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672481013995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b SevenSegment.sv(2) " "Verilog HDL Declaration information at SevenSegment.sv(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "SevenSegment.sv" "" { Text "E:/stopWatch/coding/SevenSegment.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672481013995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c SevenSegment.sv(2) " "Verilog HDL Declaration information at SevenSegment.sv(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "SevenSegment.sv" "" { Text "E:/stopWatch/coding/SevenSegment.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672481013995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d SevenSegment.sv(2) " "Verilog HDL Declaration information at SevenSegment.sv(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "SevenSegment.sv" "" { Text "E:/stopWatch/coding/SevenSegment.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672481013995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.sv" "" { Text "E:/stopWatch/coding/SevenSegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481013996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481013996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operationunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file operationunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OperationUnit " "Found entity 1: OperationUnit" {  } { { "OperationUnit.sv" "" { Text "E:/stopWatch/coding/OperationUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481013998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481013998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4b " "Found entity 1: FullAdder4b" {  } { { "FullAdder4b.sv" "" { Text "E:/stopWatch/coding/FullAdder4b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481013999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481013999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter09.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter09.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter09 " "Found entity 1: Counter09" {  } { { "Counter09.sv" "" { Text "E:/stopWatch/coding/Counter09.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter05.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter05.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter05 " "Found entity 1: Counter05" {  } { { "Counter05.sv" "" { Text "E:/stopWatch/coding/Counter05.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparitor4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparitor4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparitor4b " "Found entity 1: Comparitor4b" {  } { { "Comparitor4b.sv" "" { Text "E:/stopWatch/coding/Comparitor4b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdsubtractor8b.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdsubtractor8b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDSubtractor8b " "Found entity 1: BCDSubtractor8b" {  } { { "BCDSubtractor8b.sv" "" { Text "E:/stopWatch/coding/BCDSubtractor8b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014004 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "BCDSubtractor4b BCDSubtractor4b.sv(6) " "Verilog Module Declaration warning at BCDSubtractor4b.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"BCDSubtractor4b\"" {  } { { "BCDSubtractor4b.sv" "" { Text "E:/stopWatch/coding/BCDSubtractor4b.sv" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672481014005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdsubtractor4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdsubtractor4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDSubtractor4b " "Found entity 1: BCDSubtractor4b" {  } { { "BCDSubtractor4b.sv" "" { Text "E:/stopWatch/coding/BCDSubtractor4b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder16b.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdadder16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDAdder16b " "Found entity 1: BCDAdder16b" {  } { { "BCDAdder16b.sv" "" { Text "E:/stopWatch/coding/BCDAdder16b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdadder4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDAdder4b " "Found entity 1: BCDAdder4b" {  } { { "BCDAdder4b.sv" "" { Text "E:/stopWatch/coding/BCDAdder4b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srjkff.sv 1 1 " "Found 1 design units, including 1 entities, in source file srjkff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRJKFF " "Found entity 1: SRJKFF" {  } { { "SRJKFF.sv" "" { Text "E:/stopWatch/coding/SRJKFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drff.sv 1 1 " "Found 1 design units, including 1 entities, in source file drff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRFF " "Found entity 1: DRFF" {  } { { "DRFF.sv" "" { Text "E:/stopWatch/coding/DRFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockControl " "Found entity 1: ClockControl" {  } { { "ClockControl.sv" "" { Text "E:/stopWatch/coding/ClockControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.sv" "" { Text "E:/stopWatch/coding/Mux21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux81.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux81 " "Found entity 1: Mux81" {  } { { "Mux81.sv" "" { Text "E:/stopWatch/coding/Mux81.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1b " "Found entity 1: FullAdder1b" {  } { { "FullAdder1b.sv" "" { Text "E:/stopWatch/coding/FullAdder1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder16b.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder16b " "Found entity 1: FullAdder16b" {  } { { "FullAdder16b.sv" "" { Text "E:/stopWatch/coding/FullAdder16b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparitor1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparitor1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparitor1b " "Found entity 1: Comparitor1b" {  } { { "Comparitor1b.sv" "" { Text "E:/stopWatch/coding/Comparitor1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparitor16b.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparitor16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparitor16b " "Found entity 1: Comparitor16b" {  } { { "Comparitor16b.sv" "" { Text "E:/stopWatch/coding/Comparitor16b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file checker1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Checker1b " "Found entity 1: Checker1b" {  } { { "Checker1b.sv" "" { Text "E:/stopWatch/coding/Checker1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker16b.sv 1 1 " "Found 1 design units, including 1 entities, in source file checker16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Checker16b " "Found entity 1: Checker16b" {  } { { "Checker16b.sv" "" { Text "E:/stopWatch/coding/Checker16b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file countcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CountControl " "Found entity 1: CountControl" {  } { { "CountControl.sv" "" { Text "E:/stopWatch/coding/CountControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "E:/stopWatch/coding/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file normalclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NormalCLK " "Found entity 1: NormalCLK" {  } { { "NormalCLK.sv" "" { Text "E:/stopWatch/coding/NormalCLK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sjkff.sv 1 1 " "Found 1 design units, including 1 entities, in source file sjkff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SJKff " "Found entity 1: SJKff" {  } { { "SJKff.sv" "" { Text "E:/stopWatch/coding/SJKff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672481014021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EqnMin CountControl.sv(14) " "Verilog HDL Implicit Net warning at CountControl.sv(14): created implicit net for \"EqnMin\"" {  } { { "CountControl.sv" "" { Text "E:/stopWatch/coding/CountControl.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672481014021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CountControl " "Elaborating entity \"CountControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672481014046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:M1 " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:M1\"" {  } { { "CountControl.sv" "M1" { Text "E:/stopWatch/coding/CountControl.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672481014052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJKff SJKff:JK " "Elaborating entity \"SJKff\" for hierarchy \"SJKff:JK\"" {  } { { "CountControl.sv" "JK" { Text "E:/stopWatch/coding/CountControl.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672481014053 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672481014306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672481014365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/stopWatch/coding/output_files/StopWatch.map.smsg " "Generated suppressed messages file E:/stopWatch/coding/output_files/StopWatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672481014644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672481014644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672481014665 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672481014665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672481014665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672481014665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672481014679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 31 12:03:34 2022 " "Processing ended: Sat Dec 31 12:03:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672481014679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672481014679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672481014679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672481014679 ""}
