module CLK_div_50 (clk_in, rstn, clk_out);
	
	input logic clk_in, rstn;
	output logic clk_out;
	
	localparam DIVISOR = 5'd25;
	
	logic [4:0] count;
	
	always_ff @(posedge clk_in) begin
		if (!rstn) begin
			count <= 0;
			clk_out <= 0;
		end
		else begin
			count <= count + 5'd1;
			if (count == DIVISOR) begin
				count <= 0;
				clk_out <= ~clk_out;
			end
		end
	end
	
endmodule 
		