#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbf975e90 .scope module, "cpu" "cpu" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x7fffbf96ed10 .param/l "IFJUMP" 0 2 21, +C4<00000000000000000000000000000001>;
P_0x7fffbf96ed50 .param/l "IMM" 0 2 20, +C4<00000000000000000000000000000010>;
P_0x7fffbf96ed90 .param/l "MOVE" 0 2 19, +C4<00000000000000000000000000000011>;
P_0x7fffbf96edd0 .param/l "N" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x7fffbf96ee10 .param/l "STORE" 0 2 22, +C4<00000000000000000000000000000100>;
v0x7fffbf996ac0_0 .net *"_s11", 11 0, L_0x7fffbf997c50;  1 drivers
L_0x7fcd73bd0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbf996bc0_0 .net/2s *"_s18", 31 0, L_0x7fcd73bd0060;  1 drivers
L_0x7fcd73bd00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbf996ca0_0 .net/2s *"_s22", 31 0, L_0x7fcd73bd00a8;  1 drivers
L_0x7fcd73bd0018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffbf996d60_0 .net/2u *"_s8", 3 0, L_0x7fcd73bd0018;  1 drivers
v0x7fffbf996e40_0 .net "address", 15 0, L_0x7fffbf997d20;  1 drivers
o0x7fcd73c40078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffbf996f70_0 .net "clk", 0 0, o0x7fcd73c40078;  0 drivers
v0x7fffbf997010_0 .net "data", 15 0, v0x7fffbf995f80_0;  1 drivers
v0x7fffbf997120_0 .var "dataMemWrite", 0 0;
v0x7fffbf9971c0_0 .net "immediate", 11 0, L_0x7fffbf9979c0;  1 drivers
v0x7fffbf997280_0 .net "instr", 15 0, v0x7fffbf996830_0;  1 drivers
v0x7fffbf997340_0 .net "moveArgA", 1 0, L_0x7fffbf997a60;  1 drivers
v0x7fffbf997400_0 .net "moveArgB", 1 0, L_0x7fffbf997b50;  1 drivers
v0x7fffbf9974e0_0 .net "opcode", 3 0, L_0x7fffbf997880;  1 drivers
v0x7fffbf9975d0_0 .var "programCounter", 15 0;
v0x7fffbf9976a0 .array "registers", 0 2, 15 0;
v0x7fffbf9977a0_0 .net "result", 15 0, v0x7fffbf9957c0_0;  1 drivers
L_0x7fffbf997880 .part v0x7fffbf996830_0, 12, 4;
L_0x7fffbf9979c0 .part v0x7fffbf996830_0, 0, 12;
L_0x7fffbf997a60 .part L_0x7fffbf9979c0, 2, 2;
L_0x7fffbf997b50 .part L_0x7fffbf9979c0, 0, 2;
L_0x7fffbf997c50 .part v0x7fffbf996830_0, 0, 12;
L_0x7fffbf997d20 .concat [ 12 4 0 0], L_0x7fffbf997c50, L_0x7fcd73bd0018;
v0x7fffbf9976a0_1 .array/port v0x7fffbf9976a0, 1;
L_0x7fffbf997e80 .arith/sum 16, L_0x7fffbf997d20, v0x7fffbf9976a0_1;
L_0x7fffbf9a7f80 .part L_0x7fcd73bd0060, 0, 16;
L_0x7fffbf9a8120 .part L_0x7fcd73bd00a8, 0, 1;
S_0x7fffbf976010 .scope module, "a" "ALU" 2 56, 3 1 0, S_0x7fffbf975e90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A"
    .port_info 1 /INPUT 16 "B"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /INPUT 1 "clk"
P_0x7fffbf976190 .param/l "ADD" 0 3 9, C4<0001>;
P_0x7fffbf9761d0 .param/l "AND" 0 3 11, C4<0100>;
P_0x7fffbf976210 .param/l "N" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x7fffbf976250 .param/l "OR" 0 3 10, C4<0010>;
P_0x7fffbf976290 .param/l "SEQ" 0 3 15, C4<1100>;
P_0x7fffbf9762d0 .param/l "SL" 0 3 13, C4<1001>;
P_0x7fffbf976310 .param/l "SLT" 0 3 16, C4<1011>;
P_0x7fffbf976350 .param/l "SR" 0 3 14, C4<1010>;
P_0x7fffbf976390 .param/l "XOR" 0 3 12, C4<1000>;
v0x7fffbf9976a0_0 .array/port v0x7fffbf9976a0, 0;
v0x7fffbf975700_0 .net "A", 15 0, v0x7fffbf9976a0_0;  1 drivers
v0x7fffbf9716e0_0 .net "B", 15 0, v0x7fffbf995f80_0;  alias, 1 drivers
v0x7fffbf970240_0 .net "clk", 0 0, o0x7fcd73c40078;  alias, 0 drivers
v0x7fffbf9956e0_0 .net "opcode", 3 0, L_0x7fffbf997880;  alias, 1 drivers
v0x7fffbf9957c0_0 .var "out", 15 0;
E_0x7fffbf962fb0 .event posedge, v0x7fffbf970240_0;
S_0x7fffbf995990 .scope module, "dataMem" "memory" 2 54, 4 1 0, S_0x7fffbf975e90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 1 "clk"
P_0x7fffbf995b80 .param/l "N" 0 4 2, +C4<00000000000000000000000000010000>;
v0x7fffbf995ca0_0 .net "address", 15 0, L_0x7fffbf997e80;  1 drivers
v0x7fffbf995d80_0 .net "clk", 0 0, o0x7fcd73c40078;  alias, 0 drivers
v0x7fffbf995e40_0 .net "in", 15 0, v0x7fffbf9976a0_0;  alias, 1 drivers
v0x7fffbf995ee0 .array "mem", 0 1023, 15 0;
v0x7fffbf995f80_0 .var "out", 15 0;
v0x7fffbf996070_0 .net "write_en", 0 0, v0x7fffbf997120_0;  1 drivers
S_0x7fffbf996190 .scope module, "instMem" "memory" 2 55, 4 1 0, S_0x7fffbf975e90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 1 "clk"
P_0x7fffbf996360 .param/l "N" 0 4 2, +C4<00000000000000000000000000010000>;
v0x7fffbf9964e0_0 .net "address", 15 0, v0x7fffbf9975d0_0;  1 drivers
v0x7fffbf9965c0_0 .net "clk", 0 0, o0x7fcd73c40078;  alias, 0 drivers
v0x7fffbf9966d0_0 .net "in", 15 0, L_0x7fffbf9a7f80;  1 drivers
v0x7fffbf996770 .array "mem", 0 1023, 15 0;
v0x7fffbf996830_0 .var "out", 15 0;
v0x7fffbf996960_0 .net "write_en", 0 0, L_0x7fffbf9a8120;  1 drivers
    .scope S_0x7fffbf995990;
T_0 ;
    %wait E_0x7fffbf962fb0;
    %load/vec4 v0x7fffbf996070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffbf995e40_0;
    %ix/getv 3, v0x7fffbf995ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbf995ee0, 0, 4;
T_0.0 ;
    %load/vec4 v0x7fffbf995ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffbf995f80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0x7fffbf995ca0_0;
    %load/vec4a v0x7fffbf995ee0, 4;
    %assign/vec4 v0x7fffbf995f80_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbf996190;
T_1 ;
    %wait E_0x7fffbf962fb0;
    %load/vec4 v0x7fffbf996960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffbf9966d0_0;
    %ix/getv 3, v0x7fffbf9964e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbf996770, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fffbf9964e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffbf996830_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %ix/getv 4, v0x7fffbf9964e0_0;
    %load/vec4a v0x7fffbf996770, 4;
    %assign/vec4 v0x7fffbf996830_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbf976010;
T_2 ;
    %wait E_0x7fffbf962fb0;
    %load/vec4 v0x7fffbf9956e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x7fffbf975700_0;
    %load/vec4 v0x7fffbf9716e0_0;
    %add;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x7fffbf975700_0;
    %load/vec4 v0x7fffbf9716e0_0;
    %or;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x7fffbf975700_0;
    %load/vec4 v0x7fffbf9716e0_0;
    %and;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x7fffbf975700_0;
    %load/vec4 v0x7fffbf9716e0_0;
    %xor;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x7fffbf975700_0;
    %parti/s 14, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x7fffbf975700_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fffbf975700_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x7fffbf975700_0;
    %load/vec4 v0x7fffbf9716e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 16;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x7fffbf975700_0;
    %load/vec4 v0x7fffbf9716e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v0x7fffbf9957c0_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbf975e90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf997120_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fffbf975e90;
T_4 ;
    %wait E_0x7fffbf962fb0;
    %load/vec4 v0x7fffbf9974e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7fffbf9975d0_0;
    %addi 4, 0, 16;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fffbf996e40_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x7fffbf9975d0_0, 0;
    %load/vec4 v0x7fffbf9977a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbf9976a0, 0, 4;
    %load/vec4 v0x7fffbf9974e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fffbf9971c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbf9976a0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf997120_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fffbf997400_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffbf9976a0, 4;
    %load/vec4 v0x7fffbf997340_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbf9976a0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "main.v";
    "ALU.v";
    "memory.v";
