INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Homework4/univ_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Homework4/usrTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usrTB
