
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000445                       # Number of seconds simulated (Second)
simTicks                                    444527000                       # Number of ticks simulated (Tick)
finalTick                                   444527000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.24                       # Real time elapsed on the host (Second)
hostTickRate                               1887155387                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1441784                       # Number of bytes of host memory used (Byte)
simInsts                                       207856                       # Number of instructions simulated (Count)
simOps                                         377376                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   881822                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1600862                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data        50202                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total        50202                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data        50202                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total        50202                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data         1470                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total         1470                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data         1470                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total         1470                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data        51672                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total        51672                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data        51672                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total        51672                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.028449                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.028449                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.028449                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.028449                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks          145                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total          145                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.replacements          448                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data           13                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data            1                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data           14                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total           14                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.071429                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.071429                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data           14                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total           14                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data           14                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total           14                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data        32959                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total        32959                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data         1170                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total         1170                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data        34129                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total        34129                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.034282                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.034282                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data        17243                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total        17243                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data          300                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total          300                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data        17543                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total        17543                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.017101                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.017101                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   723.936886                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs         3670                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs          448                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs     8.191964                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick         4000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   723.936886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.706970                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.706970                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          337                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2          629                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses       415071                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses       415071                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst       274376                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total       274376                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst       274376                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total       274376                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst          660                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total          660                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst          660                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total          660                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst       275036                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total       275036                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst       275036                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total       275036                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.002400                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.002400                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.002400                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.002400                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.writebacks::writebacks            7                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.writebacks::total            7                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.replacements            7                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst       274376                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total       274376                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst          660                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total          660                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst       275036                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total       275036                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.002400                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.002400                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   434.607991                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs           82                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs            7                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs    11.714286                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   434.607991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.424422                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.424422                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          653                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          124                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          427                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.637695                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses      2200948                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses      2200948                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         1830                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty          145                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackClean            7                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict          303                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          301                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          301                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         1830                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.memory.mem_ctrl.port         1327                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::total         1327                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.memory.mem_ctrl.port         3390                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::total         3390                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         4717                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.memory.mem_ctrl.port        42688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::total        42688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.memory.mem_ctrl.port       103424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::total       103424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       146112                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         2131                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         2131    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::5            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::6            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::7            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         2131                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoop_filter.totRequests         2586                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests          455                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState              0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                      0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                    0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys                  0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys           0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                        0                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                      nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        42240                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        94144                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       136384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        42240                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        42240                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks         9280                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total         9280                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          660                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data         1471                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         2131                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks          145                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total          145                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst     95022350                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    211784661                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    306807011                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst     95022350                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     95022350                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     20876122                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     20876122                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     20876122                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst     95022350                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    211784661                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    327683133                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts               0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat                  0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat                0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat             0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat                nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat              nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat           nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits              0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW                  0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate            nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 145093651.315200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 145093651.315200                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   326.400087                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    444527000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 145093651.315200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 145093651.315200                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   326.400087                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    444527000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          444556                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.138533                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.467610                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.commitStats0.numInsts       207879                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       377401                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.138533                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.467610                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         1920                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts       375908                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        34137                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        17561                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          348      0.09%      0.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       323309     85.67%     85.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         1045      0.28%     86.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           28      0.01%     86.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          155      0.04%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd           10      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu          343      0.09%     86.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            6      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt          132      0.03%     86.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          324      0.09%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            3      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        33949      9.00%     95.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        16990      4.50%     99.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          188      0.05%     99.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite          571      0.15%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       377401                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl        51548                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl        44622                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         6926                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl        36077                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl        15471                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         3567                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         3563                       # Class of control type instructions committed (Count)
board.processor.cores0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores0.core.exec_context.thread_0.numCallsReturns         7130                       # Number of times a function call or return occured (Count)
board.processor.cores0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores0.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores0.core.exec_context.thread_0.numBusyCycles       444556                       # Number of busy cycles (Cycle)
board.processor.cores0.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.cores0.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        51698                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpAluAccesses         1920                       # Number of float alu accesses (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         2473                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         1227                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntAluAccesses       375908                       # Number of integer alu accesses (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       443772                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites       269280                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        51698                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads       151590                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetchStats0.numInsts       207879                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps       377401                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.467610                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        51548                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.115954                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses        34144                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        17562                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           36                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       275036                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           73                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           19                       # Number of system calls (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores1.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores1.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores1.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores1.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores2.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores2.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores2.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores2.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores2.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores2.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores3.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores3.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores3.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores3.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores3.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores3.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores4.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores4.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores4.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores4.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores4.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores4.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores5.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores5.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores5.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores5.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores5.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores5.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores6.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores6.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores6.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores6.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores6.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores6.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores7.core.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
board.processor.cores7.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores7.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores7.core.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
board.processor.cores7.core.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
board.processor.cores7.core.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    444527000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000037                       # Number of seconds simulated (Second)
simTicks                                     37448000                       # Number of ticks simulated (Tick)
finalTick                                   481975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.64                       # Real time elapsed on the host (Second)
hostTickRate                                 58761225                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1514164                       # Number of bytes of host memory used (Byte)
simInsts                                       307783                       # Number of instructions simulated (Count)
simOps                                         557244                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   482860                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     874211                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data         9789                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total         9789                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data         9789                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total         9789                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data          314                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total          314                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data          314                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total          314                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data        10103                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total        10103                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data        10103                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total        10103                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.031080                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.031080                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.031080                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.031080                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.replacements          189                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data           76                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total           76                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data           12                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total           12                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data           88                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total           88                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.136364                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.136364                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data           88                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total           88                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data           88                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total           88                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data         5686                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total         5686                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data           25                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total           25                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data         5711                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total         5711                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.004378                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.004378                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data         4103                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total         4103                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data          289                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total          289                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data         4392                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total         4392                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.065801                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.065801                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse  1014.669568                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs        58309                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs         1278                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    45.625196                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data  1014.669568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.990888                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.990888                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024         1011                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          473                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2          535                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.987305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses        82487                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses        82487                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data         5392                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total         5392                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data         5392                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total         5392                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data           87                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total           87                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data           87                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total           87                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data         5479                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total         5479                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data         5479                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total         5479                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.015879                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.015879                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.015879                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.015879                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::processor.cores1.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::processor.cores1.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::processor.cores1.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::processor.cores1.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::processor.cores1.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data         4323                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total         4323                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data           59                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total           59                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data         4382                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total         4382                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.013464                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.013464                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data         1069                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total         1069                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data           28                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total           28                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data         1097                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total         1097                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.025524                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.025524                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse    40.944857                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs         5501                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs           92                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs    59.793478                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick    449958000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data    40.944857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.039985                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.039985                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024           51                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.049805                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses        44100                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses        44100                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data         5219                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total         5219                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data         5219                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total         5219                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data         5303                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total         5303                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data         5303                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total         5303                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.015840                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.015840                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.015840                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.015840                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::processor.cores2.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::processor.cores2.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::processor.cores2.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::processor.cores2.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::processor.cores2.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data         4153                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total         4153                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data         4210                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total         4210                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.013539                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.013539                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse    37.258973                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs         5325                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs           90                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs    59.166667                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick    452328000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data    37.258973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.036386                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.036386                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024           50                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::1           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.048828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses        42690                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses        42690                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data         5049                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total         5049                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data         5049                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total         5049                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data         5133                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total         5133                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data         5133                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total         5133                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.016365                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.016365                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.016365                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.016365                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::processor.cores3.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::processor.cores3.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::processor.cores3.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::processor.cores3.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::processor.cores3.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data         3983                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total         3983                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data         4040                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total         4040                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.014109                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.014109                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse    34.289816                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs         5155                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs           90                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs    57.277778                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick    454698000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data    34.289816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.033486                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.033486                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024           50                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::1           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.048828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses        41330                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses        41330                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.demandHits::processor.cores4.core.data         4884                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.demandHits::total         4884                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::processor.cores4.core.data         4884                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::total         4884                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::processor.cores4.core.data           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::total           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::processor.cores4.core.data           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::total           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::processor.cores4.core.data         4968                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::total         4968                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::processor.cores4.core.data         4968                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::total         4968                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandMissRate::processor.cores4.core.data     0.016908                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMissRate::total     0.016908                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::processor.cores4.core.data     0.016908                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::total     0.016908                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::processor.cores4.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::processor.cores4.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::processor.cores4.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::processor.cores4.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::processor.cores4.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::processor.cores4.core.data         3817                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::total         3817                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::processor.cores4.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::processor.cores4.core.data         3874                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::total         3874                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::processor.cores4.core.data     0.014713                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::total     0.014713                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::processor.cores4.core.data         1067                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::total         1067                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::processor.cores4.core.data           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::total           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::processor.cores4.core.data         1094                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::total         1094                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::processor.cores4.core.data     0.024680                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::total     0.024680                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse    31.366402                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs         4990                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs           90                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs    55.444444                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick    457068000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.occupancies::processor.cores4.core.data    31.366402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::processor.cores4.core.data     0.030631                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::total     0.030631                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1024           50                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::1           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1024     0.048828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses        40010                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses        40010                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.demandHits::processor.cores5.core.data         4713                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.demandHits::total         4713                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::processor.cores5.core.data         4713                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::total         4713                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::processor.cores5.core.data           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::total           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::processor.cores5.core.data           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::total           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::processor.cores5.core.data         4797                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::total         4797                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::processor.cores5.core.data         4797                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::total         4797                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandMissRate::processor.cores5.core.data     0.017511                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMissRate::total     0.017511                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::processor.cores5.core.data     0.017511                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::total     0.017511                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::processor.cores5.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::processor.cores5.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::processor.cores5.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::processor.cores5.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::processor.cores5.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::processor.cores5.core.data         3647                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::total         3647                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::processor.cores5.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::processor.cores5.core.data         3704                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::total         3704                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::processor.cores5.core.data     0.015389                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::total     0.015389                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::processor.cores5.core.data         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::total         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::processor.cores5.core.data           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::total           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::processor.cores5.core.data         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::total         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::processor.cores5.core.data     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::total     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse    28.936339                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs         4819                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs           90                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs    53.544444                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick    459438000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.occupancies::processor.cores5.core.data    28.936339                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::processor.cores5.core.data     0.028258                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::total     0.028258                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1024           51                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1024     0.049805                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses        38642                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses        38642                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.demandHits::processor.cores6.core.data         4541                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.demandHits::total         4541                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::processor.cores6.core.data         4541                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::total         4541                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::processor.cores6.core.data           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::total           84                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::processor.cores6.core.data           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::total           84                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::processor.cores6.core.data         4625                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::total         4625                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::processor.cores6.core.data         4625                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::total         4625                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandMissRate::processor.cores6.core.data     0.018162                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMissRate::total     0.018162                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::processor.cores6.core.data     0.018162                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::total     0.018162                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::processor.cores6.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::processor.cores6.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::processor.cores6.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::processor.cores6.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::processor.cores6.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::processor.cores6.core.data         3475                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::total         3475                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::processor.cores6.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::processor.cores6.core.data         3532                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::total         3532                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::processor.cores6.core.data     0.016138                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::total     0.016138                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::processor.cores6.core.data         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::total         1066                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::processor.cores6.core.data           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::total           27                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::processor.cores6.core.data         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::total         1093                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::processor.cores6.core.data     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::total     0.024703                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse    25.482403                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs         4647                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs           90                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs    51.633333                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick    461808000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.occupancies::processor.cores6.core.data    25.482403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::processor.cores6.core.data     0.024885                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::total     0.024885                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1024           50                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::1           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1024     0.048828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses        37266                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses        37266                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.demandHits::processor.cores7.core.data         4375                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.demandHits::total         4375                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::processor.cores7.core.data         4375                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::total         4375                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::processor.cores7.core.data           85                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::total           85                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::processor.cores7.core.data           85                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::total           85                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::processor.cores7.core.data         4460                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::total         4460                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::processor.cores7.core.data         4460                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::total         4460                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandMissRate::processor.cores7.core.data     0.019058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMissRate::total     0.019058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::processor.cores7.core.data     0.019058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::total     0.019058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::processor.cores7.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::processor.cores7.core.data           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::total           11                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::processor.cores7.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::processor.cores7.core.data           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::total           11                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::processor.cores7.core.data           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::total           11                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::processor.cores7.core.data         3307                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::total         3307                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::processor.cores7.core.data           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::processor.cores7.core.data         3364                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::total         3364                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::processor.cores7.core.data     0.016944                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::total     0.016944                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::processor.cores7.core.data         1068                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::total         1068                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::processor.cores7.core.data           28                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::total           28                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::processor.cores7.core.data         1096                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::total         1096                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::processor.cores7.core.data     0.025547                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::total     0.025547                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse    23.488118                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs         4482                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs           90                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs    49.800000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick    464178000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.occupancies::processor.cores7.core.data    23.488118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::processor.cores7.core.data     0.022938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::total     0.022938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1024           52                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::1           44                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1024     0.050781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses        35946                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses        35946                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst        23342                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total        23342                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst        23342                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total        23342                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst          196                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total          196                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst          196                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total          196                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst        23538                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total        23538                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst        23538                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total        23538                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.008327                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.008327                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.008327                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.008327                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.writebacks::writebacks           28                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.writebacks::total           28                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.replacements           28                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst        23342                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total        23342                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst          196                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total          196                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst        23538                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total        23538                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.008327                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.008327                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   794.871369                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs       298492                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          849                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs   351.580683                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   794.871369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.776242                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.776242                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          821                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          422                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          399                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.801758                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses       188500                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses       188500                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst        20001                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total        20001                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst        20001                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total        20001                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst          101                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total          101                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst          101                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total          101                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst        20102                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total        20102                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst        20102                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total        20102                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.005024                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.005024                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.005024                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.005024                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst        20001                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total        20001                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst          101                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst        20102                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total        20102                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.005024                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.005024                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse    79.697555                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs        20102                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs          101                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs   199.029703                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick    449947000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst    79.697555                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.077830                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.077830                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          101                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.098633                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses       160917                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses       160917                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst        18481                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total        18481                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst        18481                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total        18481                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst        18579                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total        18579                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst        18579                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total        18579                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.005275                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.005275                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.005275                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.005275                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst        18481                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total        18481                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst        18579                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total        18579                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.005275                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.005275                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse    71.713443                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs        18579                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs   189.581633                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick    452317000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst    71.713443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst     0.070033                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total     0.070033                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024           98                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses       148730                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses       148730                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst        16956                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total        16956                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst        16956                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total        16956                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst        17054                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total        17054                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst        17054                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total        17054                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.005746                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.005746                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.005746                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.005746                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst        16956                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total        16956                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst        17054                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total        17054                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.005746                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.005746                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse    66.143053                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs        17054                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs   174.020408                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick    454687000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst    66.143053                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst     0.064593                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total     0.064593                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024           98                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses       136530                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses       136530                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.demandHits::processor.cores4.core.inst        15432                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.demandHits::total        15432                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::processor.cores4.core.inst        15432                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::total        15432                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.demandMisses::processor.cores4.core.inst           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.demandMisses::total           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::processor.cores4.core.inst           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::total           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::processor.cores4.core.inst        15530                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::total        15530                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::processor.cores4.core.inst        15530                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::total        15530                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandMissRate::processor.cores4.core.inst     0.006310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMissRate::total     0.006310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::processor.cores4.core.inst     0.006310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::total     0.006310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::processor.cores4.core.inst        15432                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::total        15432                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::processor.cores4.core.inst           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::processor.cores4.core.inst        15530                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::total        15530                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::processor.cores4.core.inst     0.006310                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::total     0.006310                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse    60.576400                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs        15530                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs   158.469388                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick    457057000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.occupancies::processor.cores4.core.inst    60.576400                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::processor.cores4.core.inst     0.059157                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::total     0.059157                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.occupanciesTaskId::1024           98                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ratioOccsTaskId::1024     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches4.tags.tagAccesses       124338                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses       124338                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.demandHits::processor.cores5.core.inst        13911                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.demandHits::total        13911                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::processor.cores5.core.inst        13911                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::total        13911                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.demandMisses::processor.cores5.core.inst           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.demandMisses::total           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::processor.cores5.core.inst           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::total           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::processor.cores5.core.inst        14009                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::total        14009                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::processor.cores5.core.inst        14009                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::total        14009                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandMissRate::processor.cores5.core.inst     0.006996                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMissRate::total     0.006996                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::processor.cores5.core.inst     0.006996                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::total     0.006996                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::processor.cores5.core.inst        13911                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::total        13911                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::processor.cores5.core.inst           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::processor.cores5.core.inst        14009                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::total        14009                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::processor.cores5.core.inst     0.006996                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::total     0.006996                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse    55.006009                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs        14009                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs   142.948980                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick    459427000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.occupancies::processor.cores5.core.inst    55.006009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::processor.cores5.core.inst     0.053717                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::total     0.053717                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.occupanciesTaskId::1024           98                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ratioOccsTaskId::1024     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches5.tags.tagAccesses       112170                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses       112170                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.demandHits::processor.cores6.core.inst        12386                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.demandHits::total        12386                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::processor.cores6.core.inst        12386                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::total        12386                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.demandMisses::processor.cores6.core.inst           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.demandMisses::total           98                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::processor.cores6.core.inst           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::total           98                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::processor.cores6.core.inst        12484                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::total        12484                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::processor.cores6.core.inst        12484                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::total        12484                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandMissRate::processor.cores6.core.inst     0.007850                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMissRate::total     0.007850                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::processor.cores6.core.inst     0.007850                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::total     0.007850                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::processor.cores6.core.inst        12386                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::total        12386                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::processor.cores6.core.inst           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::processor.cores6.core.inst        12484                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::total        12484                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::processor.cores6.core.inst     0.007850                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::total     0.007850                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse    49.435619                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs        12484                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs   127.387755                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick    461797000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.occupancies::processor.cores6.core.inst    49.435619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::processor.cores6.core.inst     0.048277                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::total     0.048277                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.occupanciesTaskId::1024           98                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ratioOccsTaskId::1024     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches6.tags.tagAccesses        99970                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses        99970                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.demandHits::processor.cores7.core.inst        10865                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.demandHits::total        10865                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::processor.cores7.core.inst        10865                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::total        10865                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.demandMisses::processor.cores7.core.inst           99                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.demandMisses::total           99                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::processor.cores7.core.inst           99                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::total           99                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::processor.cores7.core.inst        10964                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::total        10964                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::processor.cores7.core.inst        10964                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::total        10964                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandMissRate::processor.cores7.core.inst     0.009030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMissRate::total     0.009030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::processor.cores7.core.inst     0.009030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::total     0.009030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::processor.cores7.core.inst        10865                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::total        10865                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::processor.cores7.core.inst           99                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::total           99                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::processor.cores7.core.inst        10964                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::total        10964                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::processor.cores7.core.inst     0.009030                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::total     0.009030                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse    44.296172                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs        10964                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs           99                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs   110.747475                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick    464167000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.occupancies::processor.cores7.core.inst    44.296172                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::processor.cores7.core.inst     0.043258                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::total     0.043258                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.occupanciesTaskId::1024           99                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ratioOccsTaskId::1024     0.096680                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches7.tags.tagAccesses        87811                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses        87811                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         1312                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty            2                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackClean           28                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict          187                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq          108                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeResp          108                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          461                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          461                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         1312                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.memory.mem_ctrl.port          420                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::total          420                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.memory.mem_ctrl.port          841                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::total          841                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.memory.mem_ctrl.port          202                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::total          202                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.memory.mem_ctrl.port          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::total          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.memory.mem_ctrl.port          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::total          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.memory.mem_ctrl.port          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::total          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.memory.mem_ctrl.port          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::total          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.memory.mem_ctrl.port          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::total          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::board.memory.mem_ctrl.port          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::total          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::board.memory.mem_ctrl.port          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::total          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::board.memory.mem_ctrl.port          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::total          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::board.memory.mem_ctrl.port          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::total          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::board.memory.mem_ctrl.port          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::total          196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::board.memory.mem_ctrl.port          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::total          190                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::board.memory.mem_ctrl.port          198                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::total          198                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::board.memory.mem_ctrl.port          192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::total          192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         3979                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.memory.mem_ctrl.port        14336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::total        14336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.memory.mem_ctrl.port        16448                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::total        16448                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.memory.mem_ctrl.port         6464                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::total         6464                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.memory.mem_ctrl.port         5888                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::total         5888                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.memory.mem_ctrl.port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::total         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.memory.mem_ctrl.port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::total         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.memory.mem_ctrl.port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::total         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.memory.mem_ctrl.port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::total         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::board.memory.mem_ctrl.port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::total         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::board.memory.mem_ctrl.port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::total         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::board.memory.mem_ctrl.port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::total         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::board.memory.mem_ctrl.port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::total         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::board.memory.mem_ctrl.port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::total         6272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::board.memory.mem_ctrl.port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::total         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::board.memory.mem_ctrl.port         6336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::total         6336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::board.memory.mem_ctrl.port         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::total         5760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       115392                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         1881                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     2.224349                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     2.380475                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0          565     30.04%     30.04% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1          528     28.07%     58.11% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2          128      6.80%     64.91% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::3          122      6.49%     71.40% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::4          122      6.49%     77.88% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::5          122      6.49%     84.37% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::6          122      6.49%     90.86% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::7          172      9.14%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            7                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         1881                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoop_filter.totRequests         2098                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests          610                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests          923                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState              0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                      0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                    0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys                  0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys           0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                        0                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                      nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        12544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        13120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         6464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data         1856                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst         6272                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data         1728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst         6272                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data         1728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.inst         6272                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data         1728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.inst         6272                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data         1728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.inst         6272                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data         1728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst         6336                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data         1792                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        82112                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        12544                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         6464                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst         6272                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst         6272                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores4.core.inst         6272                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores5.core.inst         6272                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores6.core.inst         6272                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst         6336                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        56704                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          196                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data          205                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst          101                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data           29                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst           98                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data           27                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst           98                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data           27                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.inst           98                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data           27                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.inst           98                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data           27                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.inst           98                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data           27                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst           99                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data           28                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1283                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total            2                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst    334971160                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    350352489                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst    172612690                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data     49562059                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst    167485580                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data     46143986                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst    167485580                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data     46143986                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.inst    167485580                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data     46143986                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.inst    167485580                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data     46143986                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.inst    167485580                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data     46143986                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst    169194617                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data     47853023                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2192693869                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst    334971160                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst    172612690                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst    167485580                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst    167485580                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores4.core.inst    167485580                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores5.core.inst    167485580                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores6.core.inst    167485580                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst    169194617                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total   1514206366                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks      3418073                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total      3418073                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks      3418073                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst    334971160                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    350352489                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst    172612690                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data     49562059                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst    167485580                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data     46143986                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst    167485580                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data     46143986                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.inst    167485580                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data     46143986                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.inst    167485580                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data     46143986                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.inst    167485580                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data     46143986                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst    169194617                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data     47853023                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2196111942                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts               0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat                  0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat                0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat             0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat                nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat              nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat           nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits              0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW                  0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate            nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 12223140.787200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 12223140.787200                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   326.403033                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE     37448000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 12223140.787200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 12223140.787200                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   326.403033                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     37448000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles           37624                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.235133                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.447401                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.commitStats0.numInsts        16833                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps        30919                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.235133                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.447401                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         1911                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        29862                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts         5799                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts         4488                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          218      0.71%      0.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        19812     64.08%     64.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           12      0.04%     64.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          127      0.41%     65.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          128      0.41%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           94      0.30%     65.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          241      0.78%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     66.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead         5478     17.72%     84.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite         3416     11.05%     95.49% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          321      1.04%     96.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         1072      3.47%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total        30919                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         2601                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         2370                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          231                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         2039                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl          562                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          207                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          206                       # Class of control type instructions committed (Count)
board.processor.cores0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores0.core.exec_context.thread_0.numCallsReturns          413                       # Number of times a function call or return occured (Count)
board.processor.cores0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores0.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores0.core.exec_context.thread_0.numBusyCycles        37624                       # Number of busy cycles (Cycle)
board.processor.cores0.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.cores0.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        10287                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpAluAccesses         1911                       # Number of float alu accesses (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         1827                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites          839                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntAluAccesses        29862                       # Number of integer alu accesses (Count)
board.processor.cores0.core.executeStats0.numIntRegReads        35114                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        20654                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        10287                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        15672                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetchStats0.numInsts        16833                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps        30919                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.447401                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches         2601                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.069131                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses         5799                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses         4488                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        23538                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            7                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           43                       # Number of system calls (Count)
board.processor.cores1.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             31.223424                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.032027                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.commitStats0.numInsts        15437                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps        27386                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    31.223424                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.032027                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts        25769                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts         4392                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts         1108                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           56      0.20%      0.20% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        21703     79.25%     79.45% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            7      0.03%     79.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           56      0.20%     79.68% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            3      0.01%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu           16      0.06%     79.75% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     79.75% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt           20      0.07%     79.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc           25      0.09%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead         4368     15.95%     95.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         1089      3.98%     99.84% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead           24      0.09%     99.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite           19      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total        27386                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         3599                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         3553                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl           46                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         3496                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl          103                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall           38                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn           35                       # Class of control type instructions committed (Count)
board.processor.cores1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores1.core.exec_context.thread_0.numCallsReturns           73                       # Number of times a function call or return occured (Count)
board.processor.cores1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores1.core.exec_context.thread_0.numIdleCycles 69761.222235                       # Number of idle cycles (Cycle)
board.processor.cores1.core.exec_context.thread_0.numBusyCycles 412234.777765                       # Number of busy cycles (Cycle)
board.processor.cores1.core.exec_context.thread_0.notIdleFraction     0.855266                       # Percentage of non-idle cycles (Ratio)
board.processor.cores1.core.exec_context.thread_0.idleFraction     0.144734                       # Percentage of idle cycles (Ratio)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts         5500                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores1.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntAluAccesses        25769                       # Number of integer alu accesses (Count)
board.processor.cores1.core.executeStats0.numIntRegReads        28446                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites        17679                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs         5500                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        12675                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetchStats0.numInsts        15437                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps        27386                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.032027                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches         3599                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.007467                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses         4393                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses         1109                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           13                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        20102                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           21                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             33.821907                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.029567                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.commitStats0.numInsts        14251                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps        25352                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    33.821907                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.029567                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts        23900                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts         4220                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts         1104                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           55      0.22%      0.22% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        19846     78.28%     78.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            7      0.03%     78.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           56      0.22%     78.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            3      0.01%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu           16      0.06%     78.82% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.82% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt           20      0.08%     78.90% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc           25      0.10%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead         4196     16.55%     95.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite         1085      4.28%     99.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead           24      0.09%     99.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite           19      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total        25352                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         3263                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         3218                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl           45                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         3164                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl           99                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall           37                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
board.processor.cores2.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores2.core.exec_context.thread_0.numCallsReturns           71                       # Number of times a function call or return occured (Count)
board.processor.cores2.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores2.core.exec_context.thread_0.numIdleCycles 100265.668119                       # Number of idle cycles (Cycle)
board.processor.cores2.core.exec_context.thread_0.numBusyCycles 381730.331881                       # Number of busy cycles (Cycle)
board.processor.cores2.core.exec_context.thread_0.notIdleFraction     0.791978                       # Percentage of non-idle cycles (Ratio)
board.processor.cores2.core.exec_context.thread_0.idleFraction     0.208022                       # Percentage of idle cycles (Ratio)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts         5324                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores2.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntAluAccesses        23900                       # Number of integer alu accesses (Count)
board.processor.cores2.core.executeStats0.numIntRegReads        26565                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites        16482                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs         5324                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        11826                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetchStats0.numInsts        14251                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps        25352                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.029567                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches         3263                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.006770                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses         4221                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses         1105                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        18579                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             36.892155                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.027106                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.commitStats0.numInsts        13065                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps        23321                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    36.892155                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.027106                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts        22038                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts         4050                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts         1104                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           55      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        17985     77.12%     77.36% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            7      0.03%     77.39% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           56      0.24%     77.63% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            3      0.01%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu           16      0.07%     77.71% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     77.71% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt           20      0.09%     77.79% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc           25      0.11%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     77.90% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead         4026     17.26%     95.16% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite         1085      4.65%     99.82% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead           24      0.10%     99.92% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite           19      0.08%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total        23321                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         2925                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         2880                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl           45                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         2826                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl           99                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall           37                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
board.processor.cores3.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores3.core.exec_context.thread_0.numCallsReturns           71                       # Number of times a function call or return occured (Count)
board.processor.cores3.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores3.core.exec_context.thread_0.numIdleCycles 130770.114004                       # Number of idle cycles (Cycle)
board.processor.cores3.core.exec_context.thread_0.numBusyCycles 351225.885996                       # Number of busy cycles (Cycle)
board.processor.cores3.core.exec_context.thread_0.notIdleFraction     0.728690                       # Percentage of non-idle cycles (Ratio)
board.processor.cores3.core.exec_context.thread_0.idleFraction     0.271310                       # Percentage of idle cycles (Ratio)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts         5154                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores3.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntAluAccesses        22038                       # Number of integer alu accesses (Count)
board.processor.cores3.core.executeStats0.numIntRegReads        24701                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites        15296                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs         5154                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        10980                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetchStats0.numInsts        13065                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps        23321                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.027106                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches         2925                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.006069                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses         4051                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses         1105                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        17054                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             40.572054                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.024648                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.commitStats0.numInsts        11880                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps        21291                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    40.572054                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.024648                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts        20178                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts         3884                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts         1105                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           55      0.26%      0.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        16120     75.71%     75.97% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            7      0.03%     76.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           56      0.26%     76.27% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            3      0.01%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu           16      0.08%     76.36% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     76.36% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt           20      0.09%     76.45% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc           25      0.12%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     76.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead         3860     18.13%     94.70% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite         1086      5.10%     99.80% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead           24      0.11%     99.91% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite           19      0.09%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total        21291                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         2585                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         2540                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl           45                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         2486                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl           99                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall           37                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
board.processor.cores4.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores4.core.exec_context.thread_0.numCallsReturns           71                       # Number of times a function call or return occured (Count)
board.processor.cores4.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores4.core.exec_context.thread_0.numIdleCycles 161274.559889                       # Number of idle cycles (Cycle)
board.processor.cores4.core.exec_context.thread_0.numBusyCycles 320721.440111                       # Number of busy cycles (Cycle)
board.processor.cores4.core.exec_context.thread_0.notIdleFraction     0.665403                       # Percentage of non-idle cycles (Ratio)
board.processor.cores4.core.exec_context.thread_0.idleFraction     0.334597                       # Percentage of idle cycles (Ratio)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts         4989                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores4.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntAluAccesses        20178                       # Number of integer alu accesses (Count)
board.processor.cores4.core.executeStats0.numIntRegReads        22845                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites        14115                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs         4989                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        10135                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetchStats0.numInsts        11880                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps        21291                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.024648                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches         2585                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.005363                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses         3885                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses         1106                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        15530                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             45.063201                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.022191                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.commitStats0.numInsts        10696                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps        19258                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    45.063201                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.022191                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts        18314                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts         3714                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts         1104                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           55      0.29%      0.29% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        14258     74.04%     74.32% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            7      0.04%     74.36% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           56      0.29%     74.65% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            3      0.02%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.67% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu           16      0.08%     74.75% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     74.75% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt           20      0.10%     74.85% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc           25      0.13%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     74.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead         3690     19.16%     94.14% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite         1085      5.63%     99.78% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead           24      0.12%     99.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite           19      0.10%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total        19258                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         2247                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         2202                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl           45                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         2148                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl           99                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall           37                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
board.processor.cores5.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores5.core.exec_context.thread_0.numCallsReturns           71                       # Number of times a function call or return occured (Count)
board.processor.cores5.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores5.core.exec_context.thread_0.numIdleCycles 191779.005774                       # Number of idle cycles (Cycle)
board.processor.cores5.core.exec_context.thread_0.numBusyCycles 290216.994226                       # Number of busy cycles (Cycle)
board.processor.cores5.core.exec_context.thread_0.notIdleFraction     0.602115                       # Percentage of non-idle cycles (Ratio)
board.processor.cores5.core.exec_context.thread_0.idleFraction     0.397885                       # Percentage of idle cycles (Ratio)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts         4818                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores5.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntAluAccesses        18314                       # Number of integer alu accesses (Count)
board.processor.cores5.core.executeStats0.numIntRegReads        20979                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites        12928                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs         4818                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads         9288                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetchStats0.numInsts        10696                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps        19258                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.022191                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches         2247                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.004662                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses         3715                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses         1105                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        14009                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             50.683070                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.019730                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.commitStats0.numInsts         9510                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps        17226                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    50.683070                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.019730                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts        16451                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts         3542                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts         1104                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           55      0.32%      0.32% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        12398     71.97%     72.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            7      0.04%     72.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           56      0.33%     72.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            3      0.02%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu           16      0.09%     72.77% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     72.77% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt           20      0.12%     72.88% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc           25      0.15%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead         3518     20.42%     93.45% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite         1085      6.30%     99.75% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead           24      0.14%     99.89% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite           19      0.11%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total        17226                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         1909                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         1864                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl           45                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         1810                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl           99                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall           37                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
board.processor.cores6.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores6.core.exec_context.thread_0.numCallsReturns           71                       # Number of times a function call or return occured (Count)
board.processor.cores6.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores6.core.exec_context.thread_0.numIdleCycles 222283.451659                       # Number of idle cycles (Cycle)
board.processor.cores6.core.exec_context.thread_0.numBusyCycles 259712.548341                       # Number of busy cycles (Cycle)
board.processor.cores6.core.exec_context.thread_0.notIdleFraction     0.538827                       # Percentage of non-idle cycles (Ratio)
board.processor.cores6.core.exec_context.thread_0.idleFraction     0.461173                       # Percentage of idle cycles (Ratio)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts         4646                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores6.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntAluAccesses        16451                       # Number of integer alu accesses (Count)
board.processor.cores6.core.executeStats0.numIntRegReads        19115                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites        11741                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs         4646                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads         8440                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetchStats0.numInsts         9510                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps        17226                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.019730                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches         1909                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.003961                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses         3543                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses         1105                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        12484                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles          481996                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             57.876561                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.017278                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.commitStats0.numInsts         8328                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps        15195                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    57.876561                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.017278                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts          118                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts        14589                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts         3374                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts         1107                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           54      0.36%      0.36% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        10533     69.32%     69.67% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            7      0.05%     69.72% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           56      0.37%     70.09% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            3      0.02%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu           16      0.11%     70.21% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     70.21% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt           20      0.13%     70.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc           25      0.16%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     70.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead         3350     22.05%     92.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite         1088      7.16%     99.72% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead           24      0.16%     99.87% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite           19      0.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total        15195                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         1568                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         1523                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl           45                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         1469                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl           99                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall           37                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn           34                       # Class of control type instructions committed (Count)
board.processor.cores7.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores7.core.exec_context.thread_0.numCallsReturns           71                       # Number of times a function call or return occured (Count)
board.processor.cores7.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores7.core.exec_context.thread_0.numIdleCycles 252787.897544                       # Number of idle cycles (Cycle)
board.processor.cores7.core.exec_context.thread_0.numBusyCycles 229208.102456                       # Number of busy cycles (Cycle)
board.processor.cores7.core.exec_context.thread_0.notIdleFraction     0.475539                       # Percentage of non-idle cycles (Ratio)
board.processor.cores7.core.exec_context.thread_0.idleFraction     0.524461                       # Percentage of idle cycles (Ratio)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts         4481                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpAluAccesses          118                       # Number of float alu accesses (Count)
board.processor.cores7.core.executeStats0.numFpRegReads          174                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites           89                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntAluAccesses        14589                       # Number of integer alu accesses (Count)
board.processor.cores7.core.executeStats0.numIntRegReads        17256                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites        10558                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs         4481                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads         7591                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetchStats0.numInsts         8328                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps        15195                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.017278                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches         1568                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.003253                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses         3375                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses         1108                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           12                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            4                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        10964                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON     37448000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
