

================================================================
== Vitis HLS Report for 'process_udp_512_s'
================================================================
* Date:           Sat Mar 18 14:40:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.844 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      666|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|     1387|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1387|      826|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_204_p2                |         +|   0|  0|  23|          16|           1|
    |and_ln414_1_fu_294_p2             |       and|   0|  0|  64|          64|          64|
    |and_ln414_2_fu_300_p2             |       and|   0|  0|  64|          64|          64|
    |and_ln414_fu_282_p2               |       and|   0|  0|  64|          64|          64|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_106_p3         |       and|   0|  0|  64|           1|           0|
    |icmp_ln1064_fu_390_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln414_fu_223_p2              |      icmp|   0|  0|  17|          26|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln73_1_fu_339_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln73_fu_322_p2                 |        or|   0|  0|   2|           1|           1|
    |p_Result_s_fu_306_p2              |        or|   0|  0|  64|          64|          64|
    |select_ln414_1_fu_258_p3          |    select|   0|  0|  63|           1|          64|
    |select_ln414_2_fu_266_p3          |    select|   0|  0|  63|           1|          65|
    |select_ln414_3_fu_274_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln414_fu_240_p3            |    select|   0|  0|  63|           1|          64|
    |select_ln73_fu_332_p3             |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln414_fu_288_p2               |       xor|   0|  0|  64|           2|          64|
    |xor_ln73_fu_327_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 666|         333|         546|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4      |  14|          3|    1|          3|
    |ap_phi_mux_pu_header_idx_new_0_i_phi_fu_154_p4     |   9|          2|   16|         32|
    |ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172   |  14|          3|   64|        192|
    |regListenPort_blk_n                                |   9|          2|    1|          2|
    |rx_udp2shiftFifo_blk_n                             |   9|          2|    1|          2|
    |rx_udpMetaFifo_blk_n                               |   9|          2|    1|          2|
    |s_axis_rx_data_internal_blk_n                      |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  96|         21|   87|        240|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+------+----+------+-----------+
    |                       Name                       |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                         |     1|   0|     1|          0|
    |ap_done_reg                                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                           |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_7_in_i_in_in_reg_172  |    64|   0|    64|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172  |    64|   0|    64|          0|
    |currWord_last_V_reg_459                           |     1|   0|     1|          0|
    |icmp_ln1064_reg_495                               |     1|   0|     1|          0|
    |metaWritten                                       |     1|   0|     1|          0|
    |metaWritten_load_reg_485                          |     1|   0|     1|          0|
    |pu_header_header_V                                |    64|   0|    64|          0|
    |pu_header_idx                                     |    16|   0|    16|          0|
    |pu_header_ready                                   |     1|   0|     1|          0|
    |regListenPort_read_reg_467                        |    16|   0|    16|          0|
    |s_axis_rx_data_internal_read_reg_452              |  1024|   0|  1024|          0|
    |tmp_i_reg_448                                     |     1|   0|     1|          0|
    |s_axis_rx_data_internal_read_reg_452              |    64|  32|  1024|          0|
    |tmp_i_reg_448                                     |    64|  32|     1|          0|
    +--------------------------------------------------+------+----+------+-----------+
    |Total                                             |  1387|  64|  2284|          0|
    +--------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_continue                      |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|s_axis_rx_data_internal_dout     |   in|  1024|     ap_fifo|  s_axis_rx_data_internal|       pointer|
|s_axis_rx_data_internal_empty_n  |   in|     1|     ap_fifo|  s_axis_rx_data_internal|       pointer|
|s_axis_rx_data_internal_read     |  out|     1|     ap_fifo|  s_axis_rx_data_internal|       pointer|
|regListenPort_dout               |   in|    16|     ap_fifo|            regListenPort|       pointer|
|regListenPort_empty_n            |   in|     1|     ap_fifo|            regListenPort|       pointer|
|regListenPort_read               |  out|     1|     ap_fifo|            regListenPort|       pointer|
|rx_udpMetaFifo_din               |  out|    49|     ap_fifo|           rx_udpMetaFifo|       pointer|
|rx_udpMetaFifo_full_n            |   in|     1|     ap_fifo|           rx_udpMetaFifo|       pointer|
|rx_udpMetaFifo_write             |  out|     1|     ap_fifo|           rx_udpMetaFifo|       pointer|
|rx_udp2shiftFifo_din             |  out|  1024|     ap_fifo|         rx_udp2shiftFifo|       pointer|
|rx_udp2shiftFifo_full_n          |   in|     1|     ap_fifo|         rx_udp2shiftFifo|       pointer|
|rx_udp2shiftFifo_write           |  out|     1|     ap_fifo|         rx_udp2shiftFifo|       pointer|
+---------------------------------+-----+------+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %s_axis_rx_data_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp_i, void %process_udp<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:43]   --->   Operation 6 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%s_axis_rx_data_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %s_axis_rx_data_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 7 'read' 's_axis_rx_data_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_rx_data_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'bitselect' 'currWord_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln78 = br void %process_udp<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:78]   --->   Operation 9 'br' 'br_ln78' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %regListenPort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.16ns)   --->   "%regListenPort_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %regListenPort" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:31]   --->   Operation 11 'read' 'regListenPort_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_udp2shiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_udp2shiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_udp2shiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_udp2shiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:31]   --->   Operation 24 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%pu_header_ready_load = load i1 %pu_header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:55]   --->   Operation 25 'load' 'pu_header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pu_header_idx_load = load i16 %pu_header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:58]   --->   Operation 26 'load' 'pu_header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %pu_header_header_V"   --->   Operation 27 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %pu_header_ready_load, void %.critedge26.i, void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:55]   --->   Operation 28 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i1024 %s_axis_rx_data_internal_read"   --->   Operation 29 'trunc' 'tmp_2' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %pu_header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:67]   --->   Operation 30 'add' 'add_ln67' <Predicate = (tmp_i & !pu_header_ready_load & !currWord_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %pu_header_idx_load, i3 0"   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i19 %tmp"   --->   Operation 32 'zext' 'zext_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%icmp_ln414 = icmp_ne  i26 %zext_ln414, i26 0"   --->   Operation 33 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %s_axis_rx_data_internal_read"   --->   Operation 34 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %trunc_ln414, i63 0"   --->   Operation 35 'bitconcatenate' 'st8' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i64 %st8, i64 %tmp_2"   --->   Operation 36 'select' 'select_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp_1 = partselect i64 @llvm.part.select.i64, i64 %select_ln414, i32 63, i32 0"   --->   Operation 37 'partselect' 'tmp_1' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i64 %tmp_1, i64 %tmp_2"   --->   Operation 38 'select' 'select_ln414_1' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i64 9223372036854775808, i64 18446744073709551615"   --->   Operation 39 'select' 'select_ln414_2' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i64 1, i64 18446744073709551615"   --->   Operation 40 'select' 'select_ln414_3' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln414 = and i64 %select_ln414_2, i64 %select_ln414_3"   --->   Operation 41 'and' 'and_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i64 %and_ln414, i64 18446744073709551615"   --->   Operation 42 'xor' 'xor_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i64 %p_Val2_s, i64 %xor_ln414"   --->   Operation 43 'and' 'and_ln414_1' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln414_2 = and i64 %select_ln414_1, i64 %and_ln414"   --->   Operation 44 'and' 'and_ln414_2' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%p_Result_s = or i64 %and_ln414_1, i64 %and_ln414_2"   --->   Operation 45 'or' 'p_Result_s' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln414 = store i64 %p_Result_s, i64 %pu_header_header_V"   --->   Operation 46 'store' 'store_ln414' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pu_header_ready_flag_0_i = phi i1 0, void, i1 1, void %.critedge26.i"   --->   Operation 48 'phi' 'pu_header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pu_header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge26.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:67]   --->   Operation 49 'phi' 'pu_header_idx_new_0_i' <Predicate = (tmp_i & !currWord_last_V)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:66]   --->   Operation 50 'load' 'metaWritten_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln66 = br i1 %metaWritten_load, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:66]   --->   Operation 51 'br' 'br_ln66' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln71 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:71]   --->   Operation 52 'br' 'br_ln71' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%metaWritten_flag_0_i = phi i1 0, void %.critedge._crit_edge.i, i1 1, void"   --->   Operation 53 'phi' 'metaWritten_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.12ns)   --->   "%or_ln73 = or i1 %currWord_last_V, i1 %pu_header_ready_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:73]   --->   Operation 54 'or' 'or_ln73' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns)   --->   "%xor_ln73 = xor i1 %currWord_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:73]   --->   Operation 55 'xor' 'xor_ln73' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.24ns)   --->   "%select_ln73 = select i1 %currWord_last_V, i16 0, i16 %pu_header_idx_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:73]   --->   Operation 56 'select' 'select_ln73' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln73_1 = or i1 %currWord_last_V, i1 %metaWritten_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:73]   --->   Operation 57 'or' 'or_ln73_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73_1, void %._crit_edge3.new4.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:73]   --->   Operation 58 'br' 'br_ln73' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln70 = store i1 %xor_ln73, i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:70]   --->   Operation 59 'store' 'store_ln70' <Predicate = (tmp_i & or_ln73_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new4.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (tmp_i & or_ln73_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73, void %._crit_edge3.new.i, void %mergeST1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:73]   --->   Operation 61 'br' 'br_ln73' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln73, i16 %pu_header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:67]   --->   Operation 62 'store' 'store_ln67' <Predicate = (tmp_i & or_ln73)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln73, i1 %pu_header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:65]   --->   Operation 63 'store' 'store_ln65' <Predicate = (tmp_i & or_ln73)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (tmp_i & or_ln73)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_7_in_i_in_in = phi i64 %p_Val2_s, void, i64 %p_Result_s, void %.critedge26.i"   --->   Operation 65 'phi' 'p_Val2_7_in_i_in_in' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_7_in_i_in_in, i32 24, i32 31"   --->   Operation 66 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_15_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_7_in_i_in_in, i32 16, i32 23"   --->   Operation 67 'partselect' 'p_Result_15_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_15_i, i8 %p_Result_i"   --->   Operation 68 'bitconcatenate' 'p_Result_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %p_Result_5, i16 %regListenPort_read"   --->   Operation 69 'icmp' 'icmp_ln1064' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln1064, void %.critedge._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:62]   --->   Operation 70 'br' 'br_ln62' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_17_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_7_in_i_in_in, i32 8, i32 15"   --->   Operation 71 'partselect' 'p_Result_17_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_7_in_i_in_in"   --->   Operation 72 'trunc' 'trunc_ln674' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_19_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_7_in_i_in_in, i32 40, i32 47"   --->   Operation 73 'partselect' 'p_Result_19_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_20_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_7_in_i_in_in, i32 32, i32 39"   --->   Operation 74 'partselect' 'p_Result_20_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i8.i8.i8.i8.i8.i8, i1 %icmp_ln1064, i8 %p_Result_20_i, i8 %p_Result_19_i, i8 %p_Result_15_i, i8 %p_Result_i, i8 %trunc_ln674, i8 %p_Result_17_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'bitconcatenate' 'p_s' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i49P0A, i49 %rx_udpMetaFifo, i49 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 49> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 77 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rx_udp2shiftFifo, i1024 %s_axis_rx_data_internal_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (tmp_i & icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln65 = br void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:65]   --->   Operation 78 'br' 'br_ln65' <Predicate = (tmp_i & icmp_ln1064)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regListenPort]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_rx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pu_header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pu_header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pu_header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_udp2shiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_udpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                        (nbreadreq     ) [ 01111]
br_ln43                      (br            ) [ 00000]
s_axis_rx_data_internal_read (read          ) [ 01111]
currWord_last_V              (bitselect     ) [ 01100]
br_ln78                      (br            ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
regListenPort_read           (read          ) [ 01010]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specpipeline_ln31            (specpipeline  ) [ 00000]
pu_header_ready_load         (load          ) [ 01100]
pu_header_idx_load           (load          ) [ 00000]
p_Val2_s                     (load          ) [ 01110]
br_ln55                      (br            ) [ 01110]
tmp_2                        (trunc         ) [ 00000]
add_ln67                     (add           ) [ 00000]
tmp                          (bitconcatenate) [ 00000]
zext_ln414                   (zext          ) [ 00000]
icmp_ln414                   (icmp          ) [ 00000]
trunc_ln414                  (trunc         ) [ 00000]
st8                          (bitconcatenate) [ 00000]
select_ln414                 (select        ) [ 00000]
tmp_1                        (partselect    ) [ 00000]
select_ln414_1               (select        ) [ 00000]
select_ln414_2               (select        ) [ 00000]
select_ln414_3               (select        ) [ 00000]
and_ln414                    (and           ) [ 00000]
xor_ln414                    (xor           ) [ 00000]
and_ln414_1                  (and           ) [ 00000]
and_ln414_2                  (and           ) [ 00000]
p_Result_s                   (or            ) [ 01110]
store_ln414                  (store         ) [ 00000]
br_ln0                       (br            ) [ 01110]
pu_header_ready_flag_0_i     (phi           ) [ 00000]
pu_header_idx_new_0_i        (phi           ) [ 00000]
metaWritten_load             (load          ) [ 01110]
br_ln66                      (br            ) [ 00000]
br_ln71                      (br            ) [ 00000]
metaWritten_flag_0_i         (phi           ) [ 00000]
or_ln73                      (or            ) [ 01100]
xor_ln73                     (xor           ) [ 00000]
select_ln73                  (select        ) [ 00000]
or_ln73_1                    (or            ) [ 01100]
br_ln73                      (br            ) [ 00000]
store_ln70                   (store         ) [ 00000]
br_ln0                       (br            ) [ 00000]
br_ln73                      (br            ) [ 00000]
store_ln67                   (store         ) [ 00000]
store_ln65                   (store         ) [ 00000]
br_ln0                       (br            ) [ 00000]
p_Val2_7_in_i_in_in          (phi           ) [ 01010]
p_Result_i                   (partselect    ) [ 00000]
p_Result_15_i                (partselect    ) [ 00000]
p_Result_5                   (bitconcatenate) [ 00000]
icmp_ln1064                  (icmp          ) [ 01001]
br_ln62                      (br            ) [ 00000]
p_Result_17_i                (partselect    ) [ 00000]
trunc_ln674                  (trunc         ) [ 00000]
p_Result_19_i                (partselect    ) [ 00000]
p_Result_20_i                (partselect    ) [ 00000]
p_s                          (bitconcatenate) [ 00000]
write_ln173                  (write         ) [ 00000]
write_ln173                  (write         ) [ 00000]
br_ln65                      (br            ) [ 00000]
ret_ln0                      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regListenPort">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regListenPort"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_rx_data_internal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pu_header_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_header_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pu_header_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_header_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pu_header_header_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_header_header_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_udp2shiftFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="metaWritten">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_udpMetaFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i49P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_i_nbreadreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1024" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="s_axis_rx_data_internal_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1024" slack="0"/>
<pin id="116" dir="0" index="1" bw="1024" slack="0"/>
<pin id="117" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_rx_data_internal_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="regListenPort_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regListenPort_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln173_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="49" slack="0"/>
<pin id="129" dir="0" index="2" bw="49" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln173_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="1024" slack="0"/>
<pin id="136" dir="0" index="2" bw="1024" slack="3"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="pu_header_ready_flag_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pu_header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="pu_header_ready_flag_0_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pu_header_ready_flag_0_i/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="pu_header_idx_new_0_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="153" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="pu_header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="pu_header_idx_new_0_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pu_header_idx_new_0_i/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="metaWritten_flag_0_i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="metaWritten_flag_0_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="p_Val2_7_in_i_in_in_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_7_in_i_in_in (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Val2_7_in_i_in_in_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="64" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7_in_i_in_in/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="currWord_last_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1024" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pu_header_ready_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pu_header_ready_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="pu_header_idx_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pu_header_idx_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Val2_s_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1024" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln67_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln414_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="0"/>
<pin id="221" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln414_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="19" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln414_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1024" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="st8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st8/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln414_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="64" slack="0"/>
<pin id="244" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="0" index="3" bw="1" slack="0"/>
<pin id="253" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln414_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="64" slack="0"/>
<pin id="262" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln414_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="64" slack="0"/>
<pin id="270" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln414_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="64" slack="0"/>
<pin id="278" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln414_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln414_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln414_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln414_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln414_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="metaWritten_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln73_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln73_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln73_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="or_ln73_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln70_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln67_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln65_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_15_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_i/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Result_5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln1064_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_17_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="0"/>
<pin id="398" dir="0" index="2" bw="5" slack="0"/>
<pin id="399" dir="0" index="3" bw="5" slack="0"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_17_i/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln674_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_19_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_i/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Result_20_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_i/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="49" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="0" index="3" bw="8" slack="0"/>
<pin id="434" dir="0" index="4" bw="8" slack="0"/>
<pin id="435" dir="0" index="5" bw="8" slack="0"/>
<pin id="436" dir="0" index="6" bw="8" slack="0"/>
<pin id="437" dir="0" index="7" bw="8" slack="0"/>
<pin id="438" dir="1" index="8" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="452" class="1005" name="s_axis_rx_data_internal_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1024" slack="1"/>
<pin id="454" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_rx_data_internal_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="currWord_last_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

<comp id="467" class="1005" name="regListenPort_read_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="regListenPort_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_Val2_s_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_Result_s_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="485" class="1005" name="metaWritten_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="icmp_ln1064_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="102" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="104" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="114" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="193" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="193" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="223" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="232" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="201" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="240" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="263"><net_src comp="223" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="248" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="201" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="223" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="223" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="266" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="197" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="258" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="282" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="143" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="154" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="164" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="327" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="332" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="327" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="4" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="78" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="175" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="78" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="175" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="84" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="387"><net_src comp="86" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="372" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="362" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="175" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="90" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="175" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="175" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="175" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="96" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="98" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="439"><net_src comp="100" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="390" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="419" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="409" pin="4"/><net_sink comp="429" pin=3"/></net>

<net id="443"><net_src comp="372" pin="4"/><net_sink comp="429" pin=4"/></net>

<net id="444"><net_src comp="362" pin="4"/><net_sink comp="429" pin=5"/></net>

<net id="445"><net_src comp="405" pin="1"/><net_sink comp="429" pin=6"/></net>

<net id="446"><net_src comp="395" pin="4"/><net_sink comp="429" pin=7"/></net>

<net id="447"><net_src comp="429" pin="8"/><net_sink comp="126" pin=2"/></net>

<net id="451"><net_src comp="106" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="114" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="462"><net_src comp="181" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="470"><net_src comp="120" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="478"><net_src comp="197" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="483"><net_src comp="306" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="488"><net_src comp="318" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="498"><net_src comp="390" pin="2"/><net_sink comp="495" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regListenPort | {}
	Port: s_axis_rx_data_internal | {}
	Port: pu_header_ready | {2 }
	Port: pu_header_idx | {2 }
	Port: pu_header_header_V | {2 }
	Port: rx_udp2shiftFifo | {4 }
	Port: metaWritten | {2 }
	Port: rx_udpMetaFifo | {3 }
 - Input state : 
	Port: process_udp<512> : regListenPort | {2 }
	Port: process_udp<512> : s_axis_rx_data_internal | {1 }
	Port: process_udp<512> : pu_header_ready | {2 }
	Port: process_udp<512> : pu_header_idx | {2 }
	Port: process_udp<512> : pu_header_header_V | {2 }
	Port: process_udp<512> : rx_udp2shiftFifo | {}
	Port: process_udp<512> : metaWritten | {2 }
	Port: process_udp<512> : rx_udpMetaFifo | {}
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		add_ln67 : 1
		tmp : 1
		zext_ln414 : 2
		icmp_ln414 : 3
		st8 : 1
		select_ln414 : 4
		tmp_1 : 5
		select_ln414_1 : 6
		select_ln414_2 : 4
		select_ln414_3 : 4
		and_ln414 : 5
		xor_ln414 : 5
		and_ln414_1 : 5
		and_ln414_2 : 7
		p_Result_s : 5
		store_ln414 : 5
		pu_header_ready_flag_0_i : 2
		pu_header_idx_new_0_i : 2
		br_ln66 : 1
		metaWritten_flag_0_i : 2
		or_ln73 : 3
		select_ln73 : 3
		or_ln73_1 : 3
		br_ln73 : 3
		br_ln73 : 3
		store_ln67 : 4
	State 3
		p_Result_i : 1
		p_Result_15_i : 1
		p_Result_5 : 2
		icmp_ln1064 : 3
		br_ln62 : 4
		p_Result_17_i : 1
		trunc_ln674 : 1
		p_Result_19_i : 1
		p_Result_20_i : 1
		p_s : 4
		write_ln173 : 5
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            select_ln414_fu_240           |    0    |    63   |
|          |           select_ln414_1_fu_258          |    0    |    63   |
|  select  |           select_ln414_2_fu_266          |    0    |    63   |
|          |           select_ln414_3_fu_274          |    0    |    63   |
|          |            select_ln73_fu_332            |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|          |             and_ln414_fu_282             |    0    |    64   |
|    and   |            and_ln414_1_fu_294            |    0    |    64   |
|          |            and_ln414_2_fu_300            |    0    |    64   |
|----------|------------------------------------------|---------|---------|
|          |             p_Result_s_fu_306            |    0    |    64   |
|    or    |              or_ln73_fu_322              |    0    |    2    |
|          |             or_ln73_1_fu_339             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|    xor   |             xor_ln414_fu_288             |    0    |    64   |
|          |              xor_ln73_fu_327             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln414_fu_223            |    0    |    14   |
|          |            icmp_ln1064_fu_390            |    0    |    13   |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln67_fu_204             |    0    |    23   |
|----------|------------------------------------------|---------|---------|
| nbreadreq|          tmp_i_nbreadreq_fu_106          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   read   | s_axis_rx_data_internal_read_read_fu_114 |    0    |    0    |
|          |      regListenPort_read_read_fu_120      |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |         write_ln173_write_fu_126         |    0    |    0    |
|          |         write_ln173_write_fu_133         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| bitselect|          currWord_last_V_fu_181          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               tmp_2_fu_201               |    0    |    0    |
|   trunc  |            trunc_ln414_fu_229            |    0    |    0    |
|          |            trunc_ln674_fu_405            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_211                |    0    |    0    |
|bitconcatenate|                st8_fu_232                |    0    |    0    |
|          |             p_Result_5_fu_382            |    0    |    0    |
|          |                p_s_fu_429                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln414_fu_219            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               tmp_1_fu_248               |    0    |    0    |
|          |             p_Result_i_fu_362            |    0    |    0    |
|partselect|           p_Result_15_i_fu_372           |    0    |    0    |
|          |           p_Result_17_i_fu_395           |    0    |    0    |
|          |           p_Result_19_i_fu_409           |    0    |    0    |
|          |           p_Result_20_i_fu_419           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   644   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|       currWord_last_V_reg_459      |    1   |
|         icmp_ln1064_reg_495        |    1   |
|    metaWritten_flag_0_i_reg_161    |    1   |
|      metaWritten_load_reg_485      |    1   |
|         p_Result_s_reg_480         |   64   |
|     p_Val2_7_in_i_in_in_reg_172    |   64   |
|          p_Val2_s_reg_475          |   64   |
|    pu_header_idx_new_0_i_reg_151   |   16   |
|  pu_header_ready_flag_0_i_reg_140  |    1   |
|     regListenPort_read_reg_467     |   16   |
|s_axis_rx_data_internal_read_reg_452|  1024  |
|            tmp_i_reg_448           |    1   |
+------------------------------------+--------+
|                Total               |  1254  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   644  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1254  |    -   |
+-----------+--------+--------+
|   Total   |  1254  |   644  |
+-----------+--------+--------+
