# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Contador_updown_decada.srcs/sources_1/new/Contador.vhd" \
"../../../../Contador_updown_decada.srcs/sources_1/new/Divisor_clk.vhd" \
"../../../../Contador_updown_decada.srcs/sim_1/new/Contador_tb.vhd" \

# Do not sort compile order
nosort
