
6_system_drivers_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a2c  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000bf4  08000bf4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000bf4  08000bf4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000bf4  08000bf4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000bf4  08000bf4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000bf4  08000bf4  00010bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000bf8  08000bf8  00010bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000004  08000c00  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08000c00  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001b90  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000844  00000000  00000000  00021c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000198  00000000  00000000  00022450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000010f  00000000  00000000  000225e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cc6d  00000000  00000000  000226f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002a2f  00000000  00000000  0003f364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f545  00000000  00000000  00041d93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000003d8  00000000  00000000  000e12d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000e16b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000bdc 	.word	0x08000bdc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	08000bdc 	.word	0x08000bdc

08000208 <pa1_adc_init>:
#define CR2_CONT     (1U<<1)
#define CR2_SWSTART  (1U<<30)
#define SR_EOC       (1U<<1)

void pa1_adc_init(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
	/*Configure the ADC GPIO pin*/
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 800020c:	4b14      	ldr	r3, [pc, #80]	; (8000260 <pa1_adc_init+0x58>)
 800020e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000210:	4a13      	ldr	r2, [pc, #76]	; (8000260 <pa1_adc_init+0x58>)
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set PA1 mode to analog mode*/
	GPIOA->MODER |= (1U<<2);
 8000218:	4b12      	ldr	r3, [pc, #72]	; (8000264 <pa1_adc_init+0x5c>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a11      	ldr	r2, [pc, #68]	; (8000264 <pa1_adc_init+0x5c>)
 800021e:	f043 0304 	orr.w	r3, r3, #4
 8000222:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<3);
 8000224:	4b0f      	ldr	r3, [pc, #60]	; (8000264 <pa1_adc_init+0x5c>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a0e      	ldr	r2, [pc, #56]	; (8000264 <pa1_adc_init+0x5c>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6013      	str	r3, [r2, #0]

	/*Enable clock access to ADC module*/
	RCC->APB2ENR |= ADC1EN;
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <pa1_adc_init+0x58>)
 8000232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000234:	4a0a      	ldr	r2, [pc, #40]	; (8000260 <pa1_adc_init+0x58>)
 8000236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800023a:	6453      	str	r3, [r2, #68]	; 0x44

	/*Set conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 800023c:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <pa1_adc_init+0x60>)
 800023e:	2201      	movs	r2, #1
 8000240:	635a      	str	r2, [r3, #52]	; 0x34

	/*Set conversion sequence length*/
	ADC1->SQR1 = AD_SEQ_LEN_1; //because register is not used
 8000242:	4b09      	ldr	r3, [pc, #36]	; (8000268 <pa1_adc_init+0x60>)
 8000244:	2200      	movs	r2, #0
 8000246:	62da      	str	r2, [r3, #44]	; 0x2c

	/*Enable the ADC module*/
	ADC1->CR2 |= CR2_ADCON;
 8000248:	4b07      	ldr	r3, [pc, #28]	; (8000268 <pa1_adc_init+0x60>)
 800024a:	689b      	ldr	r3, [r3, #8]
 800024c:	4a06      	ldr	r2, [pc, #24]	; (8000268 <pa1_adc_init+0x60>)
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6093      	str	r3, [r2, #8]
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40023800 	.word	0x40023800
 8000264:	40020000 	.word	0x40020000
 8000268:	40012000 	.word	0x40012000

0800026c <start_conversion>:

void start_conversion(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
	/*Enable continuous conversion*/
	ADC1->CR2 |= CR2_CONT;
 8000270:	4b08      	ldr	r3, [pc, #32]	; (8000294 <start_conversion+0x28>)
 8000272:	689b      	ldr	r3, [r3, #8]
 8000274:	4a07      	ldr	r2, [pc, #28]	; (8000294 <start_conversion+0x28>)
 8000276:	f043 0302 	orr.w	r3, r3, #2
 800027a:	6093      	str	r3, [r2, #8]

	/*Start AD conversion*/
	ADC1->CR2 |= CR2_SWSTART;
 800027c:	4b05      	ldr	r3, [pc, #20]	; (8000294 <start_conversion+0x28>)
 800027e:	689b      	ldr	r3, [r3, #8]
 8000280:	4a04      	ldr	r2, [pc, #16]	; (8000294 <start_conversion+0x28>)
 8000282:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000286:	6093      	str	r3, [r2, #8]
}
 8000288:	bf00      	nop
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	40012000 	.word	0x40012000

08000298 <led_init>:
#define PIN13    (1U<<13)
#define BTN_PIN   PIN13
#define LED_PIN   PIN5

void led_init(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
	/*Enable clock access to PORTA*/
	RCC->AHB1ENR |= GPIOAEN;
 800029c:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <led_init+0x34>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a0a      	ldr	r2, [pc, #40]	; (80002cc <led_init+0x34>)
 80002a2:	f043 0301 	orr.w	r3, r3, #1
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30
	/*PA5 mode to output mode*/
	GPIOA->MODER |= (1U<<10);
 80002a8:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <led_init+0x38>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a08      	ldr	r2, [pc, #32]	; (80002d0 <led_init+0x38>)
 80002ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002b2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<11);
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <led_init+0x38>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <led_init+0x38>)
 80002ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002be:	6013      	str	r3, [r2, #0]
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	40023800 	.word	0x40023800
 80002d0:	40020000 	.word	0x40020000

080002d4 <button_init>:
	/*Set PA5 low*/
	GPIOA->ODR &= ~LED_PIN;
}

void button_init(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	/*Enable clock access to PORTC*/
	RCC->AHB1ENR |= GPIOCEN;
 80002d8:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <button_init+0x34>)
 80002da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002dc:	4a0a      	ldr	r2, [pc, #40]	; (8000308 <button_init+0x34>)
 80002de:	f043 0304 	orr.w	r3, r3, #4
 80002e2:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PC13 as input*/
	GPIOC->MODER &= ~(1U<<26);
 80002e4:	4b09      	ldr	r3, [pc, #36]	; (800030c <button_init+0x38>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a08      	ldr	r2, [pc, #32]	; (800030c <button_init+0x38>)
 80002ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80002ee:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1U<<27);
 80002f0:	4b06      	ldr	r3, [pc, #24]	; (800030c <button_init+0x38>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a05      	ldr	r2, [pc, #20]	; (800030c <button_init+0x38>)
 80002f6:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80002fa:	6013      	str	r3, [r2, #0]
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40023800 	.word	0x40023800
 800030c:	40020800 	.word	0x40020800

08000310 <fpu_enable>:
#include "stm32f7xx.h"



void fpu_enable(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	/*Enable floating point unit*/
	/*Enable CP10,CP11 full access*/
	SCB->CPACR |= (1U<<20);
 8000314:	4b12      	ldr	r3, [pc, #72]	; (8000360 <fpu_enable+0x50>)
 8000316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800031a:	4a11      	ldr	r2, [pc, #68]	; (8000360 <fpu_enable+0x50>)
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000320:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<21);
 8000324:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <fpu_enable+0x50>)
 8000326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800032a:	4a0d      	ldr	r2, [pc, #52]	; (8000360 <fpu_enable+0x50>)
 800032c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000330:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<22);
 8000334:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <fpu_enable+0x50>)
 8000336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800033a:	4a09      	ldr	r2, [pc, #36]	; (8000360 <fpu_enable+0x50>)
 800033c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000340:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<23);
 8000344:	4b06      	ldr	r3, [pc, #24]	; (8000360 <fpu_enable+0x50>)
 8000346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800034a:	4a05      	ldr	r2, [pc, #20]	; (8000360 <fpu_enable+0x50>)
 800034c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000350:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	e000ed00 	.word	0xe000ed00

08000364 <main>:
static void test_spi_init(void);

uint8_t tx_buffer[1] = {0xDE};
uint8_t rx_buffer[1];
int main()
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
	/*Enable FPU*/
	fpu_enable();
 8000368:	f7ff ffd2 	bl	8000310 <fpu_enable>

	/*Initialize debug UART*/
	debug_uart_init();
 800036c:	f000 fb76 	bl	8000a5c <debug_uart_init>

	/*Initialize time base*/
	timebase_init();
 8000370:	f000 fb50 	bl	8000a14 <timebase_init>

	/*Initialize LED*/
	led_init();
 8000374:	f7ff ff90 	bl	8000298 <led_init>

	/*Initialize push button*/
	button_init();
 8000378:	f7ff ffac 	bl	80002d4 <button_init>

	/*Initialize ADC*/
	pa1_adc_init();
 800037c:	f7ff ff44 	bl	8000208 <pa1_adc_init>

	/*Start conversion of ADC*/
	start_conversion();
 8000380:	f7ff ff74 	bl	800026c <start_conversion>

	/*Initialize SPI*/
	test_spi_init();
 8000384:	f000 f814 	bl	80003b0 <test_spi_init>

	spi_transmit(&hspi1, tx_buffer, 1, 10);
 8000388:	230a      	movs	r3, #10
 800038a:	2201      	movs	r2, #1
 800038c:	4905      	ldr	r1, [pc, #20]	; (80003a4 <main+0x40>)
 800038e:	4806      	ldr	r0, [pc, #24]	; (80003a8 <main+0x44>)
 8000390:	f000 f926 	bl	80005e0 <spi_transmit>

	spi_receive(&hspi1, rx_buffer, 1 , 10);
 8000394:	230a      	movs	r3, #10
 8000396:	2201      	movs	r2, #1
 8000398:	4904      	ldr	r1, [pc, #16]	; (80003ac <main+0x48>)
 800039a:	4803      	ldr	r0, [pc, #12]	; (80003a8 <main+0x44>)
 800039c:	f000 fa3e 	bl	800081c <spi_receive>

	while(1)
 80003a0:	e7fe      	b.n	80003a0 <main+0x3c>
 80003a2:	bf00      	nop
 80003a4:	20000000 	.word	0x20000000
 80003a8:	20000020 	.word	0x20000020
 80003ac:	20000064 	.word	0x20000064

080003b0 <test_spi_init>:
	}
}


static void test_spi_init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	hspi1.Instance = SPI1;
 80003b4:	4b12      	ldr	r3, [pc, #72]	; (8000400 <test_spi_init+0x50>)
 80003b6:	4a13      	ldr	r2, [pc, #76]	; (8000404 <test_spi_init+0x54>)
 80003b8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80003ba:	4b11      	ldr	r3, [pc, #68]	; (8000400 <test_spi_init+0x50>)
 80003bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003c0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <test_spi_init+0x50>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003c8:	4b0d      	ldr	r3, [pc, #52]	; (8000400 <test_spi_init+0x50>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003ce:	4b0c      	ldr	r3, [pc, #48]	; (8000400 <test_spi_init+0x50>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003d4:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <test_spi_init+0x50>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80003da:	4b09      	ldr	r3, [pc, #36]	; (8000400 <test_spi_init+0x50>)
 80003dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003e0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescalar = SPI_BAUDRATEPRESCALAR_4;
 80003e2:	4b07      	ldr	r3, [pc, #28]	; (8000400 <test_spi_init+0x50>)
 80003e4:	2208      	movs	r2, #8
 80003e6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003e8:	4b05      	ldr	r3, [pc, #20]	; (8000400 <test_spi_init+0x50>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	621a      	str	r2, [r3, #32]
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003ee:	4b04      	ldr	r3, [pc, #16]	; (8000400 <test_spi_init+0x50>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	629a      	str	r2, [r3, #40]	; 0x28

	/*Initialize SPI*/
	spi_init(&hspi1);
 80003f4:	4802      	ldr	r0, [pc, #8]	; (8000400 <test_spi_init+0x50>)
 80003f6:	f000 f88b 	bl	8000510 <spi_init>
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000020 	.word	0x20000020
 8000404:	40013000 	.word	0x40013000

08000408 <spi1_gpio_init>:

#define GPIOAEN   (1U<<0)
#define SPI1EN    (1U<<12)

void spi1_gpio_init(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 800040c:	4b3e      	ldr	r3, [pc, #248]	; (8000508 <spi1_gpio_init+0x100>)
 800040e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000410:	4a3d      	ldr	r2, [pc, #244]	; (8000508 <spi1_gpio_init+0x100>)
 8000412:	f043 0301 	orr.w	r3, r3, #1
 8000416:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA5, PA6, PA7 mode to alternate function mode*/
	/*PA5*/
	GPIOA->MODER &= ~(1U<<10);
 8000418:	4b3c      	ldr	r3, [pc, #240]	; (800050c <spi1_gpio_init+0x104>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a3b      	ldr	r2, [pc, #236]	; (800050c <spi1_gpio_init+0x104>)
 800041e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000422:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<11);
 8000424:	4b39      	ldr	r3, [pc, #228]	; (800050c <spi1_gpio_init+0x104>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a38      	ldr	r2, [pc, #224]	; (800050c <spi1_gpio_init+0x104>)
 800042a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800042e:	6013      	str	r3, [r2, #0]

	/*PA6*/
	GPIOA->MODER &= ~(1U<<12);
 8000430:	4b36      	ldr	r3, [pc, #216]	; (800050c <spi1_gpio_init+0x104>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a35      	ldr	r2, [pc, #212]	; (800050c <spi1_gpio_init+0x104>)
 8000436:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800043a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<13);
 800043c:	4b33      	ldr	r3, [pc, #204]	; (800050c <spi1_gpio_init+0x104>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a32      	ldr	r2, [pc, #200]	; (800050c <spi1_gpio_init+0x104>)
 8000442:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000446:	6013      	str	r3, [r2, #0]

	/*PA7*/
	GPIOA->MODER &= ~(1U<<14);
 8000448:	4b30      	ldr	r3, [pc, #192]	; (800050c <spi1_gpio_init+0x104>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a2f      	ldr	r2, [pc, #188]	; (800050c <spi1_gpio_init+0x104>)
 800044e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000452:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<15);
 8000454:	4b2d      	ldr	r3, [pc, #180]	; (800050c <spi1_gpio_init+0x104>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a2c      	ldr	r2, [pc, #176]	; (800050c <spi1_gpio_init+0x104>)
 800045a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800045e:	6013      	str	r3, [r2, #0]

	/*Set PA5, PA6, PA7 alternate function type to SPI1*/
	/*PA5*/
	GPIOA->AFR[0] |= (1U<<20);
 8000460:	4b2a      	ldr	r3, [pc, #168]	; (800050c <spi1_gpio_init+0x104>)
 8000462:	6a1b      	ldr	r3, [r3, #32]
 8000464:	4a29      	ldr	r2, [pc, #164]	; (800050c <spi1_gpio_init+0x104>)
 8000466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800046a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<21);
 800046c:	4b27      	ldr	r3, [pc, #156]	; (800050c <spi1_gpio_init+0x104>)
 800046e:	6a1b      	ldr	r3, [r3, #32]
 8000470:	4a26      	ldr	r2, [pc, #152]	; (800050c <spi1_gpio_init+0x104>)
 8000472:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000476:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<22);
 8000478:	4b24      	ldr	r3, [pc, #144]	; (800050c <spi1_gpio_init+0x104>)
 800047a:	6a1b      	ldr	r3, [r3, #32]
 800047c:	4a23      	ldr	r2, [pc, #140]	; (800050c <spi1_gpio_init+0x104>)
 800047e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000482:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<23);
 8000484:	4b21      	ldr	r3, [pc, #132]	; (800050c <spi1_gpio_init+0x104>)
 8000486:	6a1b      	ldr	r3, [r3, #32]
 8000488:	4a20      	ldr	r2, [pc, #128]	; (800050c <spi1_gpio_init+0x104>)
 800048a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800048e:	6213      	str	r3, [r2, #32]

	/*PA6*/
	GPIOA->AFR[0] |= (1U<<24);
 8000490:	4b1e      	ldr	r3, [pc, #120]	; (800050c <spi1_gpio_init+0x104>)
 8000492:	6a1b      	ldr	r3, [r3, #32]
 8000494:	4a1d      	ldr	r2, [pc, #116]	; (800050c <spi1_gpio_init+0x104>)
 8000496:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800049a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<25);
 800049c:	4b1b      	ldr	r3, [pc, #108]	; (800050c <spi1_gpio_init+0x104>)
 800049e:	6a1b      	ldr	r3, [r3, #32]
 80004a0:	4a1a      	ldr	r2, [pc, #104]	; (800050c <spi1_gpio_init+0x104>)
 80004a2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80004a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<26);
 80004a8:	4b18      	ldr	r3, [pc, #96]	; (800050c <spi1_gpio_init+0x104>)
 80004aa:	6a1b      	ldr	r3, [r3, #32]
 80004ac:	4a17      	ldr	r2, [pc, #92]	; (800050c <spi1_gpio_init+0x104>)
 80004ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80004b2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<27);
 80004b4:	4b15      	ldr	r3, [pc, #84]	; (800050c <spi1_gpio_init+0x104>)
 80004b6:	6a1b      	ldr	r3, [r3, #32]
 80004b8:	4a14      	ldr	r2, [pc, #80]	; (800050c <spi1_gpio_init+0x104>)
 80004ba:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80004be:	6213      	str	r3, [r2, #32]

	/*PA7*/
	GPIOA->AFR[0] |= (1U<<28);
 80004c0:	4b12      	ldr	r3, [pc, #72]	; (800050c <spi1_gpio_init+0x104>)
 80004c2:	6a1b      	ldr	r3, [r3, #32]
 80004c4:	4a11      	ldr	r2, [pc, #68]	; (800050c <spi1_gpio_init+0x104>)
 80004c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004ca:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<29);
 80004cc:	4b0f      	ldr	r3, [pc, #60]	; (800050c <spi1_gpio_init+0x104>)
 80004ce:	6a1b      	ldr	r3, [r3, #32]
 80004d0:	4a0e      	ldr	r2, [pc, #56]	; (800050c <spi1_gpio_init+0x104>)
 80004d2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80004d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<30);
 80004d8:	4b0c      	ldr	r3, [pc, #48]	; (800050c <spi1_gpio_init+0x104>)
 80004da:	6a1b      	ldr	r3, [r3, #32]
 80004dc:	4a0b      	ldr	r2, [pc, #44]	; (800050c <spi1_gpio_init+0x104>)
 80004de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80004e2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<21);
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <spi1_gpio_init+0x104>)
 80004e6:	6a1b      	ldr	r3, [r3, #32]
 80004e8:	4a08      	ldr	r2, [pc, #32]	; (800050c <spi1_gpio_init+0x104>)
 80004ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80004ee:	6213      	str	r3, [r2, #32]

	/*Enable clock access for the SPI1*/
	RCC->APB2ENR |= SPI1EN;
 80004f0:	4b05      	ldr	r3, [pc, #20]	; (8000508 <spi1_gpio_init+0x100>)
 80004f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <spi1_gpio_init+0x100>)
 80004f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004fa:	6453      	str	r3, [r2, #68]	; 0x44
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40023800 	.word	0x40023800
 800050c:	40020000 	.word	0x40020000

08000510 <spi_init>:

StatusTypeDef spi_init(SPI_HandleTypeDef *hspi)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
	/*Check SPI handle allocation*/
	if(hspi == NULL)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d101      	bne.n	8000522 <spi_init+0x12>
	{
		return DEV_ERROR;
 800051e:	2301      	movs	r3, #1
 8000520:	e05a      	b.n	80005d8 <spi_init+0xc8>
	}

	/*Disable CRC calculation*/
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2200      	movs	r2, #0
 8000526:	629a      	str	r2, [r3, #40]	; 0x28

	if(hspi->State == SPI_STATE_RESET)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800052e:	2b00      	cmp	r3, #0
 8000530:	d101      	bne.n	8000536 <spi_init+0x26>
	{
		spi1_gpio_init();
 8000532:	f7ff ff69 	bl	8000408 <spi1_gpio_init>
	}

	hspi->State = SPI_STATE_BUSY;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2202      	movs	r2, #2
 800053a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	/*Disable the SPI peripheral before configuring*/
	CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_SPE);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	681a      	ldr	r2, [r3, #0]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800054c:	601a      	str	r2, [r3, #0]

	/*Configuring the CR1 register*/
	WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	685b      	ldr	r3, [r3, #4]
 8000552:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	689b      	ldr	r3, [r3, #8]
 800055a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800055e:	431a      	orrs	r2, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	68db      	ldr	r3, [r3, #12]
 8000564:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000568:	431a      	orrs	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	691b      	ldr	r3, [r3, #16]
 800056e:	f003 0302 	and.w	r3, r3, #2
 8000572:	431a      	orrs	r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	695b      	ldr	r3, [r3, #20]
 8000578:	f003 0301 	and.w	r3, r3, #1
 800057c:	431a      	orrs	r2, r3
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	699b      	ldr	r3, [r3, #24]
 8000582:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000586:	431a      	orrs	r2, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	69db      	ldr	r3, [r3, #28]
 800058c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000590:	431a      	orrs	r2, r3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	6a1b      	ldr	r3, [r3, #32]
 8000596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800059a:	ea42 0103 	orr.w	r1, r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	430a      	orrs	r2, r1
 80005ac:	601a      	str	r2, [r3, #0]
			(hspi->Init.BaudRatePrescalar & SPI_CR1_BR_Msk) |
			(hspi->Init.FirstBit & SPI_CR1_LSBFIRST) |
			(hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

	/*Configure the CR2 register*/
	WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE)|(hspi->Init.TIMode & SPI_CR2_FRF)));
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	0c1b      	lsrs	r3, r3, #16
 80005b4:	f003 0104 	and.w	r1, r3, #4
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005bc:	f003 0210 	and.w	r2, r3, #16
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	430a      	orrs	r2, r1
 80005c6:	605a      	str	r2, [r3, #4]

	hspi->ErrorCode = SPI_ERROR_NONE;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	641a      	str	r2, [r3, #64]	; 0x40
	hspi->State = SPI_STATE_READY;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2201      	movs	r2, #1
 80005d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	return DEV_OK;
 80005d6:	2300      	movs	r3, #0
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <spi_transmit>:

StatusTypeDef spi_transmit(SPI_HandleTypeDef *hspi, uint8_t *p_data, uint16_t size, uint32_t timeout)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	4613      	mov	r3, r2
 80005ee:	80fb      	strh	r3, [r7, #6]
	uint32_t tickstart;
	StatusTypeDef error_code = DEV_OK;
 80005f0:	2300      	movs	r3, #0
 80005f2:	75fb      	strb	r3, [r7, #23]
	uint16_t tx_xfer_cnt;

	tx_xfer_cnt = size;
 80005f4:	88fb      	ldrh	r3, [r7, #6]
 80005f6:	82bb      	strh	r3, [r7, #20]
	tickstart = get_tick();
 80005f8:	f000 f9e8 	bl	80009cc <get_tick>
 80005fc:	6138      	str	r0, [r7, #16]

	if(hspi->State != SPI_STATE_READY)
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000604:	2b01      	cmp	r3, #1
 8000606:	d007      	beq.n	8000618 <spi_transmit+0x38>
	{
		error_code = DEV_BUSY;
 8000608:	2302      	movs	r3, #2
 800060a:	75fb      	strb	r3, [r7, #23]
		hspi->State = SPI_STATE_READY;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2201      	movs	r2, #1
 8000610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		return error_code;
 8000614:	7dfb      	ldrb	r3, [r7, #23]
 8000616:	e0fd      	b.n	8000814 <spi_transmit+0x234>
	}

	if((p_data == NULL) || (size == 0))
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d002      	beq.n	8000624 <spi_transmit+0x44>
 800061e:	88fb      	ldrh	r3, [r7, #6]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d107      	bne.n	8000634 <spi_transmit+0x54>
	{
		error_code = DEV_ERROR;
 8000624:	2301      	movs	r3, #1
 8000626:	75fb      	strb	r3, [r7, #23]
		hspi->State = SPI_STATE_READY;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	2201      	movs	r2, #1
 800062c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		return error_code;
 8000630:	7dfb      	ldrb	r3, [r7, #23]
 8000632:	e0ef      	b.n	8000814 <spi_transmit+0x234>
	}

	/*Set the transaction information*/
	hspi->State = SPI_STATE_BUST_TX;
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	2203      	movs	r2, #3
 8000638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	hspi->ErrorCode = SPI_ERROR_NONE;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	2200      	movs	r2, #0
 8000640:	641a      	str	r2, [r3, #64]	; 0x40
	hspi->pTxBuffPtr = (uint8_t *)p_data;
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	68ba      	ldr	r2, [r7, #8]
 8000646:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi->TxXferSize = size;
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	88fa      	ldrh	r2, [r7, #6]
 800064c:	861a      	strh	r2, [r3, #48]	; 0x30
	hspi->TxXferCount = size;
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	88fa      	ldrh	r2, [r7, #6]
 8000652:	865a      	strh	r2, [r3, #50]	; 0x32

	hspi->pRxBuffPtr = (uint8_t *)NULL;
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	2200      	movs	r2, #0
 8000658:	635a      	str	r2, [r3, #52]	; 0x34
	hspi->RxXferSize = 0;
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	2200      	movs	r2, #0
 800065e:	871a      	strh	r2, [r3, #56]	; 0x38
	hspi->RxXferCount = 0;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	2200      	movs	r2, #0
 8000664:	875a      	strh	r2, [r3, #58]	; 0x3a

	/*Configure communication direction*/
	if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	689b      	ldr	r3, [r3, #8]
 800066a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800066e:	d10f      	bne.n	8000690 <spi_transmit+0xb0>
	{
		CLEAR_BIT(hspi->Instance->CR1,SPI_CR1_SPE);
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800067e:	601a      	str	r2, [r3, #0]

		/*Set 1 line TX*/
		SET_BIT(hspi->Instance->CR1, SPI_CR1_BIDIOE);
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800068e:	601a      	str	r2, [r3, #0]
	}

	if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800069a:	2b40      	cmp	r3, #64	; 0x40
 800069c:	d007      	beq.n	80006ae <spi_transmit+0xce>
	{
		SET_BIT(hspi->Instance->CR1, SPI_CR1_SPE);
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80006ac:	601a      	str	r2, [r3, #0]
	}

	/*Transmit data in 16 bit mode*/
	if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	68db      	ldr	r3, [r3, #12]
 80006b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80006b6:	d150      	bne.n	800075a <spi_transmit+0x17a>
	{
		if((hspi->Init.Mode == SPI_MODE_SLAVE) || (tx_xfer_cnt == 1))
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d002      	beq.n	80006c6 <spi_transmit+0xe6>
 80006c0:	8abb      	ldrh	r3, [r7, #20]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d143      	bne.n	800074e <spi_transmit+0x16e>
		{
			hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ca:	881a      	ldrh	r2, [r3, #0]
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	60da      	str	r2, [r3, #12]
			hspi->pTxBuffPtr += sizeof(uint16_t);
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006d6:	1c9a      	adds	r2, r3, #2
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
			hspi->TxXferCount--;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	3b01      	subs	r3, #1
 80006e4:	b29a      	uxth	r2, r3
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	865a      	strh	r2, [r3, #50]	; 0x32
		}

		while(hspi->TxXferCount > 0)
 80006ea:	e030      	b.n	800074e <spi_transmit+0x16e>
		{
			/*Check if TXE flag to be set and send data*/
			if(hspi->Instance->SR & (SPI_FLAG_TXE))
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	f003 0302 	and.w	r3, r3, #2
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d012      	beq.n	8000720 <spi_transmit+0x140>
			{
				hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006fe:	881a      	ldrh	r2, [r3, #0]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += sizeof(uint16_t);
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800070a:	1c9a      	adds	r2, r3, #2
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	62da      	str	r2, [r3, #44]	; 0x2c
				hspi->TxXferCount--;
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000714:	b29b      	uxth	r3, r3
 8000716:	3b01      	subs	r3, #1
 8000718:	b29a      	uxth	r2, r3
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	865a      	strh	r2, [r3, #50]	; 0x32
 800071e:	e016      	b.n	800074e <spi_transmit+0x16e>
			}
			else
			{
				if((((get_tick()-tickstart) >= timeout)&&(timeout != MAX_DELAY)) || timeout == 0)
 8000720:	f000 f954 	bl	80009cc <get_tick>
 8000724:	4602      	mov	r2, r0
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	429a      	cmp	r2, r3
 800072e:	d803      	bhi.n	8000738 <spi_transmit+0x158>
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000736:	d102      	bne.n	800073e <spi_transmit+0x15e>
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d107      	bne.n	800074e <spi_transmit+0x16e>
				{
					error_code = DEV_TIMEOUT;
 800073e:	2303      	movs	r3, #3
 8000740:	75fb      	strb	r3, [r7, #23]
					hspi->State = SPI_STATE_READY;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	2201      	movs	r2, #1
 8000746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					return error_code;
 800074a:	7dfb      	ldrb	r3, [r7, #23]
 800074c:	e062      	b.n	8000814 <spi_transmit+0x234>
		while(hspi->TxXferCount > 0)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000752:	b29b      	uxth	r3, r3
 8000754:	2b00      	cmp	r3, #0
 8000756:	d1c9      	bne.n	80006ec <spi_transmit+0x10c>
 8000758:	e051      	b.n	80007fe <spi_transmit+0x21e>
	}

	/*Transmit data in 8 bit mode*/
	else
	{
		if((hspi->Init.Mode == SPI_MODE_SLAVE) || (tx_xfer_cnt == 1))
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d002      	beq.n	8000768 <spi_transmit+0x188>
 8000762:	8abb      	ldrh	r3, [r7, #20]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d145      	bne.n	80007f4 <spi_transmit+0x214>
		{
			*((__IO uint8_t *)&hspi->Instance->DR) = (* hspi->pTxBuffPtr);
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	330c      	adds	r3, #12
 8000772:	7812      	ldrb	r2, [r2, #0]
 8000774:	701a      	strb	r2, [r3, #0]
			hspi->pTxBuffPtr += sizeof(uint8_t);
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800077a:	1c5a      	adds	r2, r3, #1
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	62da      	str	r2, [r3, #44]	; 0x2c
			hspi->TxXferCount--;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000784:	b29b      	uxth	r3, r3
 8000786:	3b01      	subs	r3, #1
 8000788:	b29a      	uxth	r2, r3
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	865a      	strh	r2, [r3, #50]	; 0x32
		}

		while(hspi->TxXferCount > 0)
 800078e:	e031      	b.n	80007f4 <spi_transmit+0x214>
		{
			/*Check if TXE flag to be set and send data*/
			if(hspi->Instance->SR & (SPI_FLAG_TXE))
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	689b      	ldr	r3, [r3, #8]
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	2b00      	cmp	r3, #0
 800079c:	d013      	beq.n	80007c6 <spi_transmit+0x1e6>
			{
				*((__IO uint8_t *)&hspi->Instance->DR) = (* hspi->pTxBuffPtr);
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	330c      	adds	r3, #12
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	701a      	strb	r2, [r3, #0]
				hspi->pTxBuffPtr += sizeof(uint8_t);
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007b0:	1c5a      	adds	r2, r3, #1
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	62da      	str	r2, [r3, #44]	; 0x2c
				hspi->TxXferCount--;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	3b01      	subs	r3, #1
 80007be:	b29a      	uxth	r2, r3
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	865a      	strh	r2, [r3, #50]	; 0x32
 80007c4:	e016      	b.n	80007f4 <spi_transmit+0x214>
			}
			else
			{
				if((((get_tick()-tickstart) >= timeout)&&(timeout != MAX_DELAY)) || timeout == 0)
 80007c6:	f000 f901 	bl	80009cc <get_tick>
 80007ca:	4602      	mov	r2, r0
 80007cc:	693b      	ldr	r3, [r7, #16]
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	683a      	ldr	r2, [r7, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d803      	bhi.n	80007de <spi_transmit+0x1fe>
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007dc:	d102      	bne.n	80007e4 <spi_transmit+0x204>
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d107      	bne.n	80007f4 <spi_transmit+0x214>
				{
					error_code = DEV_TIMEOUT;
 80007e4:	2303      	movs	r3, #3
 80007e6:	75fb      	strb	r3, [r7, #23]
					hspi->State = SPI_STATE_READY;
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	2201      	movs	r2, #1
 80007ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					return error_code;
 80007f0:	7dfb      	ldrb	r3, [r7, #23]
 80007f2:	e00f      	b.n	8000814 <spi_transmit+0x234>
		while(hspi->TxXferCount > 0)
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d1c8      	bne.n	8000790 <spi_transmit+0x1b0>
				}
			}
		}
	}

	if(hspi->ErrorCode != SPI_ERROR_NONE)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <spi_transmit+0x22a>
	{
		error_code = DEV_ERROR;
 8000806:	2301      	movs	r3, #1
 8000808:	75fb      	strb	r3, [r7, #23]
	}

	hspi->State = SPI_STATE_READY;
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	2201      	movs	r2, #1
 800080e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	return error_code;
 8000812:	7dfb      	ldrb	r3, [r7, #23]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}

0800081c <spi_receive>:


StatusTypeDef spi_receive(SPI_HandleTypeDef *hspi, uint8_t *p_data, uint16_t size, uint32_t timeout)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	4613      	mov	r3, r2
 800082a:	80fb      	strh	r3, [r7, #6]
	uint32_t tickstart;
	StatusTypeDef error_code = DEV_OK;
 800082c:	2300      	movs	r3, #0
 800082e:	75fb      	strb	r3, [r7, #23]
	//uint16_t rx_xfer_cnt;

	tickstart = get_tick();
 8000830:	f000 f8cc 	bl	80009cc <get_tick>
 8000834:	6138      	str	r0, [r7, #16]
	//rx_xfer_cnt = size;

	if(hspi->State != SPI_STATE_READY)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800083c:	2b01      	cmp	r3, #1
 800083e:	d007      	beq.n	8000850 <spi_receive+0x34>
	{
		error_code = DEV_BUSY;
 8000840:	2302      	movs	r3, #2
 8000842:	75fb      	strb	r3, [r7, #23]
		hspi->State = SPI_STATE_READY;
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	2201      	movs	r2, #1
 8000848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		return error_code;
 800084c:	7dfb      	ldrb	r3, [r7, #23]
 800084e:	e0b8      	b.n	80009c2 <spi_receive+0x1a6>
	}

	if((p_data == NULL) || (size == 0))
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d002      	beq.n	800085c <spi_receive+0x40>
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d107      	bne.n	800086c <spi_receive+0x50>
	{
		error_code = DEV_ERROR;
 800085c:	2301      	movs	r3, #1
 800085e:	75fb      	strb	r3, [r7, #23]
		hspi->State = SPI_STATE_READY;
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2201      	movs	r2, #1
 8000864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		return error_code;
 8000868:	7dfb      	ldrb	r3, [r7, #23]
 800086a:	e0aa      	b.n	80009c2 <spi_receive+0x1a6>
	}

	/*Set the transaction information*/
	hspi->State = SPI_STATE_BUST_RX;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	2204      	movs	r2, #4
 8000870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	hspi->ErrorCode = SPI_ERROR_NONE;
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2200      	movs	r2, #0
 8000878:	641a      	str	r2, [r3, #64]	; 0x40
	hspi->pRxBuffPtr = (uint8_t *)p_data;
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	68ba      	ldr	r2, [r7, #8]
 800087e:	635a      	str	r2, [r3, #52]	; 0x34
	hspi->RxXferCount = size;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	88fa      	ldrh	r2, [r7, #6]
 8000884:	875a      	strh	r2, [r3, #58]	; 0x3a
	hspi->RxXferSize = size;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	88fa      	ldrh	r2, [r7, #6]
 800088a:	871a      	strh	r2, [r3, #56]	; 0x38

	hspi->pTxBuffPtr = (uint8_t *)NULL;
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	2200      	movs	r2, #0
 8000890:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi->TxXferCount = 0;
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	2200      	movs	r2, #0
 8000896:	865a      	strh	r2, [r3, #50]	; 0x32
	hspi->TxXferSize = 0;
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	2200      	movs	r2, #0
 800089c:	861a      	strh	r2, [r3, #48]	; 0x30

	if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008a8:	2b40      	cmp	r3, #64	; 0x40
 80008aa:	d007      	beq.n	80008bc <spi_receive+0xa0>
	{
		SET_BIT(hspi->Instance->CR1, SPI_CR1_SPE);
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80008ba:	601a      	str	r2, [r3, #0]
	}

	/*Receive data in 8 bit mode*/
	if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d16e      	bne.n	80009a2 <spi_receive+0x186>
	{
		while(hspi->RxXferCount > 0)
 80008c4:	e033      	b.n	800092e <spi_receive+0x112>
		{
			if(hspi->Instance->SR & SPI_FLAG_RXNE)
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d015      	beq.n	8000900 <spi_receive+0xe4>
			{
				(*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f103 020c 	add.w	r2, r3, #12
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e0:	7812      	ldrb	r2, [r2, #0]
 80008e2:	b2d2      	uxtb	r2, r2
 80008e4:	701a      	strb	r2, [r3, #0]
				hspi->pRxBuffPtr += sizeof(uint8_t);
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008ea:	1c5a      	adds	r2, r3, #1
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	635a      	str	r2, [r3, #52]	; 0x34
				hspi->RxXferCount--;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	3b01      	subs	r3, #1
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	875a      	strh	r2, [r3, #58]	; 0x3a
 80008fe:	e016      	b.n	800092e <spi_receive+0x112>
			}
			else
			{
				if((((get_tick()-tickstart) >= timeout)&&(timeout != MAX_DELAY)) || (timeout == 0))
 8000900:	f000 f864 	bl	80009cc <get_tick>
 8000904:	4602      	mov	r2, r0
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	683a      	ldr	r2, [r7, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d803      	bhi.n	8000918 <spi_receive+0xfc>
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000916:	d102      	bne.n	800091e <spi_receive+0x102>
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d107      	bne.n	800092e <spi_receive+0x112>
				{
					error_code = DEV_TIMEOUT;
 800091e:	2303      	movs	r3, #3
 8000920:	75fb      	strb	r3, [r7, #23]
					hspi->State = SPI_STATE_READY;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					return error_code;
 800092a:	7dfb      	ldrb	r3, [r7, #23]
 800092c:	e049      	b.n	80009c2 <spi_receive+0x1a6>
		while(hspi->RxXferCount > 0)
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8000932:	b29b      	uxth	r3, r3
 8000934:	2b00      	cmp	r3, #0
 8000936:	d1c6      	bne.n	80008c6 <spi_receive+0xaa>
 8000938:	e038      	b.n	80009ac <spi_receive+0x190>
	}
	else
	{
		while(hspi->RxXferCount > 0)
		{
			if(hspi->Instance->SR & SPI_FLAG_RXNE)
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	2b00      	cmp	r3, #0
 8000946:	d015      	beq.n	8000974 <spi_receive+0x158>
			{
				(*(uint16_t *)hspi->pRxBuffPtr) = *(__IO uint16_t *)&hspi->Instance->DR;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f103 020c 	add.w	r2, r3, #12
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000954:	8812      	ldrh	r2, [r2, #0]
 8000956:	b292      	uxth	r2, r2
 8000958:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += sizeof(uint16_t);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800095e:	1c9a      	adds	r2, r3, #2
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	635a      	str	r2, [r3, #52]	; 0x34
				hspi->RxXferCount--;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8000968:	b29b      	uxth	r3, r3
 800096a:	3b01      	subs	r3, #1
 800096c:	b29a      	uxth	r2, r3
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	875a      	strh	r2, [r3, #58]	; 0x3a
 8000972:	e016      	b.n	80009a2 <spi_receive+0x186>
			}
			else
			{
				if((((get_tick()-tickstart) >= timeout)&&(timeout != MAX_DELAY)) || (timeout == 0))
 8000974:	f000 f82a 	bl	80009cc <get_tick>
 8000978:	4602      	mov	r2, r0
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	683a      	ldr	r2, [r7, #0]
 8000980:	429a      	cmp	r2, r3
 8000982:	d803      	bhi.n	800098c <spi_receive+0x170>
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800098a:	d102      	bne.n	8000992 <spi_receive+0x176>
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d107      	bne.n	80009a2 <spi_receive+0x186>
				{
					error_code = DEV_TIMEOUT;
 8000992:	2303      	movs	r3, #3
 8000994:	75fb      	strb	r3, [r7, #23]
					hspi->State = SPI_STATE_READY;
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	2201      	movs	r2, #1
 800099a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					return error_code;
 800099e:	7dfb      	ldrb	r3, [r7, #23]
 80009a0:	e00f      	b.n	80009c2 <spi_receive+0x1a6>
		while(hspi->RxXferCount > 0)
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d1c6      	bne.n	800093a <spi_receive+0x11e>
				}
			}
		}
	}

	if(hspi->ErrorCode != SPI_ERROR_NONE)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <spi_receive+0x19c>
	{
		error_code = DEV_ERROR;
 80009b4:	2301      	movs	r3, #1
 80009b6:	75fb      	strb	r3, [r7, #23]
	}

	hspi->State = SPI_STATE_READY;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2201      	movs	r2, #1
 80009bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	return error_code;
 80009c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <get_tick>:

	while((get_tick() - tickstart) < wait){}
}

uint32_t get_tick(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d0:	b672      	cpsid	i
}
 80009d2:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <get_tick+0x24>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a06      	ldr	r2, [pc, #24]	; (80009f4 <get_tick+0x28>)
 80009da:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80009dc:	b662      	cpsie	i
}
 80009de:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 80009e0:	4b04      	ldr	r3, [pc, #16]	; (80009f4 <get_tick+0x28>)
 80009e2:	681b      	ldr	r3, [r3, #0]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	20000068 	.word	0x20000068
 80009f4:	2000006c 	.word	0x2000006c

080009f8 <tick_increment>:

void tick_increment(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
	g_curr_tick += TICK_FREQ;
 80009fc:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <tick_increment+0x18>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	4a03      	ldr	r2, [pc, #12]	; (8000a10 <tick_increment+0x18>)
 8000a04:	6013      	str	r3, [r2, #0]
}
 8000a06:	bf00      	nop
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	20000068 	.word	0x20000068

08000a14 <timebase_init>:

void timebase_init(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
	/*Disable global interrupt*/
	__disable_irq();

	/*Load the timer with number of clock cycles per second*/
	SysTick->LOAD = ONE_SEC_LOAD - 1;
 8000a1c:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <timebase_init+0x38>)
 8000a1e:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000a22:	605a      	str	r2, [r3, #4]

	/*Clear Systick current value register*/
	SysTick->VAL = 0;
 8000a24:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <timebase_init+0x38>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]

	/*Select internal clock source*/
	SysTick->CTRL = CTRL_CLCKSRC;
 8000a2a:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <timebase_init+0x38>)
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	601a      	str	r2, [r3, #0]

	/*Enable interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <timebase_init+0x38>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a05      	ldr	r2, [pc, #20]	; (8000a4c <timebase_init+0x38>)
 8000a36:	f043 0302 	orr.w	r3, r3, #2
 8000a3a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a3c:	b662      	cpsie	i
}
 8000a3e:	bf00      	nop

	/*Enable global interrupt*/
	__enable_irq();
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	e000e010 	.word	0xe000e010

08000a50 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	tick_increment();
 8000a54:	f7ff ffd0 	bl	80009f8 <tick_increment>
}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <debug_uart_init>:
	uart_write(ch);
	return ch;
}

void debug_uart_init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000a60:	4b1f      	ldr	r3, [pc, #124]	; (8000ae0 <debug_uart_init+0x84>)
 8000a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a64:	4a1e      	ldr	r2, [pc, #120]	; (8000ae0 <debug_uart_init+0x84>)
 8000a66:	f043 0301 	orr.w	r3, r3, #1
 8000a6a:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set the mode of PA2 to alternate function mode*/
	GPIOA->MODER &= ~(1U<<4);
 8000a6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ae4 <debug_uart_init+0x88>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a1c      	ldr	r2, [pc, #112]	; (8000ae4 <debug_uart_init+0x88>)
 8000a72:	f023 0310 	bic.w	r3, r3, #16
 8000a76:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 8000a78:	4b1a      	ldr	r3, [pc, #104]	; (8000ae4 <debug_uart_init+0x88>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a19      	ldr	r2, [pc, #100]	; (8000ae4 <debug_uart_init+0x88>)
 8000a7e:	f043 0320 	orr.w	r3, r3, #32
 8000a82:	6013      	str	r3, [r2, #0]

	/*Set alternate function type to AF7(USART2)*/
	GPIOA->AFR[0] |= (1U<<8);
 8000a84:	4b17      	ldr	r3, [pc, #92]	; (8000ae4 <debug_uart_init+0x88>)
 8000a86:	6a1b      	ldr	r3, [r3, #32]
 8000a88:	4a16      	ldr	r2, [pc, #88]	; (8000ae4 <debug_uart_init+0x88>)
 8000a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a8e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 8000a90:	4b14      	ldr	r3, [pc, #80]	; (8000ae4 <debug_uart_init+0x88>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	4a13      	ldr	r2, [pc, #76]	; (8000ae4 <debug_uart_init+0x88>)
 8000a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a9a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 8000a9c:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <debug_uart_init+0x88>)
 8000a9e:	6a1b      	ldr	r3, [r3, #32]
 8000aa0:	4a10      	ldr	r2, [pc, #64]	; (8000ae4 <debug_uart_init+0x88>)
 8000aa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000aa6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <debug_uart_init+0x88>)
 8000aaa:	6a1b      	ldr	r3, [r3, #32]
 8000aac:	4a0d      	ldr	r2, [pc, #52]	; (8000ae4 <debug_uart_init+0x88>)
 8000aae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ab2:	6213      	str	r3, [r2, #32]

	/*Enable clock access to USART2*/
	RCC->APB1ENR |= UART2EN;
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <debug_uart_init+0x84>)
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab8:	4a09      	ldr	r2, [pc, #36]	; (8000ae0 <debug_uart_init+0x84>)
 8000aba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000abe:	6413      	str	r3, [r2, #64]	; 0x40

	/*Configure USART baud rate*/
	uart_set_baudrate(APB1_CLK, DBG_UART_BAUDRATE);
 8000ac0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000ac4:	4808      	ldr	r0, [pc, #32]	; (8000ae8 <debug_uart_init+0x8c>)
 8000ac6:	f000 f827 	bl	8000b18 <uart_set_baudrate>

	/*Configure transfer direction*/
	USART2->CR1 = CR1_TE;
 8000aca:	4b08      	ldr	r3, [pc, #32]	; (8000aec <debug_uart_init+0x90>)
 8000acc:	2208      	movs	r2, #8
 8000ace:	601a      	str	r2, [r3, #0]

	/*Enable USART module*/
	USART2->CR1 |= CR1_UE;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <debug_uart_init+0x90>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a05      	ldr	r2, [pc, #20]	; (8000aec <debug_uart_init+0x90>)
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	6013      	str	r3, [r2, #0]
}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40020000 	.word	0x40020000
 8000ae8:	00f42400 	.word	0x00f42400
 8000aec:	40004400 	.word	0x40004400

08000af0 <compute_uart_bd>:
	/*Write to transmit data register*/
	USART2->TDR = (ch & 0xFF);
}

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	085a      	lsrs	r2, r3, #1
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	441a      	add	r2, r3
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b08:	b29b      	uxth	r3, r3
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
	...

08000b18 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk, baudrate);
 8000b22:	6839      	ldr	r1, [r7, #0]
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff ffe3 	bl	8000af0 <compute_uart_bd>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b03      	ldr	r3, [pc, #12]	; (8000b3c <uart_set_baudrate+0x24>)
 8000b30:	60da      	str	r2, [r3, #12]
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40004400 	.word	0x40004400

08000b40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b40:	480d      	ldr	r0, [pc, #52]	; (8000b78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b42:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b44:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b48:	480c      	ldr	r0, [pc, #48]	; (8000b7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b4a:	490d      	ldr	r1, [pc, #52]	; (8000b80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b4c:	4a0d      	ldr	r2, [pc, #52]	; (8000b84 <LoopForever+0xe>)
  movs r3, #0
 8000b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b50:	e002      	b.n	8000b58 <LoopCopyDataInit>

08000b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b56:	3304      	adds	r3, #4

08000b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b5c:	d3f9      	bcc.n	8000b52 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5e:	4a0a      	ldr	r2, [pc, #40]	; (8000b88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b60:	4c0a      	ldr	r4, [pc, #40]	; (8000b8c <LoopForever+0x16>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b64:	e001      	b.n	8000b6a <LoopFillZerobss>

08000b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b68:	3204      	adds	r2, #4

08000b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b6c:	d3fb      	bcc.n	8000b66 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b6e:	f000 f811 	bl	8000b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b72:	f7ff fbf7 	bl	8000364 <main>

08000b76 <LoopForever>:

LoopForever:
  b LoopForever
 8000b76:	e7fe      	b.n	8000b76 <LoopForever>
  ldr   r0, =_estack
 8000b78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b80:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000b84:	08000bfc 	.word	0x08000bfc
  ldr r2, =_sbss
 8000b88:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000b8c:	20000070 	.word	0x20000070

08000b90 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b90:	e7fe      	b.n	8000b90 <ADC_IRQHandler>
	...

08000b94 <__libc_init_array>:
 8000b94:	b570      	push	{r4, r5, r6, lr}
 8000b96:	4d0d      	ldr	r5, [pc, #52]	; (8000bcc <__libc_init_array+0x38>)
 8000b98:	4c0d      	ldr	r4, [pc, #52]	; (8000bd0 <__libc_init_array+0x3c>)
 8000b9a:	1b64      	subs	r4, r4, r5
 8000b9c:	10a4      	asrs	r4, r4, #2
 8000b9e:	2600      	movs	r6, #0
 8000ba0:	42a6      	cmp	r6, r4
 8000ba2:	d109      	bne.n	8000bb8 <__libc_init_array+0x24>
 8000ba4:	4d0b      	ldr	r5, [pc, #44]	; (8000bd4 <__libc_init_array+0x40>)
 8000ba6:	4c0c      	ldr	r4, [pc, #48]	; (8000bd8 <__libc_init_array+0x44>)
 8000ba8:	f000 f818 	bl	8000bdc <_init>
 8000bac:	1b64      	subs	r4, r4, r5
 8000bae:	10a4      	asrs	r4, r4, #2
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	42a6      	cmp	r6, r4
 8000bb4:	d105      	bne.n	8000bc2 <__libc_init_array+0x2e>
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bbc:	4798      	blx	r3
 8000bbe:	3601      	adds	r6, #1
 8000bc0:	e7ee      	b.n	8000ba0 <__libc_init_array+0xc>
 8000bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bc6:	4798      	blx	r3
 8000bc8:	3601      	adds	r6, #1
 8000bca:	e7f2      	b.n	8000bb2 <__libc_init_array+0x1e>
 8000bcc:	08000bf4 	.word	0x08000bf4
 8000bd0:	08000bf4 	.word	0x08000bf4
 8000bd4:	08000bf4 	.word	0x08000bf4
 8000bd8:	08000bf8 	.word	0x08000bf8

08000bdc <_init>:
 8000bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bde:	bf00      	nop
 8000be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000be2:	bc08      	pop	{r3}
 8000be4:	469e      	mov	lr, r3
 8000be6:	4770      	bx	lr

08000be8 <_fini>:
 8000be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bea:	bf00      	nop
 8000bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bee:	bc08      	pop	{r3}
 8000bf0:	469e      	mov	lr, r3
 8000bf2:	4770      	bx	lr
