<stg><name>runge_kutta_45_Pipeline_VITIS_LOOP_155_1</name>


<trans_list>

<trans id="145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg3368 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg3368"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 12288, void @empty_22, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %trunc_ln2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln2

]]></Node>
<StgValue><ssdm name="trunc_ln2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %yy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yy

]]></Node>
<StgValue><ssdm name="yy_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 0, i64 %shiftreg3368

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_8 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:3 %icmp_ln155 = icmp_eq  i3 %i_8, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:5 %add_ln155 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln155 = br i1 %icmp_ln155, void %for.inc.split, void %for.end_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3">
<![CDATA[
for.inc.split:4 %empty_63 = trunc i3 %i_8

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i_8, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:1 %and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="6">
<![CDATA[
:2 %zext_ln156 = zext i6 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln156 = add i64 %zext_ln156, i64 %yy_read

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln156_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln156, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln156_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %add_ln156_1 = add i6 %and_ln, i6 %trunc_ln2_read

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:43 %store_ln155 = store i3 %add_ln155, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="58">
<![CDATA[
:5 %sext_ln156 = sext i58 %trunc_ln156_2

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:6 %X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="X_BUS_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="44" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:7 %X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="X_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="45" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:8 %X_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="X_BUS_addr_read"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
for.end_ifconv.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %shiftreg3368_load = load i64 %shiftreg3368

]]></Node>
<StgValue><ssdm name="shiftreg3368_load"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="64">
<![CDATA[
for.inc.split:1 %shiftreg3368_cast = zext i64 %shiftreg3368_load

]]></Node>
<StgValue><ssdm name="shiftreg3368_cast"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:2 %i_cast128 = zext i3 %i_8

]]></Node>
<StgValue><ssdm name="i_cast128"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %yy_loc_V_addr = getelementptr i80 %yy_loc_V, i64 0, i64 %i_cast128

]]></Node>
<StgValue><ssdm name="yy_loc_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:6 %br_ln156 = br i1 %empty_63, void, void %for.inc.split._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:10 %shl_ln156_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln156_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln156_1"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="9">
<![CDATA[
:11 %zext_ln156_1 = zext i9 %shl_ln156_1

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:12 %lshr_ln156 = lshr i512 %X_BUS_addr_read, i512 %zext_ln156_1

]]></Node>
<StgValue><ssdm name="lshr_ln156"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="512">
<![CDATA[
:13 %trunc_ln156 = trunc i512 %lshr_ln156

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="empty_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln156 = br void %for.inc.split._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:0 %empty = phi i128 %trunc_ln156, void, i128 %shiftreg3368_cast, void %for.inc.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="128">
<![CDATA[
for.inc.split._crit_edge_ifconv:1 %trunc_ln156_1 = trunc i128 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln156_1"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:2 %trunc_ln590_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln590_4"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:3 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %empty, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:4 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %empty, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:5 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="52" op_0_bw="128">
<![CDATA[
for.inc.split._crit_edge_ifconv:6 %trunc_ln600 = trunc i128 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split._crit_edge_ifconv:7 %p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split._crit_edge_ifconv:8 %zext_ln604 = zext i53 %p_Result_31

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:9 %man_V_1 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:10 %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split._crit_edge_ifconv:11 %icmp_ln606 = icmp_eq  i63 %trunc_ln156_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:12 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:13 %icmp_ln616 = icmp_sgt  i12 %F2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:14 %add_ln616 = add i12 %F2, i12 4036

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:15 %sub_ln616 = sub i12 60, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:16 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:17 %icmp_ln617 = icmp_eq  i12 %F2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="80" op_0_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:18 %sext_ln618 = sext i54 %man_V_2

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:19 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:20 %icmp_ln638 = icmp_ult  i12 %sh_amt, i12 80

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:21 %sext_ln639 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln639"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="80" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:22 %zext_ln639 = zext i32 %sext_ln639

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.inc.split._crit_edge_ifconv:23 %shl_ln639 = shl i80 %sext_ln618, i80 %zext_ln639

]]></Node>
<StgValue><ssdm name="shl_ln639"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.inc.split._crit_edge_ifconv:24 %select_ln638 = select i1 %icmp_ln638, i80 %shl_ln639, i80 0

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:25 %zext_ln621 = zext i32 %sext_ln639

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:26 %ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="ashr_ln621"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="80" op_0_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:27 %sext_ln621 = sext i54 %ashr_ln621

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:28 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %empty, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:29 %select_ln606_1 = select i1 %tmp, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="select_ln606_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:30 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:31 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:32 %select_ln617 = select i1 %and_ln617, i54 %man_V_2, i54 %select_ln606_1

]]></Node>
<StgValue><ssdm name="select_ln617"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="80" op_0_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:33 %sext_ln617 = sext i54 %select_ln617

]]></Node>
<StgValue><ssdm name="sext_ln617"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:34 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:35 %or_ln616 = or i1 %or_ln617, i1 %icmp_ln616

]]></Node>
<StgValue><ssdm name="or_ln616"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.inc.split._crit_edge_ifconv:36 %select_ln616 = select i1 %or_ln616, i80 %sext_ln617, i80 %select_ln638

]]></Node>
<StgValue><ssdm name="select_ln616"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:37 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:38 %and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln620"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:39 %and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616

]]></Node>
<StgValue><ssdm name="and_ln620_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.inc.split._crit_edge_ifconv:40 %select_ln620 = select i1 %and_ln620_1, i80 %sext_ln621, i80 %select_ln616

]]></Node>
<StgValue><ssdm name="select_ln620"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.inc.split._crit_edge_ifconv:41 %select_ln606 = select i1 %icmp_ln606, i80 0, i80 %select_ln620

]]></Node>
<StgValue><ssdm name="select_ln606"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="80" op_1_bw="14">
<![CDATA[
for.inc.split._crit_edge_ifconv:42 %store_ln156 = store i80 %select_ln606, i14 %yy_loc_V_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:44 %store_ln155 = store i64 %trunc_ln590_4, i64 %shiftreg3368

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:45 %br_ln155 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
