Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:28:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_fdtd_2d_optimized_timing_summary_routed.rpt -pb kernel_fdtd_2d_optimized_timing_summary_routed.pb -rpx kernel_fdtd_2d_optimized_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_fdtd_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 386 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 310 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.802      -17.604                    128                 7605        0.050        0.000                      0                 7605        0.470        0.000                       0                  5296  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.802      -17.604                    128                 7605        0.050        0.000                      0                 7605        0.470        0.000                       0                  5296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          128  Failing Endpoints,  Worst Slack       -0.802ns,  Total Violation      -17.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.802ns  (required time - arrival time)
  Source:                 xf_V_reg_1739_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clz_V_reg_1770_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.587ns (17.767%)  route 2.717ns (82.233%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    ap_clk
    SLICE_X11Y164        FDRE                                         r  xf_V_reg_1739_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  xf_V_reg_1739_reg[43]/Q
                         net (fo=11, routed)          0.499     1.440    new_mant_V_6_fu_1134_p4[41]
    SLICE_X9Y165         LUT2 (Prop_lut2_I1_O)        0.053     1.493 r  clz_V_reg_1770[5]_i_6/O
                         net (fo=1, routed)           0.469     1.962    clz_V_reg_1770[5]_i_6_n_6
    SLICE_X10Y165        LUT6 (Prop_lut6_I1_O)        0.053     2.015 f  clz_V_reg_1770[5]_i_2/O
                         net (fo=10, routed)          0.348     2.363    clz_V_reg_1770[5]_i_2_n_6
    SLICE_X9Y165         LUT6 (Prop_lut6_I0_O)        0.053     2.416 r  clz_V_reg_1770[5]_i_1/O
                         net (fo=3, routed)           0.664     3.080    clz_V_reg_1770[5]_i_1_n_6
    SLICE_X9Y163         LUT6 (Prop_lut6_I5_O)        0.053     3.133 f  clz_V_reg_1770[1]_i_7/O
                         net (fo=1, routed)           0.418     3.551    clz_V_reg_1770[1]_i_7_n_6
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.053     3.604 f  clz_V_reg_1770[1]_i_2/O
                         net (fo=1, routed)           0.319     3.923    clz_V_reg_1770[1]_i_2_n_6
    SLICE_X8Y164         LUT6 (Prop_lut6_I2_O)        0.053     3.976 r  clz_V_reg_1770[1]_i_1/O
                         net (fo=1, routed)           0.000     3.976    clz_V_reg_1770[1]_i_1_n_6
    SLICE_X8Y164         FDRE                                         r  clz_V_reg_1770_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    ap_clk
    SLICE_X8Y164         FDRE                                         r  clz_V_reg_1770_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X8Y164         FDRE (Setup_fdre_C_D)        0.071     3.174    clz_V_reg_1770_reg[1]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 xf_V_reg_1739_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clz_V_reg_1770_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.587ns (18.157%)  route 2.646ns (81.843%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    ap_clk
    SLICE_X11Y164        FDRE                                         r  xf_V_reg_1739_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  xf_V_reg_1739_reg[47]/Q
                         net (fo=10, routed)          0.606     1.547    new_mant_V_6_fu_1134_p4[45]
    SLICE_X10Y162        LUT4 (Prop_lut4_I0_O)        0.053     1.600 f  clz_V_reg_1770[5]_i_5_replica/O
                         net (fo=3, routed)           0.477     2.077    clz_V_reg_1770[5]_i_5_n_6_repN
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.053     2.130 f  clz_V_reg_1770[0]_i_17/O
                         net (fo=4, routed)           0.380     2.510    clz_V_reg_1770[0]_i_17_n_6
    SLICE_X10Y164        LUT6 (Prop_lut6_I0_O)        0.053     2.563 f  clz_V_reg_1770[0]_i_16/O
                         net (fo=1, routed)           0.450     3.013    clz_V_reg_1770[0]_i_16_n_6
    SLICE_X12Y164        LUT6 (Prop_lut6_I5_O)        0.053     3.066 f  clz_V_reg_1770[0]_i_9/O
                         net (fo=1, routed)           0.212     3.278    clz_V_reg_1770[0]_i_9_n_6
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.053     3.331 r  clz_V_reg_1770[0]_i_3/O
                         net (fo=1, routed)           0.521     3.852    clz_V_reg_1770[0]_i_3_n_6
    SLICE_X14Y165        LUT6 (Prop_lut6_I1_O)        0.053     3.905 r  clz_V_reg_1770[0]_i_1/O
                         net (fo=1, routed)           0.000     3.905    clz_V_reg_1770[0]_i_1_n_6
    SLICE_X14Y165        FDRE                                         r  clz_V_reg_1770_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    ap_clk
    SLICE_X14Y165        FDRE                                         r  clz_V_reg_1770_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y165        FDRE (Setup_fdre_C_D)        0.072     3.175    clz_V_reg_1770_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 xf_V_reg_1739_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clz_V_reg_1770_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.587ns (18.647%)  route 2.561ns (81.353%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    ap_clk
    SLICE_X11Y164        FDRE                                         r  xf_V_reg_1739_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  xf_V_reg_1739_reg[47]/Q
                         net (fo=10, routed)          0.606     1.547    new_mant_V_6_fu_1134_p4[45]
    SLICE_X10Y162        LUT4 (Prop_lut4_I0_O)        0.053     1.600 f  clz_V_reg_1770[5]_i_5_replica/O
                         net (fo=3, routed)           0.477     2.077    clz_V_reg_1770[5]_i_5_n_6_repN
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.053     2.130 f  clz_V_reg_1770[0]_i_17/O
                         net (fo=4, routed)           0.427     2.557    clz_V_reg_1770[0]_i_17_n_6
    SLICE_X8Y164         LUT5 (Prop_lut5_I4_O)        0.053     2.610 r  clz_V_reg_1770[2]_i_10/O
                         net (fo=1, routed)           0.344     2.953    clz_V_reg_1770[2]_i_10_n_6
    SLICE_X8Y163         LUT6 (Prop_lut6_I0_O)        0.053     3.006 r  clz_V_reg_1770[2]_i_8/O
                         net (fo=1, routed)           0.246     3.252    clz_V_reg_1770[2]_i_8_n_6
    SLICE_X9Y165         LUT6 (Prop_lut6_I2_O)        0.053     3.305 f  clz_V_reg_1770[2]_i_5/O
                         net (fo=1, routed)           0.462     3.767    clz_V_reg_1770[2]_i_5_n_6
    SLICE_X9Y165         LUT6 (Prop_lut6_I4_O)        0.053     3.820 r  clz_V_reg_1770[2]_i_1/O
                         net (fo=1, routed)           0.000     3.820    clz_V_reg_1770[2]_i_1_n_6
    SLICE_X9Y165         FDRE                                         r  clz_V_reg_1770_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    ap_clk
    SLICE_X9Y165         FDRE                                         r  clz_V_reg_1770_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y165         FDRE (Setup_fdre_C_D)        0.035     3.138    clz_V_reg_1770_reg[2]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.535ns  (required time - arrival time)
  Source:                 xf_V_reg_1739_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clz_V_reg_1770_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.534ns (17.584%)  route 2.503ns (82.416%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    ap_clk
    SLICE_X11Y159        FDRE                                         r  xf_V_reg_1739_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  xf_V_reg_1739_reg[26]/Q
                         net (fo=7, routed)           0.489     1.430    new_mant_V_6_fu_1134_p4[24]
    SLICE_X10Y161        LUT4 (Prop_lut4_I2_O)        0.053     1.483 r  clz_V_reg_1770[5]_i_8/O
                         net (fo=3, routed)           0.582     2.065    clz_V_reg_1770[5]_i_8_n_6
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.053     2.118 f  clz_V_reg_1770[4]_i_2/O
                         net (fo=5, routed)           0.500     2.619    clz_V_reg_1770[4]_i_2_n_6
    SLICE_X10Y163        LUT6 (Prop_lut6_I3_O)        0.053     2.672 f  clz_V_reg_1770[0]_i_7/O
                         net (fo=5, routed)           0.505     3.177    clz_V_reg_1770[0]_i_7_n_6
    SLICE_X10Y159        LUT3 (Prop_lut3_I2_O)        0.053     3.230 f  clz_V_reg_1770[3]_i_2/O
                         net (fo=1, routed)           0.426     3.656    clz_V_reg_1770[3]_i_2_n_6
    SLICE_X10Y162        LUT6 (Prop_lut6_I3_O)        0.053     3.709 r  clz_V_reg_1770[3]_i_1/O
                         net (fo=1, routed)           0.000     3.709    clz_V_reg_1770[3]_i_1_n_6
    SLICE_X10Y162        FDRE                                         r  clz_V_reg_1770_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    ap_clk
    SLICE_X10Y162        FDRE                                         r  clz_V_reg_1770_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)        0.071     3.174    clz_V_reg_1770_reg[3]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                 -0.535    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.586ns (55.312%)  route 1.281ns (44.688%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X3Y156         FDRE                                         r  grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/Q
                         net (fo=4, routed)           0.457     1.375    grp_operator_double_div1_fu_388/p_cast_cast_reg_711[2]
    SLICE_X3Y157         LUT3 (Prop_lut3_I2_O)        0.153     1.528 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[10]_i_15/O
                         net (fo=1, routed)           0.000     1.528    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[10]_i_15_n_6
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.852 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.852    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_8_n_6
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.946 f  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.424     2.370    grp_operator_double_div1_fu_388/tmp_s_fu_230_p2
    SLICE_X5Y156         LUT6 (Prop_lut6_I5_O)        0.152     2.522 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[3]_i_2/O
                         net (fo=1, routed)           0.400     2.922    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[3]_i_2_n_6
    SLICE_X4Y157         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.268 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.268    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[3]_i_1_n_6
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.326 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[7]_i_1_n_6
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.539 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.539    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_1_n_12
    SLICE_X4Y159         FDRE                                         r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X4Y159         FDRE                                         r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X4Y159         FDRE (Setup_fdre_C_D)        0.051     3.154    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[9]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 grp_operator_double_div1_fu_388/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.534ns (18.989%)  route 2.278ns (81.011%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X7Y152         FDRE                                         r  grp_operator_double_div1_fu_388/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_operator_double_div1_fu_388/ap_CS_fsm_reg[23]/Q
                         net (fo=11, routed)          0.565     1.506    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][4]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.053     1.559 f  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_37/O
                         net (fo=3, routed)           0.356     1.915    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_5
    SLICE_X7Y152         LUT6 (Prop_lut6_I5_O)        0.053     1.968 r  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_33/O
                         net (fo=1, routed)           0.558     2.526    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_33_n_6
    SLICE_X7Y149         LUT5 (Prop_lut5_I1_O)        0.053     2.579 f  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.306     2.885    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_6
    SLICE_X7Y149         LUT5 (Prop_lut5_I4_O)        0.053     2.938 r  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.493     3.431    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_18_reg_878_reg[2][0]
    SLICE_X4Y151         LUT5 (Prop_lut5_I1_O)        0.053     3.484 r  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.484    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_6
    SLICE_X4Y151         FDRE                                         r  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/ap_clk
    SLICE_X4Y151         FDRE                                         r  grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X4Y151         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_operator_double_div1_fu_388/grp_lut_div5_chunk_fu_138/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 in_assign_2_reg_1712_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_1739_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.532ns (56.977%)  route 1.157ns (43.023%))
  Logic Levels:           14  (CARRY4=13 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    ap_clk
    SLICE_X10Y153        FDRE                                         r  in_assign_2_reg_1712_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  in_assign_2_reg_1712_reg[0]/Q
                         net (fo=4, routed)           0.317     1.297    p_shl_i_fu_1035_p3[3]
    SLICE_X10Y153        LUT1 (Prop_lut1_I0_O)        0.053     1.350 r  xf_V_reg_1739[4]_i_2/O
                         net (fo=1, routed)           0.387     1.737    xf_V_reg_1739[4]_i_2_n_6
    SLICE_X11Y153        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     2.083 r  xf_V_reg_1739_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.083    xf_V_reg_1739_reg[4]_i_1_n_6
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.141 r  xf_V_reg_1739_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.141    xf_V_reg_1739_reg[8]_i_1_n_6
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.199 r  xf_V_reg_1739_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.199    xf_V_reg_1739_reg[12]_i_1_n_6
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.257 r  xf_V_reg_1739_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    xf_V_reg_1739_reg[16]_i_1_n_6
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.315 r  xf_V_reg_1739_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    xf_V_reg_1739_reg[20]_i_1_n_6
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.373 r  xf_V_reg_1739_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.373    xf_V_reg_1739_reg[24]_i_1_n_6
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.431 r  xf_V_reg_1739_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.431    xf_V_reg_1739_reg[28]_i_1_n_6
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.489 r  xf_V_reg_1739_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    xf_V_reg_1739_reg[32]_i_1_n_6
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.547 r  xf_V_reg_1739_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    xf_V_reg_1739_reg[36]_i_1_n_6
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.605 r  xf_V_reg_1739_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.605    xf_V_reg_1739_reg[40]_i_1_n_6
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.663 r  xf_V_reg_1739_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    xf_V_reg_1739_reg[44]_i_1_n_6
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.721 r  xf_V_reg_1739_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.721    xf_V_reg_1739_reg[48]_i_1_n_6
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     2.908 r  xf_V_reg_1739_reg[52]_i_1/O[3]
                         net (fo=2, routed)           0.452     3.361    xf_V_fu_1047_p2[52]
    SLICE_X10Y165        FDRE                                         r  xf_V_reg_1739_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    ap_clk
    SLICE_X10Y165        FDRE                                         r  xf_V_reg_1739_reg[52]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)       -0.085     3.018    xf_V_reg_1739_reg[52]
  -------------------------------------------------------------------
                         required time                          3.018    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 1.528ns (54.389%)  route 1.281ns (45.611%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X3Y156         FDRE                                         r  grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/Q
                         net (fo=4, routed)           0.457     1.375    grp_operator_double_div1_fu_388/p_cast_cast_reg_711[2]
    SLICE_X3Y157         LUT3 (Prop_lut3_I2_O)        0.153     1.528 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[10]_i_15/O
                         net (fo=1, routed)           0.000     1.528    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[10]_i_15_n_6
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.852 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.852    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_8_n_6
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.946 f  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.424     2.370    grp_operator_double_div1_fu_388/tmp_s_fu_230_p2
    SLICE_X5Y156         LUT6 (Prop_lut6_I5_O)        0.152     2.522 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[3]_i_2/O
                         net (fo=1, routed)           0.400     2.922    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[3]_i_2_n_6
    SLICE_X4Y157         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.268 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.268    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[3]_i_1_n_6
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.481 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.481    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[7]_i_1_n_12
    SLICE_X4Y158         FDRE                                         r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X4Y158         FDRE                                         r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X4Y158         FDRE (Setup_fdre_C_D)        0.051     3.154    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[5]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 in_assign_2_reg_1712_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_1739_reg[46]_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 1.500ns (57.471%)  route 1.110ns (42.529%))
  Logic Levels:           13  (CARRY4=12 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    ap_clk
    SLICE_X10Y153        FDRE                                         r  in_assign_2_reg_1712_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  in_assign_2_reg_1712_reg[0]/Q
                         net (fo=4, routed)           0.317     1.297    p_shl_i_fu_1035_p3[3]
    SLICE_X10Y153        LUT1 (Prop_lut1_I0_O)        0.053     1.350 r  xf_V_reg_1739[4]_i_2/O
                         net (fo=1, routed)           0.387     1.737    xf_V_reg_1739[4]_i_2_n_6
    SLICE_X11Y153        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     2.083 r  xf_V_reg_1739_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.083    xf_V_reg_1739_reg[4]_i_1_n_6
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.141 r  xf_V_reg_1739_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.141    xf_V_reg_1739_reg[8]_i_1_n_6
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.199 r  xf_V_reg_1739_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.199    xf_V_reg_1739_reg[12]_i_1_n_6
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.257 r  xf_V_reg_1739_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    xf_V_reg_1739_reg[16]_i_1_n_6
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.315 r  xf_V_reg_1739_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    xf_V_reg_1739_reg[20]_i_1_n_6
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.373 r  xf_V_reg_1739_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.373    xf_V_reg_1739_reg[24]_i_1_n_6
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.431 r  xf_V_reg_1739_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.431    xf_V_reg_1739_reg[28]_i_1_n_6
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.489 r  xf_V_reg_1739_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    xf_V_reg_1739_reg[32]_i_1_n_6
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.547 r  xf_V_reg_1739_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    xf_V_reg_1739_reg[36]_i_1_n_6
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.605 r  xf_V_reg_1739_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.605    xf_V_reg_1739_reg[40]_i_1_n_6
    SLICE_X11Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.663 r  xf_V_reg_1739_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    xf_V_reg_1739_reg[44]_i_1_n_6
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.876 r  xf_V_reg_1739_reg[48]_i_1/O[1]
                         net (fo=2, routed)           0.406     3.282    xf_V_fu_1047_p2[46]
    SLICE_X9Y164         FDRE                                         r  xf_V_reg_1739_reg[46]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    ap_clk
    SLICE_X9Y164         FDRE                                         r  xf_V_reg_1739_reg[46]_replica/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y164         FDRE (Setup_fdre_C_D)       -0.144     2.959    xf_V_reg_1739_reg[46]_replica
  -------------------------------------------------------------------
                         required time                          2.959    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 1.512ns (54.128%)  route 1.281ns (45.872%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.672     0.672    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X3Y156         FDRE                                         r  grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  grp_operator_double_div1_fu_388/p_cast_cast_reg_711_reg[2]/Q
                         net (fo=4, routed)           0.457     1.375    grp_operator_double_div1_fu_388/p_cast_cast_reg_711[2]
    SLICE_X3Y157         LUT3 (Prop_lut3_I2_O)        0.153     1.528 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[10]_i_15/O
                         net (fo=1, routed)           0.000     1.528    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[10]_i_15_n_6
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.852 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.852    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_8_n_6
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.946 f  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.424     2.370    grp_operator_double_div1_fu_388/tmp_s_fu_230_p2
    SLICE_X5Y156         LUT6 (Prop_lut6_I5_O)        0.152     2.522 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[3]_i_2/O
                         net (fo=1, routed)           0.400     2.922    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752[3]_i_2_n_6
    SLICE_X4Y157         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.268 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.268    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[3]_i_1_n_6
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.326 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[7]_i_1_n_6
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.465 r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.465    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[10]_i_1_n_13
    SLICE_X4Y159         FDRE                                         r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5295, unset)         0.638     3.138    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X4Y159         FDRE                                         r  grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[8]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X4Y159         FDRE (Setup_fdre_C_D)        0.051     3.154    grp_operator_double_div1_fu_388/p_Repl2_1_reg_752_reg[8]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 new_mant_V_3_reg_1448_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][0]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X19Y150        FDRE                                         r  new_mant_V_3_reg_1448_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_3_reg_1448_reg[0]/Q
                         net (fo=2, routed)           0.067     0.450    kernel_fdtd_2d_opfYi_U16/Q[0]
    SLICE_X18Y150        SRL16E                                       r  kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][0]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U16/ap_clk
    SLICE_X18Y150        SRL16E                                       r  kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][0]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y150        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][0]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 new_mant_V_5_reg_1569_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][7]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.789%)  route 0.108ns (54.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X17Y147        FDRE                                         r  new_mant_V_5_reg_1569_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_5_reg_1569_reg[7]/Q
                         net (fo=2, routed)           0.108     0.482    kernel_fdtd_2d_opfYi_U18/Q[7]
    SLICE_X18Y146        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][7]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U18/ap_clk
    SLICE_X18Y146        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][7]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y146        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][7]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 new_mant_V_5_reg_1569_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][8]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.490%)  route 0.109ns (54.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X17Y147        FDRE                                         r  new_mant_V_5_reg_1569_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_5_reg_1569_reg[8]/Q
                         net (fo=2, routed)           0.109     0.483    kernel_fdtd_2d_opfYi_U18/Q[8]
    SLICE_X16Y147        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][8]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U18/ap_clk
    SLICE_X16Y147        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][8]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y147        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][8]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 new_mant_V_5_reg_1569_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][34]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.749%)  route 0.112ns (55.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X19Y156        FDRE                                         r  new_mant_V_5_reg_1569_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_5_reg_1569_reg[34]/Q
                         net (fo=2, routed)           0.112     0.487    kernel_fdtd_2d_opfYi_U18/Q[34]
    SLICE_X18Y157        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][34]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U18/ap_clk
    SLICE_X18Y157        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][34]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][34]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 new_mant_V_3_reg_1448_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][5]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.157%)  route 0.115ns (55.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X17Y149        FDRE                                         r  new_mant_V_3_reg_1448_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y149        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_3_reg_1448_reg[5]/Q
                         net (fo=2, routed)           0.115     0.489    kernel_fdtd_2d_opfYi_U16/Q[5]
    SLICE_X14Y149        SRL16E                                       r  kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][5]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U16/ap_clk
    SLICE_X14Y149        SRL16E                                       r  kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][5]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y149        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.414    kernel_fdtd_2d_opfYi_U16/dout_array_loop[3].dout_array_reg[3][5]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 new_mant_V_5_reg_1569_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][41]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.215%)  route 0.149ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X39Y157        FDRE                                         r  new_mant_V_5_reg_1569_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y157        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_5_reg_1569_reg[41]/Q
                         net (fo=2, routed)           0.149     0.532    kernel_fdtd_2d_opfYi_U18/Q[41]
    SLICE_X40Y157        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][41]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U18/ap_clk
    SLICE_X40Y157        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][41]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X40Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][41]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 new_mant_V_5_reg_1569_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][18]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.091ns (43.190%)  route 0.120ns (56.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    ap_clk
    SLICE_X23Y147        FDRE                                         r  new_mant_V_5_reg_1569_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_5_reg_1569_reg[18]/Q
                         net (fo=2, routed)           0.120     0.494    kernel_fdtd_2d_opfYi_U18/Q[18]
    SLICE_X22Y147        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][18]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opfYi_U18/ap_clk
    SLICE_X22Y147        SRL16E                                       r  kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][18]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X22Y147        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.414    kernel_fdtd_2d_opfYi_U18/dout_array_loop[3].dout_array_reg[3][18]_srl4___grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_opg8j_U19/dout_array_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_opg8j_U19/dout_array_loop[1].dout_array_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    kernel_fdtd_2d_opg8j_U19/ap_clk
    SLICE_X9Y175         FDRE                                         r  kernel_fdtd_2d_opg8j_U19/dout_array_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_fdtd_2d_opg8j_U19/dout_array_reg[0][46]/Q
                         net (fo=1, routed)           0.054     0.438    kernel_fdtd_2d_opg8j_U19/dout_array_reg[0]_6[46]
    SLICE_X8Y175         LUT2 (Prop_lut2_I0_O)        0.028     0.466 r  kernel_fdtd_2d_opg8j_U19/dout_array_loop[1].dout_array[1][46]_i_1__0/O
                         net (fo=1, routed)           0.000     0.466    kernel_fdtd_2d_opg8j_U19/dout_array_loop[1].dout_array[1][46]_i_1__0_n_6
    SLICE_X8Y175         FDRE                                         r  kernel_fdtd_2d_opg8j_U19/dout_array_loop[1].dout_array_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_opg8j_U19/ap_clk
    SLICE_X8Y175         FDRE                                         r  kernel_fdtd_2d_opg8j_U19/dout_array_loop[1].dout_array_reg[1][46]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y175         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_fdtd_2d_opg8j_U19/dout_array_loop[1].dout_array_reg[1][46]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 grp_operator_double_div1_fu_388/r_V_21_reg_777_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_operator_double_div1_fu_388/xf_V_7_reg_782_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X13Y139        FDRE                                         r  grp_operator_double_div1_fu_388/r_V_21_reg_777_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_operator_double_div1_fu_388/r_V_21_reg_777_reg[4]/Q
                         net (fo=1, routed)           0.055     0.439    grp_operator_double_div1_fu_388/r_V_21_reg_777[4]
    SLICE_X12Y139        LUT3 (Prop_lut3_I2_O)        0.028     0.467 r  grp_operator_double_div1_fu_388/xf_V_7_reg_782[4]_i_1/O
                         net (fo=1, routed)           0.000     0.467    grp_operator_double_div1_fu_388/xf_V_7_fu_353_p3[4]
    SLICE_X12Y139        FDRE                                         r  grp_operator_double_div1_fu_388/xf_V_7_reg_782_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    grp_operator_double_div1_fu_388/ap_clk
    SLICE_X12Y139        FDRE                                         r  grp_operator_double_div1_fu_388/xf_V_7_reg_782_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y139        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_operator_double_div1_fu_388/xf_V_7_reg_782_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 kernel_fdtd_2d_ophbi_U20/dout_array_loop[2].dout_array_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_fdtd_2d_ophbi_U20/dout_array_loop[3].dout_array_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.283     0.283    kernel_fdtd_2d_ophbi_U20/ap_clk
    SLICE_X11Y178        FDRE                                         r  kernel_fdtd_2d_ophbi_U20/dout_array_loop[2].dout_array_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_fdtd_2d_ophbi_U20/dout_array_loop[2].dout_array_reg[2][0]/Q
                         net (fo=1, routed)           0.055     0.439    kernel_fdtd_2d_ophbi_U20/dout_array_loop[2].dout_array_reg[2]_8[0]
    SLICE_X10Y178        LUT2 (Prop_lut2_I0_O)        0.028     0.467 r  kernel_fdtd_2d_ophbi_U20/dout_array_loop[3].dout_array[3][0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.467    kernel_fdtd_2d_ophbi_U20/dout_array_loop[3].dout_array[3][0]_i_1__1_n_6
    SLICE_X10Y178        FDRE                                         r  kernel_fdtd_2d_ophbi_U20/dout_array_loop[3].dout_array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5295, unset)         0.298     0.298    kernel_fdtd_2d_ophbi_U20/ap_clk
    SLICE_X10Y178        FDRE                                         r  kernel_fdtd_2d_ophbi_U20/dout_array_loop[3].dout_array_reg[3][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y178        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_fdtd_2d_ophbi_U20/dout_array_loop[3].dout_array_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X3Y70    kernel_fdtd_2d_opibs_U22/kernel_fdtd_2d_opibs_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y70    kernel_fdtd_2d_opibs_U23/kernel_fdtd_2d_opibs_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X2Y72    kernel_fdtd_2d_opibs_U21/kernel_fdtd_2d_opibs_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X23Y136  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X23Y136  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X16Y166  kernel_fdtd_2d_opg8j_U19/dout_array_loop[4].din1_cast_array_reg[4][0]_grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X10Y166  kernel_fdtd_2d_opg8j_U19/dout_array_loop[4].din1_cast_array_reg[4][1]_grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X16Y166  kernel_fdtd_2d_opg8j_U19/dout_array_loop[4].din1_cast_array_reg[4][2]_grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X10Y166  kernel_fdtd_2d_opg8j_U19/dout_array_loop[4].din1_cast_array_reg[4][3]_grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X10Y166  kernel_fdtd_2d_opg8j_U19/dout_array_loop[4].din1_cast_array_reg[4][4]_grp_operator_double_div1_fu_388_kernel_fdtd_2d_opcud_U10_dout_array_loop_r_2/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y140  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y145  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y145  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][17]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y145  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y140  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y141  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y145  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y145  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X40Y145  kernel_fdtd_2d_opdEe_U14/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]_srl2/CLK



