# compile verilog/system verilog design source files
verilog xil_defaultlib  "fourBitMultiplierSim_time_impl.v"
verilog xil_defaultlib  "../../../../Problem_4.srcs/sim_1/new/fourBitMultiplierSim.v"

# Do not sort compile order
nosort
