// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/03/2019 17:02:27"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cursor (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[6:0] HEX7;
output 	[6:0] HEX6;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[17:0] LEDR;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cursor_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \SW[16]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~1_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~4_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~2_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~9_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~1 ;
wire \VGA|controller|controller_translator|mem_address[7]~3 ;
wire \VGA|controller|controller_translator|mem_address[8]~5 ;
wire \VGA|controller|controller_translator|mem_address[9]~7 ;
wire \VGA|controller|controller_translator|mem_address[10]~9 ;
wire \VGA|controller|controller_translator|mem_address[11]~11 ;
wire \VGA|controller|controller_translator|mem_address[12]~13 ;
wire \VGA|controller|controller_translator|mem_address[13]~15 ;
wire \VGA|controller|controller_translator|mem_address[14]~17 ;
wire \VGA|controller|controller_translator|mem_address[15]~18_combout ;
wire \VGA|controller|controller_translator|Add0~15 ;
wire \VGA|controller|controller_translator|Add0~16_combout ;
wire \VGA|controller|controller_translator|mem_address[15]~19 ;
wire \VGA|controller|controller_translator|mem_address[16]~20_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \VGA|controller|controller_translator|mem_address[13]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[14]~16_combout ;
wire \DC|suit|LessThan1~0_combout ;
wire \DC|suit|Add0~3_combout ;
wire \DC|suit|Add0~1 ;
wire \DC|suit|Add0~5_combout ;
wire \DC|suit|Add0~7_combout ;
wire \DC|suit|Selector809~0_combout ;
wire \DC|suit|Add0~6 ;
wire \DC|suit|Add0~8_combout ;
wire \DC|suit|Add0~10_combout ;
wire \DC|suit|Selector808~0_combout ;
wire \DC|suit|Add0~9 ;
wire \DC|suit|Add0~11_combout ;
wire \DC|suit|Add0~13_combout ;
wire \DC|suit|Selector807~0_combout ;
wire \DC|suit|Add0~12 ;
wire \DC|suit|Add0~14_combout ;
wire \DC|suit|Add0~16_combout ;
wire \DC|suit|Selector806~0_combout ;
wire \DC|suit|Add0~15 ;
wire \DC|suit|Add0~17_combout ;
wire \DC|suit|Selector805~0_combout ;
wire \DC|suit|Selector805~1_combout ;
wire \DC|suit|Add0~18 ;
wire \DC|suit|Add0~19_combout ;
wire \DC|suit|Selector804~0_combout ;
wire \DC|suit|Selector804~1_combout ;
wire \DC|suit|Add0~20 ;
wire \DC|suit|Add0~21_combout ;
wire \DC|suit|Selector803~0_combout ;
wire \DC|suit|Selector803~1_combout ;
wire \DC|suit|LessThan0~1_combout ;
wire \DC|suit|Add0~4_combout ;
wire \DC|suit|Add0~0_combout ;
wire \DC|suit|Add0~2_combout ;
wire \DC|suit|Selector810~0_combout ;
wire \DC|suit|LessThan0~0_combout ;
wire \DC|suit|yOffset~0_combout ;
wire \DC|suit|Add1~0_combout ;
wire \DC|suit|Selector817~0_combout ;
wire \DC|suit|Add1~1 ;
wire \DC|suit|Add1~2_combout ;
wire \DC|suit|Selector816~0_combout ;
wire \DC|suit|Add1~3 ;
wire \DC|suit|Add1~4_combout ;
wire \DC|suit|Selector815~0_combout ;
wire \DC|suit|Add1~5 ;
wire \DC|suit|Add1~6_combout ;
wire \DC|suit|Selector814~0_combout ;
wire \DC|suit|Add1~7 ;
wire \DC|suit|Add1~8_combout ;
wire \DC|suit|Selector813~0_combout ;
wire \DC|suit|Add1~9 ;
wire \DC|suit|Add1~10_combout ;
wire \DC|suit|Selector812~0_combout ;
wire \DC|suit|Add1~11 ;
wire \DC|suit|Add1~12_combout ;
wire \DC|suit|Selector811~0_combout ;
wire \DC|suit|LessThan1~1_combout ;
wire \DC|suit|done~0_combout ;
wire \DC|suit|done~q ;
wire \FSM|Mux1~0_combout ;
wire \FSM|Mux1~1_combout ;
wire \FSM|current_state~1_combout ;
wire \FSM|current_state[2]~_Duplicate_1_q ;
wire \FSM|drawNum~0_combout ;
wire \FSM|drawNum~q ;
wire \DC|num|current_state~7_combout ;
wire \DC|num|current_state~8_combout ;
wire \DC|num|current_state.NO_DRAW~q ;
wire \DC|num|current_state~6_combout ;
wire \DC|num|current_state.LOAD~q ;
wire \DC|num|Selector1~0_combout ;
wire \DC|num|current_state.DRAW~q ;
wire \DC|num|Add1~3 ;
wire \DC|num|Add1~4_combout ;
wire \DC|num|Selector815~0_combout ;
wire \DC|num|Add1~5 ;
wire \DC|num|Add1~6_combout ;
wire \DC|num|Selector814~0_combout ;
wire \DC|num|Add1~7 ;
wire \DC|num|Add1~8_combout ;
wire \DC|num|Selector813~0_combout ;
wire \DC|num|Add1~9 ;
wire \DC|num|Add1~10_combout ;
wire \DC|num|Selector812~0_combout ;
wire \DC|num|Add1~11 ;
wire \DC|num|Add1~12_combout ;
wire \DC|num|Selector811~0_combout ;
wire \DC|num|LessThan1~1_combout ;
wire \DC|num|Add0~3_combout ;
wire \DC|num|Add0~6 ;
wire \DC|num|Add0~8_combout ;
wire \DC|num|Add0~10_combout ;
wire \DC|num|Selector808~0_combout ;
wire \DC|num|Add0~9 ;
wire \DC|num|Add0~11_combout ;
wire \DC|num|Add0~13_combout ;
wire \DC|num|Selector807~0_combout ;
wire \DC|num|Add0~12 ;
wire \DC|num|Add0~14_combout ;
wire \DC|num|Add0~16_combout ;
wire \DC|num|Selector806~0_combout ;
wire \DC|num|Add0~15 ;
wire \DC|num|Add0~17_combout ;
wire \DC|num|Selector805~0_combout ;
wire \DC|num|Selector805~1_combout ;
wire \DC|num|Add0~18 ;
wire \DC|num|Add0~19_combout ;
wire \DC|num|Selector804~0_combout ;
wire \DC|num|Selector804~1_combout ;
wire \DC|num|Add0~20 ;
wire \DC|num|Add0~21_combout ;
wire \DC|num|Selector803~0_combout ;
wire \DC|num|Selector803~1_combout ;
wire \DC|num|LessThan0~1_combout ;
wire \DC|num|Add0~4_combout ;
wire \DC|num|Add0~0_combout ;
wire \DC|num|Add0~2_combout ;
wire \DC|num|Selector810~0_combout ;
wire \DC|num|Add0~1 ;
wire \DC|num|Add0~5_combout ;
wire \DC|num|Add0~7_combout ;
wire \DC|num|Selector809~0_combout ;
wire \DC|num|LessThan0~0_combout ;
wire \DC|num|yOffset~0_combout ;
wire \DC|num|Add1~0_combout ;
wire \DC|num|Selector817~0_combout ;
wire \DC|num|Add1~1 ;
wire \DC|num|Add1~2_combout ;
wire \DC|num|Selector816~0_combout ;
wire \DC|num|LessThan1~0_combout ;
wire \DC|num|done~0_combout ;
wire \DC|num|done~q ;
wire \FSM|Mux2~0_combout ;
wire \FSM|Mux2~1_combout ;
wire \FSM|current_state~3_combout ;
wire \FSM|current_state[1]~_Duplicate_1_q ;
wire \FSM|drawBlank~0_combout ;
wire \FSM|drawBlank~q ;
wire \DC|blank|current_state~6_combout ;
wire \DC|blank|current_state.NO_DRAW~q ;
wire \DC|blank|Selector1~0_combout ;
wire \DC|blank|current_state.DRAW~q ;
wire \DC|blank|current_state~5_combout ;
wire \DC|blank|current_state.DONE~q ;
wire \DC|blank|Selector5~0_combout ;
wire \DC|blank|Add0~2_combout ;
wire \DC|blank|Add0~11 ;
wire \DC|blank|Add0~17_combout ;
wire \DC|blank|Add1~9 ;
wire \DC|blank|Add1~10_combout ;
wire \DC|blank|Selector11~0_combout ;
wire \DC|blank|LessThan1~0_combout ;
wire \DC|blank|Add1~11 ;
wire \DC|blank|Add1~12_combout ;
wire \DC|blank|Selector10~0_combout ;
wire \DC|blank|LessThan1~1_combout ;
wire \DC|blank|LessThan0~0_combout ;
wire \DC|blank|yOffset~0_combout ;
wire \DC|blank|Add1~0_combout ;
wire \DC|blank|Selector16~0_combout ;
wire \DC|blank|Add1~1 ;
wire \DC|blank|Add1~2_combout ;
wire \DC|blank|Selector15~0_combout ;
wire \DC|blank|Add1~3 ;
wire \DC|blank|Add1~4_combout ;
wire \DC|blank|Selector14~0_combout ;
wire \DC|blank|Add1~5 ;
wire \DC|blank|Add1~6_combout ;
wire \DC|blank|Selector13~0_combout ;
wire \DC|blank|Add1~7 ;
wire \DC|blank|Add1~8_combout ;
wire \DC|blank|Selector12~0_combout ;
wire \DC|blank|Add0~0_combout ;
wire \DC|blank|Selector4~3_combout ;
wire \DC|blank|Selector4~2_combout ;
wire \DC|blank|Add0~18 ;
wire \DC|blank|Add0~19_combout ;
wire \DC|blank|Selector3~2_combout ;
wire \DC|blank|Add0~20 ;
wire \DC|blank|Add0~21_combout ;
wire \DC|blank|Selector2~2_combout ;
wire \DC|blank|LessThan0~1_combout ;
wire \DC|blank|Add0~12_combout ;
wire \DC|blank|Add0~13_combout ;
wire \DC|blank|Selector9~0_combout ;
wire \DC|blank|Add0~3 ;
wire \DC|blank|Add0~4_combout ;
wire \DC|blank|Add0~14_combout ;
wire \DC|blank|Selector8~0_combout ;
wire \DC|blank|Add0~5 ;
wire \DC|blank|Add0~6_combout ;
wire \DC|blank|Add0~15_combout ;
wire \DC|blank|Selector7~0_combout ;
wire \DC|blank|Add0~7 ;
wire \DC|blank|Add0~8_combout ;
wire \DC|blank|Add0~16_combout ;
wire \DC|blank|Selector6~0_combout ;
wire \DC|blank|Add0~9 ;
wire \DC|blank|Add0~10_combout ;
wire \DC|blank|Selector5~1_combout ;
wire \DC|blank|Add0~1_combout ;
wire \DC|blank|Selector35~0_combout ;
wire \DC|blank|Selector35~1_combout ;
wire \DC|blank|done~q ;
wire \FSM|Mux3~0_combout ;
wire \FSM|Mux3~1_combout ;
wire \SW[17]~input_o ;
wire \FSM|Mux3~2_combout ;
wire \FSM|Mux3~3_combout ;
wire \FSM|current_state~0_combout ;
wire \FSM|current_state[0]~_Duplicate_1_q ;
wire \FSM|Mux0~0_combout ;
wire \FSM|current_state~2_combout ;
wire \FSM|current_state[3]~_Duplicate_1_q ;
wire \FSM|drawSuit~0_combout ;
wire \FSM|drawSuit~q ;
wire \DC|suit|current_state~7_combout ;
wire \DC|suit|current_state~8_combout ;
wire \DC|suit|current_state.NO_DRAW~q ;
wire \DC|suit|current_state~6_combout ;
wire \DC|suit|current_state.LOAD~q ;
wire \DC|suit|Selector1~0_combout ;
wire \DC|suit|current_state.DRAW~q ;
wire \DC|suit|Selector769~0_combout ;
wire \DC|suit|Selector766~0_combout ;
wire \DC|suit|Selector763~0_combout ;
wire \DC|suit|Selector759~0_combout ;
wire \DC|suit|Selector757~0_combout ;
wire \DC|suit|Selector754~0_combout ;
wire \DC|suit|Selector751~0_combout ;
wire \DC|suit|Selector748~0_combout ;
wire \DC|suit|Selector745~0_combout ;
wire \DC|suit|Selector742~0_combout ;
wire \DC|suit|Selector739~0_combout ;
wire \DC|suit|Selector736~0_combout ;
wire \DC|suit|Selector733~0_combout ;
wire \DC|suit|Selector730~0_combout ;
wire \DC|suit|Selector727~0_combout ;
wire \DC|suit|Selector724~0_combout ;
wire \DC|suit|Selector721~0_combout ;
wire \DC|suit|Selector718~0_combout ;
wire \DC|suit|Selector715~0_combout ;
wire \DC|suit|Selector712~0_combout ;
wire \DC|suit|Selector709~0_combout ;
wire \DC|suit|Selector706~0_combout ;
wire \DC|suit|Selector703~0_combout ;
wire \DC|suit|Selector700~0_combout ;
wire \DC|suit|Selector697~0_combout ;
wire \DC|suit|Selector694~0_combout ;
wire \DC|suit|Selector691~0_combout ;
wire \DC|suit|Selector688~0_combout ;
wire \DC|suit|Selector685~0_combout ;
wire \DC|suit|Selector682~0_combout ;
wire \DC|suit|Selector679~0_combout ;
wire \DC|suit|Selector676~0_combout ;
wire \DC|suit|Selector673~0_combout ;
wire \DC|suit|Selector669~0_combout ;
wire \DC|suit|Selector667~0_combout ;
wire \DC|suit|Selector664~0_combout ;
wire \DC|suit|Selector661~0_combout ;
wire \DC|suit|Selector658~0_combout ;
wire \DC|suit|Selector655~0_combout ;
wire \DC|suit|Selector652~0_combout ;
wire \DC|suit|Selector649~0_combout ;
wire \DC|suit|Selector646~0_combout ;
wire \DC|suit|Selector643~0_combout ;
wire \DC|suit|Selector640~0_combout ;
wire \DC|suit|Selector637~0_combout ;
wire \DC|suit|Selector634~0_combout ;
wire \DC|suit|Selector631~0_combout ;
wire \DC|suit|Selector628~0_combout ;
wire \DC|suit|Selector625~0_combout ;
wire \DC|suit|Selector622~0_combout ;
wire \DC|suit|Selector619~0_combout ;
wire \DC|suit|Selector616~0_combout ;
wire \DC|suit|Selector613~0_combout ;
wire \DC|suit|Selector610~0_combout ;
wire \DC|suit|Selector607~0_combout ;
wire \DC|suit|Selector604~0_combout ;
wire \DC|suit|Selector601~0_combout ;
wire \DC|suit|Selector598~0_combout ;
wire \DC|suit|Selector595~0_combout ;
wire \DC|suit|Selector592~0_combout ;
wire \DC|suit|Selector589~0_combout ;
wire \DC|suit|Selector586~0_combout ;
wire \DC|suit|Selector583~0_combout ;
wire \DC|suit|Selector580~0_combout ;
wire \DC|suit|Selector577~0_combout ;
wire \DC|suit|Selector574~0_combout ;
wire \DC|suit|Selector571~0_combout ;
wire \DC|suit|Selector568~0_combout ;
wire \DC|suit|Selector565~0_combout ;
wire \DC|suit|Selector562~0_combout ;
wire \DC|suit|Selector559~0_combout ;
wire \DC|suit|Selector556~0_combout ;
wire \DC|suit|Selector553~0_combout ;
wire \DC|suit|Selector550~0_combout ;
wire \DC|suit|Selector547~0_combout ;
wire \DC|suit|Selector544~0_combout ;
wire \DC|suit|Selector541~0_combout ;
wire \DC|suit|Selector538~0_combout ;
wire \DC|suit|Selector535~0_combout ;
wire \DC|suit|Selector532~0_combout ;
wire \DC|suit|Selector529~0_combout ;
wire \DC|suit|Selector526~0_combout ;
wire \DC|suit|Selector523~0_combout ;
wire \DC|suit|Selector520~0_combout ;
wire \DC|suit|Selector517~0_combout ;
wire \DC|suit|Selector514~0_combout ;
wire \DC|suit|Selector511~0_combout ;
wire \DC|suit|Selector508~0_combout ;
wire \DC|suit|Selector505~0_combout ;
wire \DC|suit|Selector502~0_combout ;
wire \DC|suit|Selector499~0_combout ;
wire \DC|suit|Selector496~0_combout ;
wire \DC|suit|Selector493~0_combout ;
wire \DC|suit|Selector490~0_combout ;
wire \DC|suit|Selector487~0_combout ;
wire \DC|suit|Selector484~0_combout ;
wire \DC|suit|Selector481~0_combout ;
wire \DC|suit|Selector478~0_combout ;
wire \DC|suit|Selector475~0_combout ;
wire \DC|suit|Selector472~0_combout ;
wire \DC|suit|Selector469~0_combout ;
wire \DC|suit|Selector466~0_combout ;
wire \DC|suit|Selector463~0_combout ;
wire \DC|suit|Selector460~0_combout ;
wire \DC|suit|Selector457~0_combout ;
wire \DC|suit|Selector454~0_combout ;
wire \DC|suit|Selector451~0_combout ;
wire \DC|suit|Selector448~0_combout ;
wire \DC|suit|Selector445~0_combout ;
wire \DC|suit|Selector442~0_combout ;
wire \DC|suit|Selector439~0_combout ;
wire \DC|suit|Selector436~0_combout ;
wire \DC|suit|Selector433~0_combout ;
wire \DC|suit|Selector430~0_combout ;
wire \DC|suit|Selector427~0_combout ;
wire \DC|suit|Selector424~0_combout ;
wire \DC|suit|Selector421~0_combout ;
wire \DC|suit|Selector418~0_combout ;
wire \DC|suit|Selector415~0_combout ;
wire \DC|suit|Selector412~0_combout ;
wire \DC|suit|Selector409~0_combout ;
wire \DC|suit|Selector406~0_combout ;
wire \DC|suit|Selector403~0_combout ;
wire \DC|suit|Selector400~0_combout ;
wire \DC|suit|Selector397~0_combout ;
wire \DC|suit|Selector394~0_combout ;
wire \DC|suit|Selector391~0_combout ;
wire \DC|suit|Selector388~0_combout ;
wire \DC|suit|Selector385~0_combout ;
wire \DC|suit|Selector382~0_combout ;
wire \DC|suit|Selector379~0_combout ;
wire \DC|suit|Selector376~0_combout ;
wire \DC|suit|Selector373~0_combout ;
wire \DC|suit|Selector370~0_combout ;
wire \DC|suit|Selector367~0_combout ;
wire \DC|suit|Selector364~0_combout ;
wire \DC|suit|Selector361~0_combout ;
wire \DC|suit|Selector358~0_combout ;
wire \DC|suit|Selector355~0_combout ;
wire \DC|suit|Selector352~0_combout ;
wire \DC|suit|Selector349~0_combout ;
wire \DC|suit|Selector346~0_combout ;
wire \DC|suit|Selector343~0_combout ;
wire \DC|suit|Selector340~0_combout ;
wire \DC|suit|Selector337~0_combout ;
wire \DC|suit|Selector334~0_combout ;
wire \DC|suit|Selector331~0_combout ;
wire \DC|suit|Selector328~0_combout ;
wire \DC|suit|Selector325~0_combout ;
wire \DC|suit|Selector322~0_combout ;
wire \DC|suit|Selector319~0_combout ;
wire \DC|suit|Selector316~0_combout ;
wire \DC|suit|Selector313~0_combout ;
wire \DC|suit|Selector310~0_combout ;
wire \DC|suit|Selector307~0_combout ;
wire \DC|suit|Selector304~0_combout ;
wire \DC|suit|Selector301~0_combout ;
wire \DC|suit|Selector298~0_combout ;
wire \DC|suit|Selector295~0_combout ;
wire \DC|suit|Selector292~0_combout ;
wire \DC|suit|Selector289~0_combout ;
wire \DC|suit|Selector286~0_combout ;
wire \DC|suit|Selector283~0_combout ;
wire \DC|suit|Selector280~0_combout ;
wire \DC|suit|Selector277~0_combout ;
wire \DC|suit|Selector274~0_combout ;
wire \DC|suit|Selector271~0_combout ;
wire \DC|suit|Selector268~0_combout ;
wire \DC|suit|Selector265~0_combout ;
wire \DC|suit|Selector262~0_combout ;
wire \DC|suit|Selector259~0_combout ;
wire \DC|suit|Selector256~0_combout ;
wire \DC|suit|Selector253~0_combout ;
wire \DC|suit|Selector250~0_combout ;
wire \DC|suit|Selector247~0_combout ;
wire \DC|suit|Selector244~0_combout ;
wire \DC|suit|Selector241~0_combout ;
wire \DC|suit|Selector238~0_combout ;
wire \DC|suit|Selector235~0_combout ;
wire \DC|suit|Selector232~0_combout ;
wire \DC|suit|Selector229~0_combout ;
wire \DC|suit|Selector226~0_combout ;
wire \DC|suit|Selector223~0_combout ;
wire \DC|suit|Selector220~0_combout ;
wire \DC|suit|Selector217~0_combout ;
wire \DC|suit|Selector214~0_combout ;
wire \DC|suit|Selector211~0_combout ;
wire \DC|suit|Selector208~0_combout ;
wire \DC|suit|Selector205~0_combout ;
wire \DC|suit|Selector202~0_combout ;
wire \DC|suit|Selector199~0_combout ;
wire \DC|suit|Selector196~0_combout ;
wire \DC|suit|Selector193~0_combout ;
wire \DC|suit|Selector190~0_combout ;
wire \DC|suit|Selector187~0_combout ;
wire \DC|suit|Selector184~0_combout ;
wire \DC|suit|Selector181~0_combout ;
wire \DC|suit|Selector178~0_combout ;
wire \DC|suit|Selector175~0_combout ;
wire \DC|suit|Selector172~0_combout ;
wire \DC|suit|Selector169~0_combout ;
wire \DC|suit|Selector166~0_combout ;
wire \DC|suit|Selector163~0_combout ;
wire \DC|suit|Selector160~0_combout ;
wire \DC|suit|Selector157~0_combout ;
wire \DC|suit|Selector154~0_combout ;
wire \DC|suit|Selector151~0_combout ;
wire \DC|suit|Selector148~0_combout ;
wire \DC|suit|Selector145~0_combout ;
wire \DC|suit|Selector142~0_combout ;
wire \DC|suit|Selector139~0_combout ;
wire \DC|suit|Selector136~0_combout ;
wire \DC|suit|Selector133~0_combout ;
wire \DC|suit|Selector130~0_combout ;
wire \DC|suit|Selector127~0_combout ;
wire \DC|suit|Selector124~0_combout ;
wire \DC|suit|Selector121~0_combout ;
wire \DC|suit|Selector118~0_combout ;
wire \DC|suit|Selector115~0_combout ;
wire \DC|suit|Selector112~0_combout ;
wire \DC|suit|Selector109~0_combout ;
wire \DC|suit|Selector106~0_combout ;
wire \DC|suit|Selector103~0_combout ;
wire \DC|suit|Selector100~0_combout ;
wire \DC|suit|Selector97~0_combout ;
wire \DC|suit|Selector94~0_combout ;
wire \DC|suit|Selector91~0_combout ;
wire \DC|suit|Selector88~0_combout ;
wire \DC|suit|Selector85~0_combout ;
wire \DC|suit|Selector82~0_combout ;
wire \DC|suit|Selector79~0_combout ;
wire \DC|suit|Selector76~0_combout ;
wire \DC|suit|Selector73~0_combout ;
wire \DC|suit|Selector70~0_combout ;
wire \DC|suit|Selector67~0_combout ;
wire \DC|suit|Selector64~0_combout ;
wire \DC|suit|Selector61~0_combout ;
wire \DC|suit|Selector58~0_combout ;
wire \DC|suit|Selector55~0_combout ;
wire \DC|suit|Selector52~0_combout ;
wire \DC|suit|Selector49~0_combout ;
wire \DC|suit|Selector46~0_combout ;
wire \DC|suit|Selector43~0_combout ;
wire \DC|suit|Selector40~0_combout ;
wire \DC|suit|Selector37~0_combout ;
wire \DC|suit|Selector34~0_combout ;
wire \DC|suit|Selector31~0_combout ;
wire \DC|suit|Selector28~0_combout ;
wire \DC|suit|Selector25~0_combout ;
wire \DC|suit|Selector22~0_combout ;
wire \DC|suit|Selector19~0_combout ;
wire \DC|suit|Selector16~0_combout ;
wire \DC|suit|Selector13~0_combout ;
wire \DC|suit|Selector10~0_combout ;
wire \DC|suit|Selector7~0_combout ;
wire \DC|suit|Selector4~0_combout ;
wire \DC|suit|Selector802~0_combout ;
wire \DC|cOut~0_combout ;
wire \DC|blank|Selector34~0_combout ;
wire \DC|yOut[4]~0_combout ;
wire \SW[7]~input_o ;
wire \DC|num|Selector777~0_combout ;
wire \DC|num|Add2~0_combout ;
wire \DC|num|Selector792~0_combout ;
wire \DC|Add2~0_combout ;
wire \DC|suit|Selector777~0_combout ;
wire \DC|suit|Add2~0_combout ;
wire \DC|suit|Selector792~0_combout ;
wire \DC|xOut~4_combout ;
wire \DC|blank|xReg~5_combout ;
wire \DC|blank|xReg[3]~1_combout ;
wire \DC|blank|Add2~0_combout ;
wire \DC|blank|Selector24~0_combout ;
wire \SW[8]~input_o ;
wire \DC|num|Selector776~0_combout ;
wire \DC|num|Add2~1 ;
wire \DC|num|Add2~2_combout ;
wire \DC|num|Selector791~0_combout ;
wire \DC|Add2~1 ;
wire \DC|Add2~2_combout ;
wire \DC|suit|Selector776~0_combout ;
wire \DC|suit|Add2~1 ;
wire \DC|suit|Add2~2_combout ;
wire \DC|suit|Selector791~0_combout ;
wire \DC|xOut~5_combout ;
wire \DC|blank|xReg~4_combout ;
wire \DC|blank|Add2~1 ;
wire \DC|blank|Add2~2_combout ;
wire \DC|blank|Selector23~0_combout ;
wire \SW[9]~input_o ;
wire \DC|Add0~0_combout ;
wire \DC|num|Selector775~0_combout ;
wire \DC|num|Add2~3 ;
wire \DC|num|Add2~4_combout ;
wire \DC|num|Selector790~0_combout ;
wire \DC|Add2~3 ;
wire \DC|Add2~4_combout ;
wire \DC|suit|Selector775~0_combout ;
wire \DC|suit|Add2~3 ;
wire \DC|suit|Add2~4_combout ;
wire \DC|suit|Selector790~0_combout ;
wire \DC|xOut~6_combout ;
wire \DC|blank|xReg~3_combout ;
wire \DC|blank|Add2~3 ;
wire \DC|blank|Add2~4_combout ;
wire \DC|blank|Selector22~0_combout ;
wire \SW[10]~input_o ;
wire \DC|Add0~1 ;
wire \DC|Add0~2_combout ;
wire \DC|num|Selector774~0_combout ;
wire \DC|num|Add2~5 ;
wire \DC|num|Add2~6_combout ;
wire \DC|num|Selector789~0_combout ;
wire \DC|Add2~5 ;
wire \DC|Add2~6_combout ;
wire \DC|suit|Selector774~0_combout ;
wire \DC|suit|Add2~5 ;
wire \DC|suit|Add2~6_combout ;
wire \DC|suit|Selector789~0_combout ;
wire \DC|xOut~7_combout ;
wire \DC|blank|xReg~2_combout ;
wire \DC|blank|Add2~5 ;
wire \DC|blank|Add2~6_combout ;
wire \DC|blank|Selector21~0_combout ;
wire \SW[11]~input_o ;
wire \DC|Add2~7 ;
wire \DC|Add2~8_combout ;
wire \DC|suit|Selector773~0_combout ;
wire \DC|suit|Add2~7 ;
wire \DC|suit|Add2~8_combout ;
wire \DC|suit|Selector788~0_combout ;
wire \DC|Add0~3 ;
wire \DC|Add0~4_combout ;
wire \DC|num|Selector773~0_combout ;
wire \DC|num|Add2~7 ;
wire \DC|num|Add2~8_combout ;
wire \DC|num|Selector788~0_combout ;
wire \DC|xOut~0_combout ;
wire \DC|blank|xReg~0_combout ;
wire \DC|blank|Add2~7 ;
wire \DC|blank|Add2~8_combout ;
wire \DC|blank|Selector20~0_combout ;
wire \SW[12]~input_o ;
wire \DC|Add2~9 ;
wire \DC|Add2~10_combout ;
wire \DC|suit|Selector772~0_combout ;
wire \DC|suit|Add2~9 ;
wire \DC|suit|Add2~10_combout ;
wire \DC|suit|Selector787~0_combout ;
wire \DC|Add0~5 ;
wire \DC|Add0~6_combout ;
wire \DC|num|Selector772~0_combout ;
wire \DC|num|Add2~9 ;
wire \DC|num|Add2~10_combout ;
wire \DC|num|Selector787~0_combout ;
wire \DC|xOut~1_combout ;
wire \DC|blank|xReg~6_combout ;
wire \DC|blank|Add2~9 ;
wire \DC|blank|Add2~10_combout ;
wire \DC|blank|Selector19~0_combout ;
wire \SW[13]~input_o ;
wire \DC|Add0~7 ;
wire \DC|Add0~8_combout ;
wire \DC|num|Selector771~0_combout ;
wire \DC|num|Add2~11 ;
wire \DC|num|Add2~12_combout ;
wire \DC|num|Selector786~0_combout ;
wire \DC|Add2~11 ;
wire \DC|Add2~12_combout ;
wire \DC|suit|Selector771~0_combout ;
wire \DC|suit|Add2~11 ;
wire \DC|suit|Add2~12_combout ;
wire \DC|suit|Selector786~0_combout ;
wire \DC|xOut~2_combout ;
wire \DC|blank|xReg~7_combout ;
wire \DC|blank|Add2~11 ;
wire \DC|blank|Add2~12_combout ;
wire \DC|blank|Selector18~0_combout ;
wire \SW[15]~input_o ;
wire \DC|num|Selector784~0_combout ;
wire \DC|num|Add3~0_combout ;
wire \DC|num|Selector799~0_combout ;
wire \DC|suit|Selector784~0_combout ;
wire \DC|suit|Add3~0_combout ;
wire \DC|suit|Selector799~0_combout ;
wire \DC|yOut~4_combout ;
wire \DC|blank|yReg~2_combout ;
wire \DC|blank|Add3~0_combout ;
wire \DC|blank|Selector31~0_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \DC|suit|Selector783~0_combout ;
wire \DC|suit|Selector783~1_combout ;
wire \DC|suit|Add3~1 ;
wire \DC|suit|Add3~2_combout ;
wire \DC|suit|Selector798~0_combout ;
wire \DC|num|Selector783~0_combout ;
wire \DC|num|Add3~1 ;
wire \DC|num|Add3~2_combout ;
wire \DC|num|Selector798~0_combout ;
wire \DC|yOut~5_combout ;
wire \DC|blank|yReg~1_combout ;
wire \DC|blank|Add3~1 ;
wire \DC|blank|Add3~2_combout ;
wire \DC|blank|Selector30~0_combout ;
wire \SW[14]~input_o ;
wire \DC|Add0~9 ;
wire \DC|Add0~10_combout ;
wire \DC|num|Selector770~0_combout ;
wire \DC|num|Add2~13 ;
wire \DC|num|Add2~14_combout ;
wire \DC|num|Selector785~0_combout ;
wire \DC|Add2~13 ;
wire \DC|Add2~14_combout ;
wire \DC|suit|Selector770~0_combout ;
wire \DC|suit|Add2~13 ;
wire \DC|suit|Add2~14_combout ;
wire \DC|suit|Selector785~0_combout ;
wire \DC|xOut~3_combout ;
wire \DC|blank|xReg~8_combout ;
wire \DC|blank|Add2~13 ;
wire \DC|blank|Add2~14_combout ;
wire \DC|blank|Selector17~0_combout ;
wire \VGA|user_input_translator|Add1~1 ;
wire \VGA|user_input_translator|Add1~2_combout ;
wire \DC|num|Selector782~0_combout ;
wire \DC|num|Selector782~1_combout ;
wire \DC|num|Add3~3 ;
wire \DC|num|Add3~4_combout ;
wire \DC|num|Selector797~0_combout ;
wire \DC|suit|Selector782~0_combout ;
wire \DC|suit|Selector782~1_combout ;
wire \DC|suit|Add3~3 ;
wire \DC|suit|Add3~4_combout ;
wire \DC|suit|Selector797~0_combout ;
wire \DC|yOut~6_combout ;
wire \DC|blank|yReg~0_combout ;
wire \DC|blank|Add3~3 ;
wire \DC|blank|Add3~4_combout ;
wire \DC|blank|Selector29~0_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~4_combout ;
wire \DC|suit|Selector781~0_combout ;
wire \DC|suit|Selector781~1_combout ;
wire \DC|suit|Add3~5 ;
wire \DC|suit|Add3~6_combout ;
wire \DC|suit|Selector796~0_combout ;
wire \DC|num|Selector781~0_combout ;
wire \DC|num|Selector781~1_combout ;
wire \DC|num|Add3~5 ;
wire \DC|num|Add3~6_combout ;
wire \DC|num|Selector796~0_combout ;
wire \DC|yOut~7_combout ;
wire \DC|blank|Add3~5 ;
wire \DC|blank|Add3~6_combout ;
wire \DC|blank|Selector28~0_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add1~5 ;
wire \VGA|user_input_translator|Add1~6_combout ;
wire \DC|suit|Selector780~0_combout ;
wire \DC|suit|Add3~7 ;
wire \DC|suit|Add3~8_combout ;
wire \DC|suit|Selector795~0_combout ;
wire \DC|num|Add3~7 ;
wire \DC|num|Add3~8_combout ;
wire \DC|num|Selector795~0_combout ;
wire \DC|yOut~1_combout ;
wire \DC|blank|Add3~7 ;
wire \DC|blank|Add3~8_combout ;
wire \DC|blank|Selector27~0_combout ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~8_combout ;
wire \DC|suit|Add3~9 ;
wire \DC|suit|Add3~10_combout ;
wire \DC|suit|Selector794~0_combout ;
wire \DC|num|Add3~9 ;
wire \DC|num|Add3~10_combout ;
wire \DC|num|Selector794~0_combout ;
wire \DC|yOut~3_combout ;
wire \DC|blank|Add3~9 ;
wire \DC|blank|Add3~10_combout ;
wire \DC|blank|Selector26~0_combout ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add1~9 ;
wire \VGA|user_input_translator|Add1~10_combout ;
wire \DC|suit|Add3~11 ;
wire \DC|suit|Add3~12_combout ;
wire \DC|suit|Selector793~0_combout ;
wire \DC|num|Add3~11 ;
wire \DC|num|Add3~12_combout ;
wire \DC|num|Selector793~0_combout ;
wire \DC|yOut~2_combout ;
wire \DC|blank|Add3~11 ;
wire \DC|blank|Add3~12_combout ;
wire \DC|blank|Selector25~0_combout ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~12_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add1~13 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~17 ;
wire \VGA|user_input_translator|Add1~18_combout ;
wire \VGA|user_input_translator|Add1~16_combout ;
wire \VGA|user_input_translator|Add1~14_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ;
wire \hexX1|WideOr6~0_combout ;
wire \hexX1|WideOr5~0_combout ;
wire \hexX1|WideOr4~0_combout ;
wire \hexX1|WideOr3~0_combout ;
wire \hexX1|WideOr2~0_combout ;
wire \hexX1|WideOr1~0_combout ;
wire \hexX1|WideOr0~0_combout ;
wire \hexX2|WideOr6~0_combout ;
wire \hexX2|WideOr5~0_combout ;
wire \hexX2|WideOr4~0_combout ;
wire \hexX2|WideOr3~0_combout ;
wire \hexX2|WideOr2~0_combout ;
wire \hexX2|WideOr1~0_combout ;
wire \hexX2|WideOr0~0_combout ;
wire \hexY1|WideOr6~0_combout ;
wire \hexY1|WideOr5~0_combout ;
wire \hexY1|Decoder0~0_combout ;
wire \hexY1|WideOr3~0_combout ;
wire \hexY1|WideOr2~0_combout ;
wire \hexY1|WideOr1~0_combout ;
wire \hexY1|WideOr0~0_combout ;
wire \hexY2|WideOr6~0_combout ;
wire \hexY2|WideOr5~0_combout ;
wire \hexY2|WideOr4~0_combout ;
wire \hexY2|WideOr3~0_combout ;
wire \hexY2|WideOr2~0_combout ;
wire \hexY2|WideOr1~0_combout ;
wire \hexY2|WideOr0~0_combout ;
wire \FSM|Mux1~2_combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [4:0] \FSM|current_state ;
wire [7:0] \DC|suit|xReg ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [6:0] \DC|num|yOut ;
wire [7:0] \DC|xOut ;
wire [6:0] \DC|num|yReg ;
wire [6:0] \DC|yOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [6:0] \DC|num|yOffset ;
wire [2:0] \DC|cOut ;
wire [2:0] \DC|blank|cOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [7:0] \DC|suit|xOffset ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \DC|suit|yOffset ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] \DC|suit|xOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [6:0] \DC|blank|yOffset ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [7:0] \DC|blank|xOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [7:0] \DC|blank|xReg ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [7:0] \DC|blank|xOffset ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [7:0] \DC|num|xOut ;
wire [6:0] \DC|suit|yOut ;
wire [6:0] \DC|blank|yOut ;
wire [2:0] \DC|suit|cOut ;
wire [7:0] \DC|num|xOffset ;
wire [7:0] \DC|num|xReg ;
wire [6:0] \DC|suit|yReg ;
wire [6:0] \DC|blank|yReg ;
wire [767:0] \DC|suit|dataReg ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\hexX1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\hexX1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\hexX1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\hexX1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\hexX1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\hexX1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\hexX1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\hexX2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\hexX2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\hexX2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\hexX2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\hexX2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\hexX2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\hexX2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\hexY1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\hexY1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\hexY1|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\hexY1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\hexY1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\hexY1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\hexY1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\hexY2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\hexY2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\hexY2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\hexY2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\hexY2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\hexY2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\hexY2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\DC|cOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\DC|cOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\DC|cOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\FSM|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\FSM|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\FSM|Mux1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\FSM|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\FSM|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\FSM|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\FSM|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\FSM|current_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [8])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h2000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|Equal0~0_combout ),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N23
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [5]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # (((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|xCounter [9])) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|VGA_HS1~1_combout ),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N1
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N9
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~4_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((\VGA|controller|Add1~4_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N31
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]) # 
// ((\VGA|controller|Add1~6_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N5
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [4]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N11
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((\VGA|controller|Add1~10_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N3
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~1 (
// Equation(s):
// \VGA|controller|yCounter[6]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~12_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [6]) # 
// ((\VGA|controller|Add1~12_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \VGA|controller|yCounter[7]~4 (
// Equation(s):
// \VGA|controller|yCounter[7]~4_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [7]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~4 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N17
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \VGA|controller|yCounter[8]~2 (
// Equation(s):
// \VGA|controller|yCounter[8]~2_combout  = (\VGA|controller|Add1~16_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [8])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~16_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~2 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N7
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \VGA|controller|yCounter[9]~9 (
// Equation(s):
// \VGA|controller|yCounter[9]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~9 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N9
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0505;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~0_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~1_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~0_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|always1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hD555;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N13
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # ((!\VGA|controller|yCounter [3]) # (!\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|VGA_VS1~0_combout ),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEFDF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N27
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h010F;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h3030;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N5
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] $ (VCC))) # (!\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [1] & \VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [2] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [4] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [5] $ (\VGA|controller|yCounter [3] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [3] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [4] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [4] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [6] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [5] $ (\VGA|controller|yCounter [7] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [7] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~9  & VCC)) # (!\VGA|controller|yCounter [8] & 
// (!\VGA|controller|controller_translator|Add0~9 )))) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~9 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~11  = CARRY((\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [6] & ((!\VGA|controller|controller_translator|Add0~9 ) # 
// (!\VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = (\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~13 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~13 ) # (GND)))
// \VGA|controller|controller_translator|Add0~15  = CARRY((!\VGA|controller|controller_translator|Add0~13 ) # (!\VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout(\VGA|controller|controller_translator|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [1] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [1] & VCC))
// \VGA|controller|controller_translator|mem_address[6]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[6]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|mem_address[6]~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|mem_address[6]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|yCounter [2] & 
// ((\VGA|controller|controller_translator|mem_address[6]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[7]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[6]~1 ) # (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[7]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[7]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[8]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[7]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[7]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[8]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[8]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[8]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[9]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[8]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[9]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[9]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[9]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[10]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[9]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[10]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[10]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[10]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[11]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[10]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[11]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[11]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[11]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[12]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[11]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[12]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[12]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[12]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[13]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[12]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[13]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[13]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[14]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[13]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[14]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[14]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[15]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[15]~18_combout  = (\VGA|controller|controller_translator|Add0~14_combout  & (!\VGA|controller|controller_translator|mem_address[14]~17 )) # (!\VGA|controller|controller_translator|Add0~14_combout  & 
// ((\VGA|controller|controller_translator|mem_address[14]~17 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[15]~19  = CARRY((!\VGA|controller|controller_translator|mem_address[14]~17 ) # (!\VGA|controller|controller_translator|Add0~14_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[14]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[15]~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[15]~18 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y24_N9
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y24_N19
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~16 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~16_combout  = !\VGA|controller|controller_translator|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~15 ),
	.combout(\VGA|controller|controller_translator|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~16 .lut_mask = 16'h0F0F;
defparam \VGA|controller|controller_translator|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[16]~20 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[16]~20_combout  = \VGA|controller|controller_translator|mem_address[15]~19  $ (!\VGA|controller|controller_translator|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~16_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[15]~19 ),
	.combout(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[16]~20 .lut_mask = 16'hF00F;
defparam \VGA|controller|controller_translator|mem_address[16]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y24_N5
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y24_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = (\VGA|controller|controller_translator|mem_address[16]~20_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & !\VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N8
cycloneive_lcell_comb \DC|suit|LessThan1~0 (
// Equation(s):
// \DC|suit|LessThan1~0_combout  = (\DC|suit|yOffset [0] & (\DC|suit|yOffset [3] & (\DC|suit|yOffset [2] & \DC|suit|yOffset [1])))

	.dataa(\DC|suit|yOffset [0]),
	.datab(\DC|suit|yOffset [3]),
	.datac(\DC|suit|yOffset [2]),
	.datad(\DC|suit|yOffset [1]),
	.cin(gnd),
	.combout(\DC|suit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan1~0 .lut_mask = 16'h8000;
defparam \DC|suit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N18
cycloneive_lcell_comb \DC|suit|Add0~3 (
// Equation(s):
// \DC|suit|Add0~3_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|LessThan1~1_combout ) # (\DC|suit|LessThan1~0_combout )))

	.dataa(\DC|suit|LessThan1~1_combout ),
	.datab(\DC|suit|LessThan1~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~3 .lut_mask = 16'hE0E0;
defparam \DC|suit|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N10
cycloneive_lcell_comb \DC|suit|Add0~0 (
// Equation(s):
// \DC|suit|Add0~0_combout  = \DC|suit|xOffset [0] $ (VCC)
// \DC|suit|Add0~1  = CARRY(\DC|suit|xOffset [0])

	.dataa(\DC|suit|xOffset [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|Add0~0_combout ),
	.cout(\DC|suit|Add0~1 ));
// synopsys translate_off
defparam \DC|suit|Add0~0 .lut_mask = 16'h55AA;
defparam \DC|suit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N12
cycloneive_lcell_comb \DC|suit|Add0~5 (
// Equation(s):
// \DC|suit|Add0~5_combout  = (\DC|suit|xOffset [1] & (!\DC|suit|Add0~1 )) # (!\DC|suit|xOffset [1] & ((\DC|suit|Add0~1 ) # (GND)))
// \DC|suit|Add0~6  = CARRY((!\DC|suit|Add0~1 ) # (!\DC|suit|xOffset [1]))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~1 ),
	.combout(\DC|suit|Add0~5_combout ),
	.cout(\DC|suit|Add0~6 ));
// synopsys translate_off
defparam \DC|suit|Add0~5 .lut_mask = 16'h3C3F;
defparam \DC|suit|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N30
cycloneive_lcell_comb \DC|suit|Add0~7 (
// Equation(s):
// \DC|suit|Add0~7_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & (\DC|suit|Add0~5_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|LessThan0~0_combout ),
	.datac(\DC|suit|Add0~5_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~7 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector809~0 (
// Equation(s):
// \DC|suit|Selector809~0_combout  = (\DC|suit|Add0~7_combout ) # ((\DC|suit|xOffset [1] & ((\DC|suit|current_state.LOAD~q ) # (!\DC|suit|Add0~4_combout ))))

	.dataa(\DC|suit|Add0~7_combout ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOffset [1]),
	.datad(\DC|suit|Add0~4_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector809~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector809~0 .lut_mask = 16'hEAFA;
defparam \DC|suit|Selector809~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N7
dffeas \DC|suit|xOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector809~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[1] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N14
cycloneive_lcell_comb \DC|suit|Add0~8 (
// Equation(s):
// \DC|suit|Add0~8_combout  = (\DC|suit|xOffset [2] & (\DC|suit|Add0~6  $ (GND))) # (!\DC|suit|xOffset [2] & (!\DC|suit|Add0~6  & VCC))
// \DC|suit|Add0~9  = CARRY((\DC|suit|xOffset [2] & !\DC|suit|Add0~6 ))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~6 ),
	.combout(\DC|suit|Add0~8_combout ),
	.cout(\DC|suit|Add0~9 ));
// synopsys translate_off
defparam \DC|suit|Add0~8 .lut_mask = 16'hC30C;
defparam \DC|suit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N0
cycloneive_lcell_comb \DC|suit|Add0~10 (
// Equation(s):
// \DC|suit|Add0~10_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & (\DC|suit|Add0~8_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|LessThan0~0_combout ),
	.datac(\DC|suit|Add0~8_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~10 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector808~0 (
// Equation(s):
// \DC|suit|Selector808~0_combout  = (\DC|suit|Add0~10_combout ) # ((\DC|suit|xOffset [2] & ((\DC|suit|current_state.LOAD~q ) # (!\DC|suit|Add0~4_combout ))))

	.dataa(\DC|suit|Add0~4_combout ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOffset [2]),
	.datad(\DC|suit|Add0~10_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector808~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector808~0 .lut_mask = 16'hFFD0;
defparam \DC|suit|Selector808~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N25
dffeas \DC|suit|xOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector808~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[2] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N16
cycloneive_lcell_comb \DC|suit|Add0~11 (
// Equation(s):
// \DC|suit|Add0~11_combout  = (\DC|suit|xOffset [3] & (!\DC|suit|Add0~9 )) # (!\DC|suit|xOffset [3] & ((\DC|suit|Add0~9 ) # (GND)))
// \DC|suit|Add0~12  = CARRY((!\DC|suit|Add0~9 ) # (!\DC|suit|xOffset [3]))

	.dataa(\DC|suit|xOffset [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~9 ),
	.combout(\DC|suit|Add0~11_combout ),
	.cout(\DC|suit|Add0~12 ));
// synopsys translate_off
defparam \DC|suit|Add0~11 .lut_mask = 16'h5A5F;
defparam \DC|suit|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N10
cycloneive_lcell_comb \DC|suit|Add0~13 (
// Equation(s):
// \DC|suit|Add0~13_combout  = (\DC|suit|LessThan0~1_combout  & (\DC|suit|LessThan0~0_combout  & (\DC|suit|current_state.DRAW~q  & \DC|suit|Add0~11_combout )))

	.dataa(\DC|suit|LessThan0~1_combout ),
	.datab(\DC|suit|LessThan0~0_combout ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|Add0~11_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~13 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector807~0 (
// Equation(s):
// \DC|suit|Selector807~0_combout  = (\DC|suit|Add0~13_combout ) # ((\DC|suit|xOffset [3] & ((\DC|suit|current_state.LOAD~q ) # (!\DC|suit|Add0~4_combout ))))

	.dataa(\DC|suit|Add0~13_combout ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOffset [3]),
	.datad(\DC|suit|Add0~4_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector807~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector807~0 .lut_mask = 16'hEAFA;
defparam \DC|suit|Selector807~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N27
dffeas \DC|suit|xOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector807~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[3] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N18
cycloneive_lcell_comb \DC|suit|Add0~14 (
// Equation(s):
// \DC|suit|Add0~14_combout  = (\DC|suit|xOffset [4] & (\DC|suit|Add0~12  $ (GND))) # (!\DC|suit|xOffset [4] & (!\DC|suit|Add0~12  & VCC))
// \DC|suit|Add0~15  = CARRY((\DC|suit|xOffset [4] & !\DC|suit|Add0~12 ))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~12 ),
	.combout(\DC|suit|Add0~14_combout ),
	.cout(\DC|suit|Add0~15 ));
// synopsys translate_off
defparam \DC|suit|Add0~14 .lut_mask = 16'hC30C;
defparam \DC|suit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N8
cycloneive_lcell_comb \DC|suit|Add0~16 (
// Equation(s):
// \DC|suit|Add0~16_combout  = (\DC|suit|LessThan0~1_combout  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & \DC|suit|Add0~14_combout )))

	.dataa(\DC|suit|LessThan0~1_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|Add0~14_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~16 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector806~0 (
// Equation(s):
// \DC|suit|Selector806~0_combout  = (\DC|suit|Add0~16_combout ) # ((\DC|suit|xOffset [4] & ((\DC|suit|Add0~3_combout ) # (\DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add0~3_combout ),
	.datab(\DC|suit|Add0~16_combout ),
	.datac(\DC|suit|xOffset [4]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector806~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector806~0 .lut_mask = 16'hFCEC;
defparam \DC|suit|Selector806~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N1
dffeas \DC|suit|xOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector806~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[4] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N20
cycloneive_lcell_comb \DC|suit|Add0~17 (
// Equation(s):
// \DC|suit|Add0~17_combout  = (\DC|suit|xOffset [5] & (!\DC|suit|Add0~15 )) # (!\DC|suit|xOffset [5] & ((\DC|suit|Add0~15 ) # (GND)))
// \DC|suit|Add0~18  = CARRY((!\DC|suit|Add0~15 ) # (!\DC|suit|xOffset [5]))

	.dataa(\DC|suit|xOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~15 ),
	.combout(\DC|suit|Add0~17_combout ),
	.cout(\DC|suit|Add0~18 ));
// synopsys translate_off
defparam \DC|suit|Add0~17 .lut_mask = 16'h5A5F;
defparam \DC|suit|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector805~0 (
// Equation(s):
// \DC|suit|Selector805~0_combout  = (\DC|suit|LessThan0~1_combout  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & \DC|suit|Add0~17_combout )))

	.dataa(\DC|suit|LessThan0~1_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|Add0~17_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector805~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector805~0 .lut_mask = 16'h8000;
defparam \DC|suit|Selector805~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector805~1 (
// Equation(s):
// \DC|suit|Selector805~1_combout  = (\DC|suit|Selector805~0_combout ) # ((\DC|suit|xOffset [5] & ((\DC|suit|Add0~3_combout ) # (\DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add0~3_combout ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOffset [5]),
	.datad(\DC|suit|Selector805~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector805~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector805~1 .lut_mask = 16'hFFE0;
defparam \DC|suit|Selector805~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N27
dffeas \DC|suit|xOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector805~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[5] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N22
cycloneive_lcell_comb \DC|suit|Add0~19 (
// Equation(s):
// \DC|suit|Add0~19_combout  = (\DC|suit|xOffset [6] & (\DC|suit|Add0~18  $ (GND))) # (!\DC|suit|xOffset [6] & (!\DC|suit|Add0~18  & VCC))
// \DC|suit|Add0~20  = CARRY((\DC|suit|xOffset [6] & !\DC|suit|Add0~18 ))

	.dataa(gnd),
	.datab(\DC|suit|xOffset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add0~18 ),
	.combout(\DC|suit|Add0~19_combout ),
	.cout(\DC|suit|Add0~20 ));
// synopsys translate_off
defparam \DC|suit|Add0~19 .lut_mask = 16'hC30C;
defparam \DC|suit|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector804~0 (
// Equation(s):
// \DC|suit|Selector804~0_combout  = (\DC|suit|Add0~19_combout  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|Add0~19_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector804~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector804~0 .lut_mask = 16'h8000;
defparam \DC|suit|Selector804~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector804~1 (
// Equation(s):
// \DC|suit|Selector804~1_combout  = (\DC|suit|Selector804~0_combout ) # ((\DC|suit|xOffset [6] & ((\DC|suit|Add0~3_combout ) # (\DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add0~3_combout ),
	.datab(\DC|suit|Selector804~0_combout ),
	.datac(\DC|suit|xOffset [6]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector804~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector804~1 .lut_mask = 16'hFCEC;
defparam \DC|suit|Selector804~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N29
dffeas \DC|suit|xOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector804~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[6] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N24
cycloneive_lcell_comb \DC|suit|Add0~21 (
// Equation(s):
// \DC|suit|Add0~21_combout  = \DC|suit|Add0~20  $ (\DC|suit|xOffset [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|xOffset [7]),
	.cin(\DC|suit|Add0~20 ),
	.combout(\DC|suit|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~21 .lut_mask = 16'h0FF0;
defparam \DC|suit|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector803~0 (
// Equation(s):
// \DC|suit|Selector803~0_combout  = (\DC|suit|Add0~21_combout  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|Add0~21_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector803~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector803~0 .lut_mask = 16'h8000;
defparam \DC|suit|Selector803~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector803~1 (
// Equation(s):
// \DC|suit|Selector803~1_combout  = (\DC|suit|Selector803~0_combout ) # ((\DC|suit|xOffset [7] & ((\DC|suit|Add0~3_combout ) # (\DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add0~3_combout ),
	.datab(\DC|suit|Selector803~0_combout ),
	.datac(\DC|suit|xOffset [7]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector803~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector803~1 .lut_mask = 16'hFCEC;
defparam \DC|suit|Selector803~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N25
dffeas \DC|suit|xOffset[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector803~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[7] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N6
cycloneive_lcell_comb \DC|suit|LessThan0~1 (
// Equation(s):
// \DC|suit|LessThan0~1_combout  = (!\DC|suit|xOffset [6] & (!\DC|suit|xOffset [4] & (!\DC|suit|xOffset [5] & !\DC|suit|xOffset [7])))

	.dataa(\DC|suit|xOffset [6]),
	.datab(\DC|suit|xOffset [4]),
	.datac(\DC|suit|xOffset [5]),
	.datad(\DC|suit|xOffset [7]),
	.cin(gnd),
	.combout(\DC|suit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan0~1 .lut_mask = 16'h0001;
defparam \DC|suit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N20
cycloneive_lcell_comb \DC|suit|Add0~4 (
// Equation(s):
// \DC|suit|Add0~4_combout  = ((\DC|suit|LessThan0~0_combout  & \DC|suit|LessThan0~1_combout )) # (!\DC|suit|Add0~3_combout )

	.dataa(gnd),
	.datab(\DC|suit|Add0~3_combout ),
	.datac(\DC|suit|LessThan0~0_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~4 .lut_mask = 16'hF333;
defparam \DC|suit|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N16
cycloneive_lcell_comb \DC|suit|Add0~2 (
// Equation(s):
// \DC|suit|Add0~2_combout  = (\DC|suit|current_state.DRAW~q  & (\DC|suit|LessThan0~0_combout  & (\DC|suit|Add0~0_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|LessThan0~0_combout ),
	.datac(\DC|suit|Add0~0_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add0~2 .lut_mask = 16'h8000;
defparam \DC|suit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector810~0 (
// Equation(s):
// \DC|suit|Selector810~0_combout  = (\DC|suit|Add0~2_combout ) # ((\DC|suit|xOffset [0] & ((\DC|suit|current_state.LOAD~q ) # (!\DC|suit|Add0~4_combout ))))

	.dataa(\DC|suit|Add0~4_combout ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOffset [0]),
	.datad(\DC|suit|Add0~2_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector810~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector810~0 .lut_mask = 16'hFFD0;
defparam \DC|suit|Selector810~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N13
dffeas \DC|suit|xOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector810~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOffset[0] .is_wysiwyg = "true";
defparam \DC|suit|xOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N4
cycloneive_lcell_comb \DC|suit|LessThan0~0 (
// Equation(s):
// \DC|suit|LessThan0~0_combout  = (((!\DC|suit|xOffset [1]) # (!\DC|suit|xOffset [3])) # (!\DC|suit|xOffset [2])) # (!\DC|suit|xOffset [0])

	.dataa(\DC|suit|xOffset [0]),
	.datab(\DC|suit|xOffset [2]),
	.datac(\DC|suit|xOffset [3]),
	.datad(\DC|suit|xOffset [1]),
	.cin(gnd),
	.combout(\DC|suit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \DC|suit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N22
cycloneive_lcell_comb \DC|suit|yOffset~0 (
// Equation(s):
// \DC|suit|yOffset~0_combout  = (\DC|suit|LessThan1~1_combout ) # ((\DC|suit|LessThan1~0_combout ) # ((\DC|suit|LessThan0~0_combout  & \DC|suit|LessThan0~1_combout )))

	.dataa(\DC|suit|LessThan1~1_combout ),
	.datab(\DC|suit|LessThan0~0_combout ),
	.datac(\DC|suit|LessThan1~0_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|yOffset~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|yOffset~0 .lut_mask = 16'hFEFA;
defparam \DC|suit|yOffset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N18
cycloneive_lcell_comb \DC|suit|Add1~0 (
// Equation(s):
// \DC|suit|Add1~0_combout  = (\DC|suit|yOffset [0] & (\DC|suit|yOffset~0_combout  $ (GND))) # (!\DC|suit|yOffset [0] & (!\DC|suit|yOffset~0_combout  & VCC))
// \DC|suit|Add1~1  = CARRY((\DC|suit|yOffset [0] & !\DC|suit|yOffset~0_combout ))

	.dataa(\DC|suit|yOffset [0]),
	.datab(\DC|suit|yOffset~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|Add1~0_combout ),
	.cout(\DC|suit|Add1~1 ));
// synopsys translate_off
defparam \DC|suit|Add1~0 .lut_mask = 16'h9922;
defparam \DC|suit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N0
cycloneive_lcell_comb \DC|suit|Selector817~0 (
// Equation(s):
// \DC|suit|Selector817~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|yOffset [0]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add1~0_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add1~0_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [0]),
	.datad(\DC|suit|Add1~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector817~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector817~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector817~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N1
dffeas \DC|suit|yOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector817~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[0] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N20
cycloneive_lcell_comb \DC|suit|Add1~2 (
// Equation(s):
// \DC|suit|Add1~2_combout  = (\DC|suit|yOffset [1] & (!\DC|suit|Add1~1 )) # (!\DC|suit|yOffset [1] & ((\DC|suit|Add1~1 ) # (GND)))
// \DC|suit|Add1~3  = CARRY((!\DC|suit|Add1~1 ) # (!\DC|suit|yOffset [1]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add1~1 ),
	.combout(\DC|suit|Add1~2_combout ),
	.cout(\DC|suit|Add1~3 ));
// synopsys translate_off
defparam \DC|suit|Add1~2 .lut_mask = 16'h3C3F;
defparam \DC|suit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N2
cycloneive_lcell_comb \DC|suit|Selector816~0 (
// Equation(s):
// \DC|suit|Selector816~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|yOffset [1]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add1~2_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add1~2_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [1]),
	.datad(\DC|suit|Add1~2_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector816~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector816~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector816~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N3
dffeas \DC|suit|yOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector816~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[1] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N22
cycloneive_lcell_comb \DC|suit|Add1~4 (
// Equation(s):
// \DC|suit|Add1~4_combout  = (\DC|suit|yOffset [2] & (\DC|suit|Add1~3  $ (GND))) # (!\DC|suit|yOffset [2] & (!\DC|suit|Add1~3  & VCC))
// \DC|suit|Add1~5  = CARRY((\DC|suit|yOffset [2] & !\DC|suit|Add1~3 ))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add1~3 ),
	.combout(\DC|suit|Add1~4_combout ),
	.cout(\DC|suit|Add1~5 ));
// synopsys translate_off
defparam \DC|suit|Add1~4 .lut_mask = 16'hC30C;
defparam \DC|suit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N4
cycloneive_lcell_comb \DC|suit|Selector815~0 (
// Equation(s):
// \DC|suit|Selector815~0_combout  = (\DC|suit|Add1~4_combout  & ((\DC|suit|current_state.DRAW~q ) # ((\DC|suit|yOffset [2] & \DC|suit|current_state.LOAD~q )))) # (!\DC|suit|Add1~4_combout  & (((\DC|suit|yOffset [2] & \DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add1~4_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [2]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector815~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector815~0 .lut_mask = 16'hF888;
defparam \DC|suit|Selector815~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N5
dffeas \DC|suit|yOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector815~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[2] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N24
cycloneive_lcell_comb \DC|suit|Add1~6 (
// Equation(s):
// \DC|suit|Add1~6_combout  = (\DC|suit|yOffset [3] & (!\DC|suit|Add1~5 )) # (!\DC|suit|yOffset [3] & ((\DC|suit|Add1~5 ) # (GND)))
// \DC|suit|Add1~7  = CARRY((!\DC|suit|Add1~5 ) # (!\DC|suit|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add1~5 ),
	.combout(\DC|suit|Add1~6_combout ),
	.cout(\DC|suit|Add1~7 ));
// synopsys translate_off
defparam \DC|suit|Add1~6 .lut_mask = 16'h3C3F;
defparam \DC|suit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N14
cycloneive_lcell_comb \DC|suit|Selector814~0 (
// Equation(s):
// \DC|suit|Selector814~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|yOffset [3]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add1~6_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add1~6_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [3]),
	.datad(\DC|suit|Add1~6_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector814~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector814~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector814~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N15
dffeas \DC|suit|yOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector814~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[3] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N26
cycloneive_lcell_comb \DC|suit|Add1~8 (
// Equation(s):
// \DC|suit|Add1~8_combout  = (\DC|suit|yOffset [4] & (\DC|suit|Add1~7  $ (GND))) # (!\DC|suit|yOffset [4] & (!\DC|suit|Add1~7  & VCC))
// \DC|suit|Add1~9  = CARRY((\DC|suit|yOffset [4] & !\DC|suit|Add1~7 ))

	.dataa(\DC|suit|yOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add1~7 ),
	.combout(\DC|suit|Add1~8_combout ),
	.cout(\DC|suit|Add1~9 ));
// synopsys translate_off
defparam \DC|suit|Add1~8 .lut_mask = 16'hA50A;
defparam \DC|suit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N10
cycloneive_lcell_comb \DC|suit|Selector813~0 (
// Equation(s):
// \DC|suit|Selector813~0_combout  = (\DC|suit|Add1~8_combout  & ((\DC|suit|current_state.DRAW~q ) # ((\DC|suit|yOffset [4] & \DC|suit|current_state.LOAD~q )))) # (!\DC|suit|Add1~8_combout  & (((\DC|suit|yOffset [4] & \DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add1~8_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [4]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector813~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector813~0 .lut_mask = 16'hF888;
defparam \DC|suit|Selector813~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N11
dffeas \DC|suit|yOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector813~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[4] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N28
cycloneive_lcell_comb \DC|suit|Add1~10 (
// Equation(s):
// \DC|suit|Add1~10_combout  = (\DC|suit|yOffset [5] & (!\DC|suit|Add1~9 )) # (!\DC|suit|yOffset [5] & ((\DC|suit|Add1~9 ) # (GND)))
// \DC|suit|Add1~11  = CARRY((!\DC|suit|Add1~9 ) # (!\DC|suit|yOffset [5]))

	.dataa(\DC|suit|yOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add1~9 ),
	.combout(\DC|suit|Add1~10_combout ),
	.cout(\DC|suit|Add1~11 ));
// synopsys translate_off
defparam \DC|suit|Add1~10 .lut_mask = 16'h5A5F;
defparam \DC|suit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N12
cycloneive_lcell_comb \DC|suit|Selector812~0 (
// Equation(s):
// \DC|suit|Selector812~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|yOffset [5]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add1~10_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & 
// ((\DC|suit|Add1~10_combout ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [5]),
	.datad(\DC|suit|Add1~10_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector812~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector812~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector812~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N13
dffeas \DC|suit|yOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector812~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[5] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N30
cycloneive_lcell_comb \DC|suit|Add1~12 (
// Equation(s):
// \DC|suit|Add1~12_combout  = \DC|suit|Add1~11  $ (!\DC|suit|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|yOffset [6]),
	.cin(\DC|suit|Add1~11 ),
	.combout(\DC|suit|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add1~12 .lut_mask = 16'hF00F;
defparam \DC|suit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N6
cycloneive_lcell_comb \DC|suit|Selector811~0 (
// Equation(s):
// \DC|suit|Selector811~0_combout  = (\DC|suit|Add1~12_combout  & ((\DC|suit|current_state.DRAW~q ) # ((\DC|suit|yOffset [6] & \DC|suit|current_state.LOAD~q )))) # (!\DC|suit|Add1~12_combout  & (((\DC|suit|yOffset [6] & \DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|Add1~12_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOffset [6]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector811~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector811~0 .lut_mask = 16'hF888;
defparam \DC|suit|Selector811~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y23_N7
dffeas \DC|suit|yOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector811~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOffset[6] .is_wysiwyg = "true";
defparam \DC|suit|yOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N16
cycloneive_lcell_comb \DC|suit|LessThan1~1 (
// Equation(s):
// \DC|suit|LessThan1~1_combout  = (\DC|suit|yOffset [4]) # ((\DC|suit|yOffset [6]) # (\DC|suit|yOffset [5]))

	.dataa(\DC|suit|yOffset [4]),
	.datab(gnd),
	.datac(\DC|suit|yOffset [6]),
	.datad(\DC|suit|yOffset [5]),
	.cin(gnd),
	.combout(\DC|suit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|LessThan1~1 .lut_mask = 16'hFFFA;
defparam \DC|suit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N8
cycloneive_lcell_comb \DC|suit|done~0 (
// Equation(s):
// \DC|suit|done~0_combout  = (\DC|suit|LessThan1~1_combout  & (((!\DC|suit|LessThan0~1_combout )) # (!\DC|suit|LessThan0~0_combout ))) # (!\DC|suit|LessThan1~1_combout  & (\DC|suit|LessThan1~0_combout  & ((!\DC|suit|LessThan0~1_combout ) # 
// (!\DC|suit|LessThan0~0_combout ))))

	.dataa(\DC|suit|LessThan1~1_combout ),
	.datab(\DC|suit|LessThan0~0_combout ),
	.datac(\DC|suit|LessThan1~0_combout ),
	.datad(\DC|suit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DC|suit|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|done~0 .lut_mask = 16'h32FA;
defparam \DC|suit|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N9
dffeas \DC|suit|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|suit|current_state.DRAW~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|done .is_wysiwyg = "true";
defparam \DC|suit|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N26
cycloneive_lcell_comb \FSM|Mux1~0 (
// Equation(s):
// \FSM|Mux1~0_combout  = (\FSM|current_state[0]~_Duplicate_1_q  & (\FSM|current_state[1]~_Duplicate_1_q  & (\DC|blank|done~q  & !\FSM|current_state[2]~_Duplicate_1_q )))

	.dataa(\FSM|current_state[0]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(\DC|blank|done~q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux1~0 .lut_mask = 16'h0080;
defparam \FSM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N20
cycloneive_lcell_comb \FSM|Mux1~1 (
// Equation(s):
// \FSM|Mux1~1_combout  = (\FSM|current_state[2]~_Duplicate_1_q  & (((!\FSM|current_state[0]~_Duplicate_1_q ) # (!\FSM|current_state[1]~_Duplicate_1_q )) # (!\DC|suit|done~q )))

	.dataa(\DC|suit|done~q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(\FSM|current_state[0]~_Duplicate_1_q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux1~1 .lut_mask = 16'h7F00;
defparam \FSM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N16
cycloneive_lcell_comb \FSM|current_state~1 (
// Equation(s):
// \FSM|current_state~1_combout  = (\SW[16]~input_o  & (!\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|Mux1~0_combout ) # (\FSM|Mux1~1_combout ))))

	.dataa(\FSM|Mux1~0_combout ),
	.datab(\FSM|Mux1~1_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|current_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~1 .lut_mask = 16'h00E0;
defparam \FSM|current_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N17
dffeas \FSM|current_state[2]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N2
cycloneive_lcell_comb \FSM|drawNum~0 (
// Equation(s):
// \FSM|drawNum~0_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & (!\FSM|current_state[1]~_Duplicate_1_q  & \FSM|current_state[2]~_Duplicate_1_q ))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|drawNum~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|drawNum~0 .lut_mask = 16'h1100;
defparam \FSM|drawNum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N3
dffeas \FSM|drawNum (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|drawNum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|drawNum~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|drawNum .is_wysiwyg = "true";
defparam \FSM|drawNum .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N12
cycloneive_lcell_comb \DC|num|current_state~7 (
// Equation(s):
// \DC|num|current_state~7_combout  = (\FSM|drawNum~q  & (\DC|num|done~q  & ((\DC|num|current_state.DRAW~q )))) # (!\FSM|drawNum~q  & (((\DC|num|done~q  & \DC|num|current_state.DRAW~q )) # (!\DC|num|current_state.NO_DRAW~q )))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|done~q ),
	.datac(\DC|num|current_state.NO_DRAW~q ),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|current_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|current_state~7 .lut_mask = 16'hCD05;
defparam \DC|num|current_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N30
cycloneive_lcell_comb \DC|num|current_state~8 (
// Equation(s):
// \DC|num|current_state~8_combout  = (!\DC|num|current_state~7_combout  & \SW[16]~input_o )

	.dataa(\DC|num|current_state~7_combout ),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|current_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|current_state~8 .lut_mask = 16'h5050;
defparam \DC|num|current_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N31
dffeas \DC|num|current_state.NO_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|current_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|current_state.NO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|current_state.NO_DRAW .is_wysiwyg = "true";
defparam \DC|num|current_state.NO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N6
cycloneive_lcell_comb \DC|num|current_state~6 (
// Equation(s):
// \DC|num|current_state~6_combout  = (!\DC|num|current_state.NO_DRAW~q  & (\SW[16]~input_o  & \FSM|drawNum~q ))

	.dataa(\DC|num|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|num|current_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|current_state~6 .lut_mask = 16'h5000;
defparam \DC|num|current_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N7
dffeas \DC|num|current_state.LOAD (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|current_state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|current_state.LOAD .is_wysiwyg = "true";
defparam \DC|num|current_state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N16
cycloneive_lcell_comb \DC|num|Selector1~0 (
// Equation(s):
// \DC|num|Selector1~0_combout  = (\DC|num|current_state.LOAD~q ) # ((!\DC|num|done~q  & \DC|num|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|num|done~q ),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector1~0 .lut_mask = 16'hFF30;
defparam \DC|num|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N17
dffeas \DC|num|current_state.DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|current_state.DRAW .is_wysiwyg = "true";
defparam \DC|num|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N10
cycloneive_lcell_comb \DC|num|Add1~2 (
// Equation(s):
// \DC|num|Add1~2_combout  = (\DC|num|yOffset [1] & (!\DC|num|Add1~1 )) # (!\DC|num|yOffset [1] & ((\DC|num|Add1~1 ) # (GND)))
// \DC|num|Add1~3  = CARRY((!\DC|num|Add1~1 ) # (!\DC|num|yOffset [1]))

	.dataa(\DC|num|yOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add1~1 ),
	.combout(\DC|num|Add1~2_combout ),
	.cout(\DC|num|Add1~3 ));
// synopsys translate_off
defparam \DC|num|Add1~2 .lut_mask = 16'h5A5F;
defparam \DC|num|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N12
cycloneive_lcell_comb \DC|num|Add1~4 (
// Equation(s):
// \DC|num|Add1~4_combout  = (\DC|num|yOffset [2] & (\DC|num|Add1~3  $ (GND))) # (!\DC|num|yOffset [2] & (!\DC|num|Add1~3  & VCC))
// \DC|num|Add1~5  = CARRY((\DC|num|yOffset [2] & !\DC|num|Add1~3 ))

	.dataa(gnd),
	.datab(\DC|num|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add1~3 ),
	.combout(\DC|num|Add1~4_combout ),
	.cout(\DC|num|Add1~5 ));
// synopsys translate_off
defparam \DC|num|Add1~4 .lut_mask = 16'hC30C;
defparam \DC|num|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N28
cycloneive_lcell_comb \DC|num|Selector815~0 (
// Equation(s):
// \DC|num|Selector815~0_combout  = (\DC|num|Add1~4_combout  & ((\DC|num|current_state.DRAW~q ) # ((\DC|num|yOffset [2] & \DC|num|current_state.LOAD~q )))) # (!\DC|num|Add1~4_combout  & (((\DC|num|yOffset [2] & \DC|num|current_state.LOAD~q ))))

	.dataa(\DC|num|Add1~4_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|yOffset [2]),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector815~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector815~0 .lut_mask = 16'hF888;
defparam \DC|num|Selector815~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N29
dffeas \DC|num|yOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector815~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[2] .is_wysiwyg = "true";
defparam \DC|num|yOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N14
cycloneive_lcell_comb \DC|num|Add1~6 (
// Equation(s):
// \DC|num|Add1~6_combout  = (\DC|num|yOffset [3] & (!\DC|num|Add1~5 )) # (!\DC|num|yOffset [3] & ((\DC|num|Add1~5 ) # (GND)))
// \DC|num|Add1~7  = CARRY((!\DC|num|Add1~5 ) # (!\DC|num|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|num|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add1~5 ),
	.combout(\DC|num|Add1~6_combout ),
	.cout(\DC|num|Add1~7 ));
// synopsys translate_off
defparam \DC|num|Add1~6 .lut_mask = 16'h3C3F;
defparam \DC|num|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N0
cycloneive_lcell_comb \DC|num|Selector814~0 (
// Equation(s):
// \DC|num|Selector814~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add1~6_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|yOffset [3])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|yOffset [3])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yOffset [3]),
	.datad(\DC|num|Add1~6_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector814~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector814~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector814~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N1
dffeas \DC|num|yOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector814~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[3] .is_wysiwyg = "true";
defparam \DC|num|yOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N16
cycloneive_lcell_comb \DC|num|Add1~8 (
// Equation(s):
// \DC|num|Add1~8_combout  = (\DC|num|yOffset [4] & (\DC|num|Add1~7  $ (GND))) # (!\DC|num|yOffset [4] & (!\DC|num|Add1~7  & VCC))
// \DC|num|Add1~9  = CARRY((\DC|num|yOffset [4] & !\DC|num|Add1~7 ))

	.dataa(\DC|num|yOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add1~7 ),
	.combout(\DC|num|Add1~8_combout ),
	.cout(\DC|num|Add1~9 ));
// synopsys translate_off
defparam \DC|num|Add1~8 .lut_mask = 16'hA50A;
defparam \DC|num|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N26
cycloneive_lcell_comb \DC|num|Selector813~0 (
// Equation(s):
// \DC|num|Selector813~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add1~8_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|yOffset [4])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|yOffset [4])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yOffset [4]),
	.datad(\DC|num|Add1~8_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector813~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector813~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector813~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N27
dffeas \DC|num|yOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector813~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[4] .is_wysiwyg = "true";
defparam \DC|num|yOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N18
cycloneive_lcell_comb \DC|num|Add1~10 (
// Equation(s):
// \DC|num|Add1~10_combout  = (\DC|num|yOffset [5] & (!\DC|num|Add1~9 )) # (!\DC|num|yOffset [5] & ((\DC|num|Add1~9 ) # (GND)))
// \DC|num|Add1~11  = CARRY((!\DC|num|Add1~9 ) # (!\DC|num|yOffset [5]))

	.dataa(\DC|num|yOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add1~9 ),
	.combout(\DC|num|Add1~10_combout ),
	.cout(\DC|num|Add1~11 ));
// synopsys translate_off
defparam \DC|num|Add1~10 .lut_mask = 16'h5A5F;
defparam \DC|num|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N6
cycloneive_lcell_comb \DC|num|Selector812~0 (
// Equation(s):
// \DC|num|Selector812~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|yOffset [5]) # ((\DC|num|Add1~10_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add1~10_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add1~10_combout ),
	.datac(\DC|num|yOffset [5]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector812~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector812~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector812~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N7
dffeas \DC|num|yOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector812~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[5] .is_wysiwyg = "true";
defparam \DC|num|yOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N20
cycloneive_lcell_comb \DC|num|Add1~12 (
// Equation(s):
// \DC|num|Add1~12_combout  = \DC|num|yOffset [6] $ (!\DC|num|Add1~11 )

	.dataa(gnd),
	.datab(\DC|num|yOffset [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|num|Add1~11 ),
	.combout(\DC|num|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add1~12 .lut_mask = 16'hC3C3;
defparam \DC|num|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N0
cycloneive_lcell_comb \DC|num|Selector811~0 (
// Equation(s):
// \DC|num|Selector811~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|yOffset [6]) # ((\DC|num|Add1~12_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add1~12_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add1~12_combout ),
	.datac(\DC|num|yOffset [6]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector811~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector811~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector811~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N1
dffeas \DC|num|yOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector811~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[6] .is_wysiwyg = "true";
defparam \DC|num|yOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N26
cycloneive_lcell_comb \DC|num|LessThan1~1 (
// Equation(s):
// \DC|num|LessThan1~1_combout  = (\DC|num|yOffset [5]) # ((\DC|num|yOffset [4]) # (\DC|num|yOffset [6]))

	.dataa(\DC|num|yOffset [5]),
	.datab(gnd),
	.datac(\DC|num|yOffset [4]),
	.datad(\DC|num|yOffset [6]),
	.cin(gnd),
	.combout(\DC|num|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan1~1 .lut_mask = 16'hFFFA;
defparam \DC|num|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N30
cycloneive_lcell_comb \DC|num|Add0~3 (
// Equation(s):
// \DC|num|Add0~3_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|LessThan1~0_combout ) # (\DC|num|LessThan1~1_combout )))

	.dataa(\DC|num|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\DC|num|LessThan1~1_combout ),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~3 .lut_mask = 16'hFA00;
defparam \DC|num|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N18
cycloneive_lcell_comb \DC|num|Add0~5 (
// Equation(s):
// \DC|num|Add0~5_combout  = (\DC|num|xOffset [1] & (!\DC|num|Add0~1 )) # (!\DC|num|xOffset [1] & ((\DC|num|Add0~1 ) # (GND)))
// \DC|num|Add0~6  = CARRY((!\DC|num|Add0~1 ) # (!\DC|num|xOffset [1]))

	.dataa(\DC|num|xOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~1 ),
	.combout(\DC|num|Add0~5_combout ),
	.cout(\DC|num|Add0~6 ));
// synopsys translate_off
defparam \DC|num|Add0~5 .lut_mask = 16'h5A5F;
defparam \DC|num|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N20
cycloneive_lcell_comb \DC|num|Add0~8 (
// Equation(s):
// \DC|num|Add0~8_combout  = (\DC|num|xOffset [2] & (\DC|num|Add0~6  $ (GND))) # (!\DC|num|xOffset [2] & (!\DC|num|Add0~6  & VCC))
// \DC|num|Add0~9  = CARRY((\DC|num|xOffset [2] & !\DC|num|Add0~6 ))

	.dataa(gnd),
	.datab(\DC|num|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~6 ),
	.combout(\DC|num|Add0~8_combout ),
	.cout(\DC|num|Add0~9 ));
// synopsys translate_off
defparam \DC|num|Add0~8 .lut_mask = 16'hC30C;
defparam \DC|num|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N8
cycloneive_lcell_comb \DC|num|Add0~10 (
// Equation(s):
// \DC|num|Add0~10_combout  = (\DC|num|Add0~8_combout  & (\DC|num|LessThan0~0_combout  & (\DC|num|LessThan0~1_combout  & \DC|num|current_state.DRAW~q )))

	.dataa(\DC|num|Add0~8_combout ),
	.datab(\DC|num|LessThan0~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~10 .lut_mask = 16'h8000;
defparam \DC|num|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N28
cycloneive_lcell_comb \DC|num|Selector808~0 (
// Equation(s):
// \DC|num|Selector808~0_combout  = (\DC|num|Add0~10_combout ) # ((\DC|num|xOffset [2] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~4_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add0~10_combout ),
	.datac(\DC|num|xOffset [2]),
	.datad(\DC|num|Add0~4_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector808~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector808~0 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector808~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N29
dffeas \DC|num|xOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector808~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[2] .is_wysiwyg = "true";
defparam \DC|num|xOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N22
cycloneive_lcell_comb \DC|num|Add0~11 (
// Equation(s):
// \DC|num|Add0~11_combout  = (\DC|num|xOffset [3] & (!\DC|num|Add0~9 )) # (!\DC|num|xOffset [3] & ((\DC|num|Add0~9 ) # (GND)))
// \DC|num|Add0~12  = CARRY((!\DC|num|Add0~9 ) # (!\DC|num|xOffset [3]))

	.dataa(\DC|num|xOffset [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~9 ),
	.combout(\DC|num|Add0~11_combout ),
	.cout(\DC|num|Add0~12 ));
// synopsys translate_off
defparam \DC|num|Add0~11 .lut_mask = 16'h5A5F;
defparam \DC|num|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N2
cycloneive_lcell_comb \DC|num|Add0~13 (
// Equation(s):
// \DC|num|Add0~13_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|Add0~11_combout  & (\DC|num|LessThan0~1_combout  & \DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|Add0~11_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~13 .lut_mask = 16'h8000;
defparam \DC|num|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N14
cycloneive_lcell_comb \DC|num|Selector807~0 (
// Equation(s):
// \DC|num|Selector807~0_combout  = (\DC|num|Add0~13_combout ) # ((\DC|num|xOffset [3] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~4_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add0~13_combout ),
	.datac(\DC|num|xOffset [3]),
	.datad(\DC|num|Add0~4_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector807~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector807~0 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector807~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N15
dffeas \DC|num|xOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector807~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[3] .is_wysiwyg = "true";
defparam \DC|num|xOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N24
cycloneive_lcell_comb \DC|num|Add0~14 (
// Equation(s):
// \DC|num|Add0~14_combout  = (\DC|num|xOffset [4] & (\DC|num|Add0~12  $ (GND))) # (!\DC|num|xOffset [4] & (!\DC|num|Add0~12  & VCC))
// \DC|num|Add0~15  = CARRY((\DC|num|xOffset [4] & !\DC|num|Add0~12 ))

	.dataa(gnd),
	.datab(\DC|num|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~12 ),
	.combout(\DC|num|Add0~14_combout ),
	.cout(\DC|num|Add0~15 ));
// synopsys translate_off
defparam \DC|num|Add0~14 .lut_mask = 16'hC30C;
defparam \DC|num|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N20
cycloneive_lcell_comb \DC|num|Add0~16 (
// Equation(s):
// \DC|num|Add0~16_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|LessThan0~0_combout  & (\DC|num|LessThan0~1_combout  & \DC|num|Add0~14_combout )))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|LessThan0~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|Add0~14_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~16 .lut_mask = 16'h8000;
defparam \DC|num|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N0
cycloneive_lcell_comb \DC|num|Selector806~0 (
// Equation(s):
// \DC|num|Selector806~0_combout  = (\DC|num|Add0~16_combout ) # ((\DC|num|xOffset [4] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~3_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add0~16_combout ),
	.datac(\DC|num|xOffset [4]),
	.datad(\DC|num|Add0~3_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector806~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector806~0 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector806~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N1
dffeas \DC|num|xOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector806~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[4] .is_wysiwyg = "true";
defparam \DC|num|xOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N26
cycloneive_lcell_comb \DC|num|Add0~17 (
// Equation(s):
// \DC|num|Add0~17_combout  = (\DC|num|xOffset [5] & (!\DC|num|Add0~15 )) # (!\DC|num|xOffset [5] & ((\DC|num|Add0~15 ) # (GND)))
// \DC|num|Add0~18  = CARRY((!\DC|num|Add0~15 ) # (!\DC|num|xOffset [5]))

	.dataa(\DC|num|xOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~15 ),
	.combout(\DC|num|Add0~17_combout ),
	.cout(\DC|num|Add0~18 ));
// synopsys translate_off
defparam \DC|num|Add0~17 .lut_mask = 16'h5A5F;
defparam \DC|num|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N2
cycloneive_lcell_comb \DC|num|Selector805~0 (
// Equation(s):
// \DC|num|Selector805~0_combout  = (\DC|num|Add0~17_combout  & (\DC|num|LessThan0~1_combout  & (\DC|num|current_state.DRAW~q  & \DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|Add0~17_combout ),
	.datab(\DC|num|LessThan0~1_combout ),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector805~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector805~0 .lut_mask = 16'h8000;
defparam \DC|num|Selector805~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N10
cycloneive_lcell_comb \DC|num|Selector805~1 (
// Equation(s):
// \DC|num|Selector805~1_combout  = (\DC|num|Selector805~0_combout ) # ((\DC|num|xOffset [5] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~3_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Selector805~0_combout ),
	.datac(\DC|num|xOffset [5]),
	.datad(\DC|num|Add0~3_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector805~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector805~1 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector805~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N11
dffeas \DC|num|xOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector805~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[5] .is_wysiwyg = "true";
defparam \DC|num|xOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N28
cycloneive_lcell_comb \DC|num|Add0~19 (
// Equation(s):
// \DC|num|Add0~19_combout  = (\DC|num|xOffset [6] & (\DC|num|Add0~18  $ (GND))) # (!\DC|num|xOffset [6] & (!\DC|num|Add0~18  & VCC))
// \DC|num|Add0~20  = CARRY((\DC|num|xOffset [6] & !\DC|num|Add0~18 ))

	.dataa(\DC|num|xOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add0~18 ),
	.combout(\DC|num|Add0~19_combout ),
	.cout(\DC|num|Add0~20 ));
// synopsys translate_off
defparam \DC|num|Add0~19 .lut_mask = 16'hA50A;
defparam \DC|num|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N4
cycloneive_lcell_comb \DC|num|Selector804~0 (
// Equation(s):
// \DC|num|Selector804~0_combout  = (\DC|num|LessThan0~0_combout  & (\DC|num|current_state.DRAW~q  & (\DC|num|LessThan0~1_combout  & \DC|num|Add0~19_combout )))

	.dataa(\DC|num|LessThan0~0_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|Add0~19_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector804~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector804~0 .lut_mask = 16'h8000;
defparam \DC|num|Selector804~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N12
cycloneive_lcell_comb \DC|num|Selector804~1 (
// Equation(s):
// \DC|num|Selector804~1_combout  = (\DC|num|Selector804~0_combout ) # ((\DC|num|xOffset [6] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~3_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Selector804~0_combout ),
	.datac(\DC|num|xOffset [6]),
	.datad(\DC|num|Add0~3_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector804~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector804~1 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector804~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N13
dffeas \DC|num|xOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector804~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[6] .is_wysiwyg = "true";
defparam \DC|num|xOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N30
cycloneive_lcell_comb \DC|num|Add0~21 (
// Equation(s):
// \DC|num|Add0~21_combout  = \DC|num|Add0~20  $ (\DC|num|xOffset [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|xOffset [7]),
	.cin(\DC|num|Add0~20 ),
	.combout(\DC|num|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~21 .lut_mask = 16'h0FF0;
defparam \DC|num|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N14
cycloneive_lcell_comb \DC|num|Selector803~0 (
// Equation(s):
// \DC|num|Selector803~0_combout  = (\DC|num|Add0~21_combout  & (\DC|num|LessThan0~1_combout  & (\DC|num|current_state.DRAW~q  & \DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|Add0~21_combout ),
	.datab(\DC|num|LessThan0~1_combout ),
	.datac(\DC|num|current_state.DRAW~q ),
	.datad(\DC|num|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector803~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector803~0 .lut_mask = 16'h8000;
defparam \DC|num|Selector803~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N6
cycloneive_lcell_comb \DC|num|Selector803~1 (
// Equation(s):
// \DC|num|Selector803~1_combout  = (\DC|num|Selector803~0_combout ) # ((\DC|num|xOffset [7] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~3_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Selector803~0_combout ),
	.datac(\DC|num|xOffset [7]),
	.datad(\DC|num|Add0~3_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector803~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector803~1 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector803~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N7
dffeas \DC|num|xOffset[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector803~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[7] .is_wysiwyg = "true";
defparam \DC|num|xOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N8
cycloneive_lcell_comb \DC|num|LessThan0~1 (
// Equation(s):
// \DC|num|LessThan0~1_combout  = (!\DC|num|xOffset [6] & (!\DC|num|xOffset [4] & (!\DC|num|xOffset [7] & !\DC|num|xOffset [5])))

	.dataa(\DC|num|xOffset [6]),
	.datab(\DC|num|xOffset [4]),
	.datac(\DC|num|xOffset [7]),
	.datad(\DC|num|xOffset [5]),
	.cin(gnd),
	.combout(\DC|num|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan0~1 .lut_mask = 16'h0001;
defparam \DC|num|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N4
cycloneive_lcell_comb \DC|num|Add0~4 (
// Equation(s):
// \DC|num|Add0~4_combout  = (\DC|num|Add0~3_combout  & ((!\DC|num|LessThan0~1_combout ) # (!\DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|Add0~3_combout ),
	.datab(\DC|num|LessThan0~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|num|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~4 .lut_mask = 16'h2A2A;
defparam \DC|num|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N16
cycloneive_lcell_comb \DC|num|Add0~0 (
// Equation(s):
// \DC|num|Add0~0_combout  = \DC|num|xOffset [0] $ (VCC)
// \DC|num|Add0~1  = CARRY(\DC|num|xOffset [0])

	.dataa(gnd),
	.datab(\DC|num|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|Add0~0_combout ),
	.cout(\DC|num|Add0~1 ));
// synopsys translate_off
defparam \DC|num|Add0~0 .lut_mask = 16'h33CC;
defparam \DC|num|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N26
cycloneive_lcell_comb \DC|num|Add0~2 (
// Equation(s):
// \DC|num|Add0~2_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|Add0~0_combout  & (\DC|num|LessThan0~1_combout  & \DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|Add0~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~2 .lut_mask = 16'h8000;
defparam \DC|num|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N24
cycloneive_lcell_comb \DC|num|Selector810~0 (
// Equation(s):
// \DC|num|Selector810~0_combout  = (\DC|num|Add0~2_combout ) # ((\DC|num|xOffset [0] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~4_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add0~4_combout ),
	.datac(\DC|num|xOffset [0]),
	.datad(\DC|num|Add0~2_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector810~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector810~0 .lut_mask = 16'hFFE0;
defparam \DC|num|Selector810~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N25
dffeas \DC|num|xOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector810~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[0] .is_wysiwyg = "true";
defparam \DC|num|xOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N22
cycloneive_lcell_comb \DC|num|Add0~7 (
// Equation(s):
// \DC|num|Add0~7_combout  = (\DC|num|current_state.DRAW~q  & (\DC|num|Add0~5_combout  & (\DC|num|LessThan0~1_combout  & \DC|num|LessThan0~0_combout )))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|Add0~5_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add0~7 .lut_mask = 16'h8000;
defparam \DC|num|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N10
cycloneive_lcell_comb \DC|num|Selector809~0 (
// Equation(s):
// \DC|num|Selector809~0_combout  = (\DC|num|Add0~7_combout ) # ((\DC|num|xOffset [1] & ((\DC|num|current_state.LOAD~q ) # (\DC|num|Add0~4_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add0~7_combout ),
	.datac(\DC|num|xOffset [1]),
	.datad(\DC|num|Add0~4_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector809~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector809~0 .lut_mask = 16'hFCEC;
defparam \DC|num|Selector809~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N11
dffeas \DC|num|xOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector809~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOffset[1] .is_wysiwyg = "true";
defparam \DC|num|xOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N0
cycloneive_lcell_comb \DC|num|LessThan0~0 (
// Equation(s):
// \DC|num|LessThan0~0_combout  = (((!\DC|num|xOffset [0]) # (!\DC|num|xOffset [3])) # (!\DC|num|xOffset [2])) # (!\DC|num|xOffset [1])

	.dataa(\DC|num|xOffset [1]),
	.datab(\DC|num|xOffset [2]),
	.datac(\DC|num|xOffset [3]),
	.datad(\DC|num|xOffset [0]),
	.cin(gnd),
	.combout(\DC|num|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \DC|num|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N4
cycloneive_lcell_comb \DC|num|yOffset~0 (
// Equation(s):
// \DC|num|yOffset~0_combout  = (\DC|num|LessThan1~0_combout ) # ((\DC|num|LessThan1~1_combout ) # ((\DC|num|LessThan0~0_combout  & \DC|num|LessThan0~1_combout )))

	.dataa(\DC|num|LessThan1~0_combout ),
	.datab(\DC|num|LessThan0~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|num|yOffset~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|yOffset~0 .lut_mask = 16'hFFEA;
defparam \DC|num|yOffset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N8
cycloneive_lcell_comb \DC|num|Add1~0 (
// Equation(s):
// \DC|num|Add1~0_combout  = (\DC|num|yOffset~0_combout  & (\DC|num|yOffset [0] & VCC)) # (!\DC|num|yOffset~0_combout  & (\DC|num|yOffset [0] $ (VCC)))
// \DC|num|Add1~1  = CARRY((!\DC|num|yOffset~0_combout  & \DC|num|yOffset [0]))

	.dataa(\DC|num|yOffset~0_combout ),
	.datab(\DC|num|yOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|Add1~0_combout ),
	.cout(\DC|num|Add1~1 ));
// synopsys translate_off
defparam \DC|num|Add1~0 .lut_mask = 16'h9944;
defparam \DC|num|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N2
cycloneive_lcell_comb \DC|num|Selector817~0 (
// Equation(s):
// \DC|num|Selector817~0_combout  = (\DC|num|Add1~0_combout  & ((\DC|num|current_state.DRAW~q ) # ((\DC|num|yOffset [0] & \DC|num|current_state.LOAD~q )))) # (!\DC|num|Add1~0_combout  & (((\DC|num|yOffset [0] & \DC|num|current_state.LOAD~q ))))

	.dataa(\DC|num|Add1~0_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|yOffset [0]),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector817~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector817~0 .lut_mask = 16'hF888;
defparam \DC|num|Selector817~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N3
dffeas \DC|num|yOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector817~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[0] .is_wysiwyg = "true";
defparam \DC|num|yOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N22
cycloneive_lcell_comb \DC|num|Selector816~0 (
// Equation(s):
// \DC|num|Selector816~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add1~2_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|yOffset [1])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|yOffset [1])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yOffset [1]),
	.datad(\DC|num|Add1~2_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector816~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector816~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector816~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N23
dffeas \DC|num|yOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector816~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOffset[1] .is_wysiwyg = "true";
defparam \DC|num|yOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N22
cycloneive_lcell_comb \DC|num|LessThan1~0 (
// Equation(s):
// \DC|num|LessThan1~0_combout  = (\DC|num|yOffset [1] & (\DC|num|yOffset [2] & (\DC|num|yOffset [3] & \DC|num|yOffset [0])))

	.dataa(\DC|num|yOffset [1]),
	.datab(\DC|num|yOffset [2]),
	.datac(\DC|num|yOffset [3]),
	.datad(\DC|num|yOffset [0]),
	.cin(gnd),
	.combout(\DC|num|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|LessThan1~0 .lut_mask = 16'h8000;
defparam \DC|num|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N24
cycloneive_lcell_comb \DC|num|done~0 (
// Equation(s):
// \DC|num|done~0_combout  = (\DC|num|LessThan1~0_combout  & (((!\DC|num|LessThan0~1_combout )) # (!\DC|num|LessThan0~0_combout ))) # (!\DC|num|LessThan1~0_combout  & (\DC|num|LessThan1~1_combout  & ((!\DC|num|LessThan0~1_combout ) # 
// (!\DC|num|LessThan0~0_combout ))))

	.dataa(\DC|num|LessThan1~0_combout ),
	.datab(\DC|num|LessThan0~0_combout ),
	.datac(\DC|num|LessThan0~1_combout ),
	.datad(\DC|num|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\DC|num|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|done~0 .lut_mask = 16'h3F2A;
defparam \DC|num|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y25_N25
dffeas \DC|num|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DC|num|current_state.DRAW~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|done .is_wysiwyg = "true";
defparam \DC|num|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N22
cycloneive_lcell_comb \FSM|Mux2~0 (
// Equation(s):
// \FSM|Mux2~0_combout  = (!\FSM|current_state[1]~_Duplicate_1_q  & (\FSM|current_state[0]~_Duplicate_1_q  & ((\DC|num|done~q ) # (!\FSM|current_state[2]~_Duplicate_1_q ))))

	.dataa(\FSM|current_state[1]~_Duplicate_1_q ),
	.datab(\FSM|current_state[2]~_Duplicate_1_q ),
	.datac(\FSM|current_state[0]~_Duplicate_1_q ),
	.datad(\DC|num|done~q ),
	.cin(gnd),
	.combout(\FSM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux2~0 .lut_mask = 16'h5010;
defparam \FSM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N8
cycloneive_lcell_comb \FSM|Mux2~1 (
// Equation(s):
// \FSM|Mux2~1_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|Mux2~0_combout ) # ((\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|Mux3~0_combout ))))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(\FSM|Mux2~0_combout ),
	.datad(\FSM|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FSM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux2~1 .lut_mask = 16'h5054;
defparam \FSM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N0
cycloneive_lcell_comb \FSM|current_state~3 (
// Equation(s):
// \FSM|current_state~3_combout  = (\FSM|Mux2~1_combout  & \SW[16]~input_o )

	.dataa(gnd),
	.datab(\FSM|Mux2~1_combout ),
	.datac(\SW[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|current_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~3 .lut_mask = 16'hC0C0;
defparam \FSM|current_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N1
dffeas \FSM|current_state[1]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N12
cycloneive_lcell_comb \FSM|drawBlank~0 (
// Equation(s):
// \FSM|drawBlank~0_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & (\FSM|current_state[1]~_Duplicate_1_q  & !\FSM|current_state[2]~_Duplicate_1_q ))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|drawBlank~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|drawBlank~0 .lut_mask = 16'h0044;
defparam \FSM|drawBlank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N13
dffeas \FSM|drawBlank (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|drawBlank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|drawBlank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|drawBlank .is_wysiwyg = "true";
defparam \FSM|drawBlank .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N24
cycloneive_lcell_comb \DC|blank|current_state~6 (
// Equation(s):
// \DC|blank|current_state~6_combout  = (!\DC|blank|current_state.DONE~q  & (\SW[16]~input_o  & ((\FSM|drawBlank~q ) # (\DC|blank|current_state.NO_DRAW~q ))))

	.dataa(\FSM|drawBlank~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|current_state.NO_DRAW~q ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|current_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|current_state~6 .lut_mask = 16'h3200;
defparam \DC|blank|current_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N25
dffeas \DC|blank|current_state.NO_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|current_state.NO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|current_state.NO_DRAW .is_wysiwyg = "true";
defparam \DC|blank|current_state.NO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N8
cycloneive_lcell_comb \DC|blank|Selector1~0 (
// Equation(s):
// \DC|blank|Selector1~0_combout  = (\FSM|drawBlank~q  & (((\DC|blank|current_state.DRAW~q  & !\DC|blank|done~q )) # (!\DC|blank|current_state.NO_DRAW~q ))) # (!\FSM|drawBlank~q  & (((\DC|blank|current_state.DRAW~q  & !\DC|blank|done~q ))))

	.dataa(\FSM|drawBlank~q ),
	.datab(\DC|blank|current_state.NO_DRAW~q ),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|done~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector1~0 .lut_mask = 16'h22F2;
defparam \DC|blank|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N9
dffeas \DC|blank|current_state.DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|current_state.DRAW .is_wysiwyg = "true";
defparam \DC|blank|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N28
cycloneive_lcell_comb \DC|blank|current_state~5 (
// Equation(s):
// \DC|blank|current_state~5_combout  = (\DC|blank|done~q  & (\DC|blank|current_state.DRAW~q  & \SW[16]~input_o ))

	.dataa(\DC|blank|done~q ),
	.datab(gnd),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|current_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|current_state~5 .lut_mask = 16'hA000;
defparam \DC|blank|current_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N29
dffeas \DC|blank|current_state.DONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|current_state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|current_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|current_state.DONE .is_wysiwyg = "true";
defparam \DC|blank|current_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N12
cycloneive_lcell_comb \DC|blank|Selector5~0 (
// Equation(s):
// \DC|blank|Selector5~0_combout  = (\DC|blank|Selector35~0_combout ) # (\DC|blank|current_state.DONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|blank|Selector35~0_combout ),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector5~0 .lut_mask = 16'hFFF0;
defparam \DC|blank|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N10
cycloneive_lcell_comb \DC|blank|Add0~2 (
// Equation(s):
// \DC|blank|Add0~2_combout  = \DC|blank|xOffset [0] $ (VCC)
// \DC|blank|Add0~3  = CARRY(\DC|blank|xOffset [0])

	.dataa(gnd),
	.datab(\DC|blank|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add0~2_combout ),
	.cout(\DC|blank|Add0~3 ));
// synopsys translate_off
defparam \DC|blank|Add0~2 .lut_mask = 16'h33CC;
defparam \DC|blank|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N18
cycloneive_lcell_comb \DC|blank|Add0~10 (
// Equation(s):
// \DC|blank|Add0~10_combout  = (\DC|blank|xOffset [4] & (\DC|blank|Add0~9  $ (GND))) # (!\DC|blank|xOffset [4] & (!\DC|blank|Add0~9  & VCC))
// \DC|blank|Add0~11  = CARRY((\DC|blank|xOffset [4] & !\DC|blank|Add0~9 ))

	.dataa(\DC|blank|xOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~9 ),
	.combout(\DC|blank|Add0~10_combout ),
	.cout(\DC|blank|Add0~11 ));
// synopsys translate_off
defparam \DC|blank|Add0~10 .lut_mask = 16'hA50A;
defparam \DC|blank|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N20
cycloneive_lcell_comb \DC|blank|Add0~17 (
// Equation(s):
// \DC|blank|Add0~17_combout  = (\DC|blank|xOffset [5] & (!\DC|blank|Add0~11 )) # (!\DC|blank|xOffset [5] & ((\DC|blank|Add0~11 ) # (GND)))
// \DC|blank|Add0~18  = CARRY((!\DC|blank|Add0~11 ) # (!\DC|blank|xOffset [5]))

	.dataa(gnd),
	.datab(\DC|blank|xOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~11 ),
	.combout(\DC|blank|Add0~17_combout ),
	.cout(\DC|blank|Add0~18 ));
// synopsys translate_off
defparam \DC|blank|Add0~17 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N12
cycloneive_lcell_comb \DC|blank|Add1~8 (
// Equation(s):
// \DC|blank|Add1~8_combout  = (\DC|blank|yOffset [4] & (\DC|blank|Add1~7  $ (GND))) # (!\DC|blank|yOffset [4] & (!\DC|blank|Add1~7  & VCC))
// \DC|blank|Add1~9  = CARRY((\DC|blank|yOffset [4] & !\DC|blank|Add1~7 ))

	.dataa(\DC|blank|yOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~7 ),
	.combout(\DC|blank|Add1~8_combout ),
	.cout(\DC|blank|Add1~9 ));
// synopsys translate_off
defparam \DC|blank|Add1~8 .lut_mask = 16'hA50A;
defparam \DC|blank|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N14
cycloneive_lcell_comb \DC|blank|Add1~10 (
// Equation(s):
// \DC|blank|Add1~10_combout  = (\DC|blank|yOffset [5] & (!\DC|blank|Add1~9 )) # (!\DC|blank|yOffset [5] & ((\DC|blank|Add1~9 ) # (GND)))
// \DC|blank|Add1~11  = CARRY((!\DC|blank|Add1~9 ) # (!\DC|blank|yOffset [5]))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~9 ),
	.combout(\DC|blank|Add1~10_combout ),
	.cout(\DC|blank|Add1~11 ));
// synopsys translate_off
defparam \DC|blank|Add1~10 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N0
cycloneive_lcell_comb \DC|blank|Selector11~0 (
// Equation(s):
// \DC|blank|Selector11~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [5]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~10_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~10_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [5]),
	.datad(\DC|blank|Add1~10_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector11~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N1
dffeas \DC|blank|yOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[5] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N24
cycloneive_lcell_comb \DC|blank|LessThan1~0 (
// Equation(s):
// \DC|blank|LessThan1~0_combout  = (!\DC|blank|yOffset [3] & (((!\DC|blank|yOffset [2]) # (!\DC|blank|yOffset [0])) # (!\DC|blank|yOffset [1])))

	.dataa(\DC|blank|yOffset [3]),
	.datab(\DC|blank|yOffset [1]),
	.datac(\DC|blank|yOffset [0]),
	.datad(\DC|blank|yOffset [2]),
	.cin(gnd),
	.combout(\DC|blank|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan1~0 .lut_mask = 16'h1555;
defparam \DC|blank|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N16
cycloneive_lcell_comb \DC|blank|Add1~12 (
// Equation(s):
// \DC|blank|Add1~12_combout  = \DC|blank|Add1~11  $ (!\DC|blank|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|yOffset [6]),
	.cin(\DC|blank|Add1~11 ),
	.combout(\DC|blank|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add1~12 .lut_mask = 16'hF00F;
defparam \DC|blank|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N26
cycloneive_lcell_comb \DC|blank|Selector10~0 (
// Equation(s):
// \DC|blank|Selector10~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [6]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~12_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~12_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [6]),
	.datad(\DC|blank|Add1~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector10~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N27
dffeas \DC|blank|yOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[6] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N20
cycloneive_lcell_comb \DC|blank|LessThan1~1 (
// Equation(s):
// \DC|blank|LessThan1~1_combout  = (!\DC|blank|yOffset [6] & (((!\DC|blank|yOffset [4] & \DC|blank|LessThan1~0_combout )) # (!\DC|blank|yOffset [5])))

	.dataa(\DC|blank|yOffset [4]),
	.datab(\DC|blank|yOffset [5]),
	.datac(\DC|blank|LessThan1~0_combout ),
	.datad(\DC|blank|yOffset [6]),
	.cin(gnd),
	.combout(\DC|blank|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan1~1 .lut_mask = 16'h0073;
defparam \DC|blank|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N0
cycloneive_lcell_comb \DC|blank|LessThan0~0 (
// Equation(s):
// \DC|blank|LessThan0~0_combout  = (!\DC|blank|xOffset [3] & (((!\DC|blank|xOffset [1]) # (!\DC|blank|xOffset [2])) # (!\DC|blank|xOffset [0])))

	.dataa(\DC|blank|xOffset [0]),
	.datab(\DC|blank|xOffset [2]),
	.datac(\DC|blank|xOffset [3]),
	.datad(\DC|blank|xOffset [1]),
	.cin(gnd),
	.combout(\DC|blank|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan0~0 .lut_mask = 16'h070F;
defparam \DC|blank|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N30
cycloneive_lcell_comb \DC|blank|yOffset~0 (
// Equation(s):
// \DC|blank|yOffset~0_combout  = (\DC|blank|LessThan1~1_combout  & (((\DC|blank|xOffset [4] & !\DC|blank|LessThan0~0_combout )) # (!\DC|blank|LessThan0~1_combout )))

	.dataa(\DC|blank|xOffset [4]),
	.datab(\DC|blank|LessThan1~1_combout ),
	.datac(\DC|blank|LessThan0~1_combout ),
	.datad(\DC|blank|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|yOffset~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|yOffset~0 .lut_mask = 16'h0C8C;
defparam \DC|blank|yOffset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N4
cycloneive_lcell_comb \DC|blank|Add1~0 (
// Equation(s):
// \DC|blank|Add1~0_combout  = (\DC|blank|yOffset [0] & (\DC|blank|yOffset~0_combout  $ (VCC))) # (!\DC|blank|yOffset [0] & (\DC|blank|yOffset~0_combout  & VCC))
// \DC|blank|Add1~1  = CARRY((\DC|blank|yOffset [0] & \DC|blank|yOffset~0_combout ))

	.dataa(\DC|blank|yOffset [0]),
	.datab(\DC|blank|yOffset~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add1~0_combout ),
	.cout(\DC|blank|Add1~1 ));
// synopsys translate_off
defparam \DC|blank|Add1~0 .lut_mask = 16'h6688;
defparam \DC|blank|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N26
cycloneive_lcell_comb \DC|blank|Selector16~0 (
// Equation(s):
// \DC|blank|Selector16~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [0]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~0_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~0_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [0]),
	.datad(\DC|blank|Add1~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector16~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N27
dffeas \DC|blank|yOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[0] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N6
cycloneive_lcell_comb \DC|blank|Add1~2 (
// Equation(s):
// \DC|blank|Add1~2_combout  = (\DC|blank|yOffset [1] & (!\DC|blank|Add1~1 )) # (!\DC|blank|yOffset [1] & ((\DC|blank|Add1~1 ) # (GND)))
// \DC|blank|Add1~3  = CARRY((!\DC|blank|Add1~1 ) # (!\DC|blank|yOffset [1]))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~1 ),
	.combout(\DC|blank|Add1~2_combout ),
	.cout(\DC|blank|Add1~3 ));
// synopsys translate_off
defparam \DC|blank|Add1~2 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N18
cycloneive_lcell_comb \DC|blank|Selector15~0 (
// Equation(s):
// \DC|blank|Selector15~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [1]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~2_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~2_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [1]),
	.datad(\DC|blank|Add1~2_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector15~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N19
dffeas \DC|blank|yOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[1] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N8
cycloneive_lcell_comb \DC|blank|Add1~4 (
// Equation(s):
// \DC|blank|Add1~4_combout  = (\DC|blank|yOffset [2] & (\DC|blank|Add1~3  $ (GND))) # (!\DC|blank|yOffset [2] & (!\DC|blank|Add1~3  & VCC))
// \DC|blank|Add1~5  = CARRY((\DC|blank|yOffset [2] & !\DC|blank|Add1~3 ))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~3 ),
	.combout(\DC|blank|Add1~4_combout ),
	.cout(\DC|blank|Add1~5 ));
// synopsys translate_off
defparam \DC|blank|Add1~4 .lut_mask = 16'hC30C;
defparam \DC|blank|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N28
cycloneive_lcell_comb \DC|blank|Selector14~0 (
// Equation(s):
// \DC|blank|Selector14~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [2]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~4_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~4_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [2]),
	.datad(\DC|blank|Add1~4_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector14~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N29
dffeas \DC|blank|yOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[2] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N10
cycloneive_lcell_comb \DC|blank|Add1~6 (
// Equation(s):
// \DC|blank|Add1~6_combout  = (\DC|blank|yOffset [3] & (!\DC|blank|Add1~5 )) # (!\DC|blank|yOffset [3] & ((\DC|blank|Add1~5 ) # (GND)))
// \DC|blank|Add1~7  = CARRY((!\DC|blank|Add1~5 ) # (!\DC|blank|yOffset [3]))

	.dataa(\DC|blank|yOffset [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add1~5 ),
	.combout(\DC|blank|Add1~6_combout ),
	.cout(\DC|blank|Add1~7 ));
// synopsys translate_off
defparam \DC|blank|Add1~6 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N30
cycloneive_lcell_comb \DC|blank|Selector13~0 (
// Equation(s):
// \DC|blank|Selector13~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [3]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~6_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~6_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [3]),
	.datad(\DC|blank|Add1~6_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector13~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y22_N31
dffeas \DC|blank|yOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[3] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N4
cycloneive_lcell_comb \DC|blank|Selector12~0 (
// Equation(s):
// \DC|blank|Selector12~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOffset [4]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add1~8_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add1~8_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [4]),
	.datad(\DC|blank|Add1~8_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector12~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N5
dffeas \DC|blank|yOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOffset[4] .is_wysiwyg = "true";
defparam \DC|blank|yOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N2
cycloneive_lcell_comb \DC|blank|Add0~0 (
// Equation(s):
// \DC|blank|Add0~0_combout  = (\DC|blank|yOffset [5] & ((\DC|blank|yOffset [4]) # (!\DC|blank|LessThan1~0_combout )))

	.dataa(\DC|blank|yOffset [4]),
	.datab(\DC|blank|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\DC|blank|yOffset [5]),
	.cin(gnd),
	.combout(\DC|blank|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~0 .lut_mask = 16'hBB00;
defparam \DC|blank|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y22_N22
cycloneive_lcell_comb \DC|blank|Selector4~3 (
// Equation(s):
// \DC|blank|Selector4~3_combout  = (\DC|blank|current_state.DONE~q ) # ((\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add0~0_combout ) # (\DC|blank|yOffset [6]))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|Add0~0_combout ),
	.datad(\DC|blank|yOffset [6]),
	.cin(gnd),
	.combout(\DC|blank|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector4~3 .lut_mask = 16'hEEEA;
defparam \DC|blank|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N0
cycloneive_lcell_comb \DC|blank|Selector4~2 (
// Equation(s):
// \DC|blank|Selector4~2_combout  = (\DC|blank|Add0~17_combout  & ((\DC|blank|Add0~12_combout ) # ((\DC|blank|Selector4~3_combout  & \DC|blank|xOffset [5])))) # (!\DC|blank|Add0~17_combout  & (\DC|blank|Selector4~3_combout  & (\DC|blank|xOffset [5])))

	.dataa(\DC|blank|Add0~17_combout ),
	.datab(\DC|blank|Selector4~3_combout ),
	.datac(\DC|blank|xOffset [5]),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector4~2 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N1
dffeas \DC|blank|xOffset[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[5] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N22
cycloneive_lcell_comb \DC|blank|Add0~19 (
// Equation(s):
// \DC|blank|Add0~19_combout  = (\DC|blank|xOffset [6] & (\DC|blank|Add0~18  $ (GND))) # (!\DC|blank|xOffset [6] & (!\DC|blank|Add0~18  & VCC))
// \DC|blank|Add0~20  = CARRY((\DC|blank|xOffset [6] & !\DC|blank|Add0~18 ))

	.dataa(\DC|blank|xOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~18 ),
	.combout(\DC|blank|Add0~19_combout ),
	.cout(\DC|blank|Add0~20 ));
// synopsys translate_off
defparam \DC|blank|Add0~19 .lut_mask = 16'hA50A;
defparam \DC|blank|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N26
cycloneive_lcell_comb \DC|blank|Selector3~2 (
// Equation(s):
// \DC|blank|Selector3~2_combout  = (\DC|blank|Add0~19_combout  & ((\DC|blank|Add0~12_combout ) # ((\DC|blank|Selector4~3_combout  & \DC|blank|xOffset [6])))) # (!\DC|blank|Add0~19_combout  & (\DC|blank|Selector4~3_combout  & (\DC|blank|xOffset [6])))

	.dataa(\DC|blank|Add0~19_combout ),
	.datab(\DC|blank|Selector4~3_combout ),
	.datac(\DC|blank|xOffset [6]),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector3~2 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N27
dffeas \DC|blank|xOffset[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[6] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N24
cycloneive_lcell_comb \DC|blank|Add0~21 (
// Equation(s):
// \DC|blank|Add0~21_combout  = \DC|blank|xOffset [7] $ (\DC|blank|Add0~20 )

	.dataa(gnd),
	.datab(\DC|blank|xOffset [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|blank|Add0~20 ),
	.combout(\DC|blank|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~21 .lut_mask = 16'h3C3C;
defparam \DC|blank|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N4
cycloneive_lcell_comb \DC|blank|Selector2~2 (
// Equation(s):
// \DC|blank|Selector2~2_combout  = (\DC|blank|Add0~21_combout  & ((\DC|blank|Add0~12_combout ) # ((\DC|blank|Selector4~3_combout  & \DC|blank|xOffset [7])))) # (!\DC|blank|Add0~21_combout  & (\DC|blank|Selector4~3_combout  & (\DC|blank|xOffset [7])))

	.dataa(\DC|blank|Add0~21_combout ),
	.datab(\DC|blank|Selector4~3_combout ),
	.datac(\DC|blank|xOffset [7]),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector2~2 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N5
dffeas \DC|blank|xOffset[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[7] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N6
cycloneive_lcell_comb \DC|blank|LessThan0~1 (
// Equation(s):
// \DC|blank|LessThan0~1_combout  = (!\DC|blank|xOffset [6] & (!\DC|blank|xOffset [5] & !\DC|blank|xOffset [7]))

	.dataa(\DC|blank|xOffset [6]),
	.datab(\DC|blank|xOffset [5]),
	.datac(\DC|blank|xOffset [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|blank|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|LessThan0~1 .lut_mask = 16'h0101;
defparam \DC|blank|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N18
cycloneive_lcell_comb \DC|blank|Add0~12 (
// Equation(s):
// \DC|blank|Add0~12_combout  = (\DC|blank|LessThan0~1_combout  & (\DC|blank|current_state.DRAW~q  & ((\DC|blank|LessThan0~0_combout ) # (!\DC|blank|xOffset [4]))))

	.dataa(\DC|blank|xOffset [4]),
	.datab(\DC|blank|LessThan0~1_combout ),
	.datac(\DC|blank|current_state.DRAW~q ),
	.datad(\DC|blank|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~12 .lut_mask = 16'hC040;
defparam \DC|blank|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N8
cycloneive_lcell_comb \DC|blank|Add0~13 (
// Equation(s):
// \DC|blank|Add0~13_combout  = (\DC|blank|Add0~2_combout  & \DC|blank|Add0~12_combout )

	.dataa(\DC|blank|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~13 .lut_mask = 16'hAA00;
defparam \DC|blank|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N16
cycloneive_lcell_comb \DC|blank|Selector9~0 (
// Equation(s):
// \DC|blank|Selector9~0_combout  = (\DC|blank|Add0~13_combout ) # ((\DC|blank|xOffset [0] & ((\DC|blank|Selector35~0_combout ) # (\DC|blank|current_state.DONE~q ))))

	.dataa(\DC|blank|Selector35~0_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOffset [0]),
	.datad(\DC|blank|Add0~13_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector9~0 .lut_mask = 16'hFFE0;
defparam \DC|blank|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N17
dffeas \DC|blank|xOffset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[0] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N12
cycloneive_lcell_comb \DC|blank|Add0~4 (
// Equation(s):
// \DC|blank|Add0~4_combout  = (\DC|blank|xOffset [1] & (!\DC|blank|Add0~3 )) # (!\DC|blank|xOffset [1] & ((\DC|blank|Add0~3 ) # (GND)))
// \DC|blank|Add0~5  = CARRY((!\DC|blank|Add0~3 ) # (!\DC|blank|xOffset [1]))

	.dataa(\DC|blank|xOffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~3 ),
	.combout(\DC|blank|Add0~4_combout ),
	.cout(\DC|blank|Add0~5 ));
// synopsys translate_off
defparam \DC|blank|Add0~4 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N2
cycloneive_lcell_comb \DC|blank|Add0~14 (
// Equation(s):
// \DC|blank|Add0~14_combout  = (\DC|blank|Add0~4_combout  & \DC|blank|Add0~12_combout )

	.dataa(\DC|blank|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~14 .lut_mask = 16'hAA00;
defparam \DC|blank|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N2
cycloneive_lcell_comb \DC|blank|Selector8~0 (
// Equation(s):
// \DC|blank|Selector8~0_combout  = (\DC|blank|Add0~14_combout ) # ((\DC|blank|xOffset [1] & ((\DC|blank|Selector35~0_combout ) # (\DC|blank|current_state.DONE~q ))))

	.dataa(\DC|blank|Selector35~0_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOffset [1]),
	.datad(\DC|blank|Add0~14_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector8~0 .lut_mask = 16'hFFE0;
defparam \DC|blank|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N3
dffeas \DC|blank|xOffset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[1] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N14
cycloneive_lcell_comb \DC|blank|Add0~6 (
// Equation(s):
// \DC|blank|Add0~6_combout  = (\DC|blank|xOffset [2] & (\DC|blank|Add0~5  $ (GND))) # (!\DC|blank|xOffset [2] & (!\DC|blank|Add0~5  & VCC))
// \DC|blank|Add0~7  = CARRY((\DC|blank|xOffset [2] & !\DC|blank|Add0~5 ))

	.dataa(\DC|blank|xOffset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~5 ),
	.combout(\DC|blank|Add0~6_combout ),
	.cout(\DC|blank|Add0~7 ));
// synopsys translate_off
defparam \DC|blank|Add0~6 .lut_mask = 16'hA50A;
defparam \DC|blank|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N28
cycloneive_lcell_comb \DC|blank|Add0~15 (
// Equation(s):
// \DC|blank|Add0~15_combout  = (\DC|blank|Add0~6_combout  & \DC|blank|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|blank|Add0~6_combout ),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~15 .lut_mask = 16'hF000;
defparam \DC|blank|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N20
cycloneive_lcell_comb \DC|blank|Selector7~0 (
// Equation(s):
// \DC|blank|Selector7~0_combout  = (\DC|blank|Add0~15_combout ) # ((\DC|blank|xOffset [2] & ((\DC|blank|Selector35~0_combout ) # (\DC|blank|current_state.DONE~q ))))

	.dataa(\DC|blank|Selector35~0_combout ),
	.datab(\DC|blank|Add0~15_combout ),
	.datac(\DC|blank|xOffset [2]),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector7~0 .lut_mask = 16'hFCEC;
defparam \DC|blank|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N21
dffeas \DC|blank|xOffset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[2] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N16
cycloneive_lcell_comb \DC|blank|Add0~8 (
// Equation(s):
// \DC|blank|Add0~8_combout  = (\DC|blank|xOffset [3] & (!\DC|blank|Add0~7 )) # (!\DC|blank|xOffset [3] & ((\DC|blank|Add0~7 ) # (GND)))
// \DC|blank|Add0~9  = CARRY((!\DC|blank|Add0~7 ) # (!\DC|blank|xOffset [3]))

	.dataa(gnd),
	.datab(\DC|blank|xOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add0~7 ),
	.combout(\DC|blank|Add0~8_combout ),
	.cout(\DC|blank|Add0~9 ));
// synopsys translate_off
defparam \DC|blank|Add0~8 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N30
cycloneive_lcell_comb \DC|blank|Add0~16 (
// Equation(s):
// \DC|blank|Add0~16_combout  = (\DC|blank|Add0~8_combout  & \DC|blank|Add0~12_combout )

	.dataa(gnd),
	.datab(\DC|blank|Add0~8_combout ),
	.datac(gnd),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~16 .lut_mask = 16'hCC00;
defparam \DC|blank|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N22
cycloneive_lcell_comb \DC|blank|Selector6~0 (
// Equation(s):
// \DC|blank|Selector6~0_combout  = (\DC|blank|Add0~16_combout ) # ((\DC|blank|xOffset [3] & ((\DC|blank|Selector35~0_combout ) # (\DC|blank|current_state.DONE~q ))))

	.dataa(\DC|blank|Selector35~0_combout ),
	.datab(\DC|blank|Add0~16_combout ),
	.datac(\DC|blank|xOffset [3]),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector6~0 .lut_mask = 16'hFCEC;
defparam \DC|blank|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N23
dffeas \DC|blank|xOffset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[3] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N6
cycloneive_lcell_comb \DC|blank|Selector5~1 (
// Equation(s):
// \DC|blank|Selector5~1_combout  = (\DC|blank|Selector5~0_combout  & ((\DC|blank|xOffset [4]) # ((\DC|blank|Add0~10_combout  & \DC|blank|Add0~12_combout )))) # (!\DC|blank|Selector5~0_combout  & (\DC|blank|Add0~10_combout  & ((\DC|blank|Add0~12_combout ))))

	.dataa(\DC|blank|Selector5~0_combout ),
	.datab(\DC|blank|Add0~10_combout ),
	.datac(\DC|blank|xOffset [4]),
	.datad(\DC|blank|Add0~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector5~1 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N7
dffeas \DC|blank|xOffset[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOffset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOffset[4] .is_wysiwyg = "true";
defparam \DC|blank|xOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N6
cycloneive_lcell_comb \DC|blank|Add0~1 (
// Equation(s):
// \DC|blank|Add0~1_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add0~0_combout ) # (\DC|blank|yOffset [6])))

	.dataa(\DC|blank|Add0~0_combout ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOffset [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|blank|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add0~1 .lut_mask = 16'hC8C8;
defparam \DC|blank|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N26
cycloneive_lcell_comb \DC|blank|Selector35~0 (
// Equation(s):
// \DC|blank|Selector35~0_combout  = (\DC|blank|Add0~1_combout  & (((\DC|blank|xOffset [4] & !\DC|blank|LessThan0~0_combout )) # (!\DC|blank|LessThan0~1_combout )))

	.dataa(\DC|blank|xOffset [4]),
	.datab(\DC|blank|LessThan0~0_combout ),
	.datac(\DC|blank|LessThan0~1_combout ),
	.datad(\DC|blank|Add0~1_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector35~0 .lut_mask = 16'h2F00;
defparam \DC|blank|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N10
cycloneive_lcell_comb \DC|blank|Selector35~1 (
// Equation(s):
// \DC|blank|Selector35~1_combout  = (\DC|blank|Selector35~0_combout ) # ((\DC|blank|current_state.DONE~q ) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|done~q )))

	.dataa(\DC|blank|Selector35~0_combout ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|done~q ),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector35~1 .lut_mask = 16'hFFEA;
defparam \DC|blank|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N11
dffeas \DC|blank|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|done .is_wysiwyg = "true";
defparam \DC|blank|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N10
cycloneive_lcell_comb \FSM|Mux3~0 (
// Equation(s):
// \FSM|Mux3~0_combout  = (\FSM|current_state[0]~_Duplicate_1_q  & ((\FSM|current_state[2]~_Duplicate_1_q  & (\DC|suit|done~q )) # (!\FSM|current_state[2]~_Duplicate_1_q  & ((\DC|blank|done~q )))))

	.dataa(\DC|suit|done~q ),
	.datab(\DC|blank|done~q ),
	.datac(\FSM|current_state[0]~_Duplicate_1_q ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~0 .lut_mask = 16'hA0C0;
defparam \FSM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N14
cycloneive_lcell_comb \FSM|Mux3~1 (
// Equation(s):
// \FSM|Mux3~1_combout  = (\FSM|current_state[0]~_Duplicate_1_q  & ((\FSM|current_state[3]~_Duplicate_1_q ) # (\DC|num|done~q )))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\FSM|current_state[0]~_Duplicate_1_q ),
	.datad(\DC|num|done~q ),
	.cin(gnd),
	.combout(\FSM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~1 .lut_mask = 16'hF0A0;
defparam \FSM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N18
cycloneive_lcell_comb \FSM|Mux3~2 (
// Equation(s):
// \FSM|Mux3~2_combout  = (\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|current_state[1]~_Duplicate_1_q ) # ((!\SW[17]~input_o  & !\FSM|current_state[2]~_Duplicate_1_q )))) # (!\FSM|current_state[3]~_Duplicate_1_q  & (!\FSM|current_state[1]~_Duplicate_1_q  
// & ((\FSM|current_state[2]~_Duplicate_1_q ))))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(\SW[17]~input_o ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~2 .lut_mask = 16'h998A;
defparam \FSM|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N28
cycloneive_lcell_comb \FSM|Mux3~3 (
// Equation(s):
// \FSM|Mux3~3_combout  = (\FSM|current_state[1]~_Duplicate_1_q  & (!\FSM|Mux3~0_combout  & ((!\FSM|Mux3~2_combout )))) # (!\FSM|current_state[1]~_Duplicate_1_q  & (((!\FSM|Mux3~1_combout  & \FSM|Mux3~2_combout ))))

	.dataa(\FSM|Mux3~0_combout ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(\FSM|Mux3~1_combout ),
	.datad(\FSM|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FSM|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux3~3 .lut_mask = 16'h0344;
defparam \FSM|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \FSM|current_state~0 (
// Equation(s):
// \FSM|current_state~0_combout  = (\SW[16]~input_o  & \FSM|Mux3~3_combout )

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\FSM|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FSM|current_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~0 .lut_mask = 16'hCC00;
defparam \FSM|current_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N17
dffeas \FSM|current_state[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N24
cycloneive_lcell_comb \FSM|Mux0~0 (
// Equation(s):
// \FSM|Mux0~0_combout  = (!\FSM|current_state[0]~_Duplicate_1_q  & (!\FSM|current_state[1]~_Duplicate_1_q  & (\SW[17]~input_o  & !\FSM|current_state[2]~_Duplicate_1_q )))

	.dataa(\FSM|current_state[0]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(\SW[17]~input_o ),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux0~0 .lut_mask = 16'h0010;
defparam \FSM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N4
cycloneive_lcell_comb \FSM|current_state~2 (
// Equation(s):
// \FSM|current_state~2_combout  = (\SW[16]~input_o  & \FSM|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\FSM|Mux0~0_combout ),
	.cin(gnd),
	.combout(\FSM|current_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state~2 .lut_mask = 16'hF000;
defparam \FSM|current_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N5
dffeas \FSM|current_state[3]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \FSM|current_state[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N30
cycloneive_lcell_comb \FSM|drawSuit~0 (
// Equation(s):
// \FSM|drawSuit~0_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & (\FSM|current_state[1]~_Duplicate_1_q  & \FSM|current_state[2]~_Duplicate_1_q ))

	.dataa(\FSM|current_state[3]~_Duplicate_1_q ),
	.datab(\FSM|current_state[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\FSM|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|drawSuit~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|drawSuit~0 .lut_mask = 16'h4400;
defparam \FSM|drawSuit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N31
dffeas \FSM|drawSuit (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|drawSuit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|drawSuit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|drawSuit .is_wysiwyg = "true";
defparam \FSM|drawSuit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N24
cycloneive_lcell_comb \DC|suit|current_state~7 (
// Equation(s):
// \DC|suit|current_state~7_combout  = (\DC|suit|current_state.NO_DRAW~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|done~q )))) # (!\DC|suit|current_state.NO_DRAW~q  & (((\DC|suit|current_state.DRAW~q  & \DC|suit|done~q )) # (!\FSM|drawSuit~q )))

	.dataa(\DC|suit|current_state.NO_DRAW~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\FSM|drawSuit~q ),
	.datad(\DC|suit|done~q ),
	.cin(gnd),
	.combout(\DC|suit|current_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|current_state~7 .lut_mask = 16'hCD05;
defparam \DC|suit|current_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N6
cycloneive_lcell_comb \DC|suit|current_state~8 (
// Equation(s):
// \DC|suit|current_state~8_combout  = (!\DC|suit|current_state~7_combout  & \SW[16]~input_o )

	.dataa(gnd),
	.datab(\DC|suit|current_state~7_combout ),
	.datac(\SW[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|current_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|current_state~8 .lut_mask = 16'h3030;
defparam \DC|suit|current_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N7
dffeas \DC|suit|current_state.NO_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|current_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|current_state.NO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|current_state.NO_DRAW .is_wysiwyg = "true";
defparam \DC|suit|current_state.NO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N20
cycloneive_lcell_comb \DC|suit|current_state~6 (
// Equation(s):
// \DC|suit|current_state~6_combout  = (\FSM|drawSuit~q  & (\SW[16]~input_o  & !\DC|suit|current_state.NO_DRAW~q ))

	.dataa(\FSM|drawSuit~q ),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\DC|suit|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|current_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|current_state~6 .lut_mask = 16'h00A0;
defparam \DC|suit|current_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N21
dffeas \DC|suit|current_state.LOAD (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|current_state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|current_state.LOAD .is_wysiwyg = "true";
defparam \DC|suit|current_state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector1~0 (
// Equation(s):
// \DC|suit|Selector1~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & !\DC|suit|done~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|done~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector1~0 .lut_mask = 16'hCCFC;
defparam \DC|suit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y26_N17
dffeas \DC|suit|current_state.DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|current_state.DRAW .is_wysiwyg = "true";
defparam \DC|suit|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector769~0 (
// Equation(s):
// \DC|suit|Selector769~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & (\DC|suit|done~0_combout  & \DC|suit|dataReg [0])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|done~0_combout ),
	.datac(\DC|suit|dataReg [0]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector769~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector769~0 .lut_mask = 16'hFF80;
defparam \DC|suit|Selector769~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N29
dffeas \DC|suit|dataReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector769~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[0] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector766~0 (
// Equation(s):
// \DC|suit|Selector766~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [0]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [0]),
	.cin(gnd),
	.combout(\DC|suit|Selector766~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector766~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector766~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N29
dffeas \DC|suit|dataReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector766~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[3] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector763~0 (
// Equation(s):
// \DC|suit|Selector763~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [3]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [3]),
	.cin(gnd),
	.combout(\DC|suit|Selector763~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector763~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector763~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N19
dffeas \DC|suit|dataReg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector763~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[6] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector759~0 (
// Equation(s):
// \DC|suit|Selector759~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [6]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [6]),
	.cin(gnd),
	.combout(\DC|suit|Selector759~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector759~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector759~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N17
dffeas \DC|suit|dataReg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector759~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[10] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N14
cycloneive_lcell_comb \DC|suit|Selector757~0 (
// Equation(s):
// \DC|suit|Selector757~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [10]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [10]),
	.cin(gnd),
	.combout(\DC|suit|Selector757~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector757~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector757~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N15
dffeas \DC|suit|dataReg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector757~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[12] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N30
cycloneive_lcell_comb \DC|suit|Selector754~0 (
// Equation(s):
// \DC|suit|Selector754~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [12]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [12]),
	.cin(gnd),
	.combout(\DC|suit|Selector754~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector754~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector754~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N31
dffeas \DC|suit|dataReg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector754~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[15] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N20
cycloneive_lcell_comb \DC|suit|Selector751~0 (
// Equation(s):
// \DC|suit|Selector751~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [15] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [15]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector751~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector751~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector751~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N21
dffeas \DC|suit|dataReg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector751~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[18] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N18
cycloneive_lcell_comb \DC|suit|Selector748~0 (
// Equation(s):
// \DC|suit|Selector748~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [18]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [18]),
	.cin(gnd),
	.combout(\DC|suit|Selector748~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector748~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector748~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N19
dffeas \DC|suit|dataReg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector748~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[21] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N16
cycloneive_lcell_comb \DC|suit|Selector745~0 (
// Equation(s):
// \DC|suit|Selector745~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [21]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [21]),
	.cin(gnd),
	.combout(\DC|suit|Selector745~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector745~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector745~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N17
dffeas \DC|suit|dataReg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector745~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[24] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N22
cycloneive_lcell_comb \DC|suit|Selector742~0 (
// Equation(s):
// \DC|suit|Selector742~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [24]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [24]),
	.cin(gnd),
	.combout(\DC|suit|Selector742~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector742~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector742~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N23
dffeas \DC|suit|dataReg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector742~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[27] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N28
cycloneive_lcell_comb \DC|suit|Selector739~0 (
// Equation(s):
// \DC|suit|Selector739~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [27] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [27]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector739~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector739~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector739~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N29
dffeas \DC|suit|dataReg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector739~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[30] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N10
cycloneive_lcell_comb \DC|suit|Selector736~0 (
// Equation(s):
// \DC|suit|Selector736~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [30]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [30]),
	.cin(gnd),
	.combout(\DC|suit|Selector736~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector736~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector736~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N11
dffeas \DC|suit|dataReg[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector736~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[33] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N0
cycloneive_lcell_comb \DC|suit|Selector733~0 (
// Equation(s):
// \DC|suit|Selector733~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [33]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [33]),
	.cin(gnd),
	.combout(\DC|suit|Selector733~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector733~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector733~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N1
dffeas \DC|suit|dataReg[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector733~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[36] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N14
cycloneive_lcell_comb \DC|suit|Selector730~0 (
// Equation(s):
// \DC|suit|Selector730~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [36]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [36]),
	.cin(gnd),
	.combout(\DC|suit|Selector730~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector730~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector730~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N15
dffeas \DC|suit|dataReg[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector730~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[39] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N4
cycloneive_lcell_comb \DC|suit|Selector727~0 (
// Equation(s):
// \DC|suit|Selector727~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [39]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [39]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector727~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector727~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector727~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N5
dffeas \DC|suit|dataReg[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector727~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[42] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N26
cycloneive_lcell_comb \DC|suit|Selector724~0 (
// Equation(s):
// \DC|suit|Selector724~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [42]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [42]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector724~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector724~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector724~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N27
dffeas \DC|suit|dataReg[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector724~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[45] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N8
cycloneive_lcell_comb \DC|suit|Selector721~0 (
// Equation(s):
// \DC|suit|Selector721~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [45] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [45]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector721~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector721~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector721~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N9
dffeas \DC|suit|dataReg[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector721~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[48] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N6
cycloneive_lcell_comb \DC|suit|Selector718~0 (
// Equation(s):
// \DC|suit|Selector718~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [48]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [48]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector718~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector718~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector718~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N7
dffeas \DC|suit|dataReg[51] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector718~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[51] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N12
cycloneive_lcell_comb \DC|suit|Selector715~0 (
// Equation(s):
// \DC|suit|Selector715~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [51]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [51]),
	.cin(gnd),
	.combout(\DC|suit|Selector715~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector715~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector715~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N13
dffeas \DC|suit|dataReg[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector715~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[54] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N2
cycloneive_lcell_comb \DC|suit|Selector712~0 (
// Equation(s):
// \DC|suit|Selector712~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [54]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [54]),
	.cin(gnd),
	.combout(\DC|suit|Selector712~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector712~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector712~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N3
dffeas \DC|suit|dataReg[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector712~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[57] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N24
cycloneive_lcell_comb \DC|suit|Selector709~0 (
// Equation(s):
// \DC|suit|Selector709~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [57]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [57]),
	.cin(gnd),
	.combout(\DC|suit|Selector709~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector709~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector709~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N25
dffeas \DC|suit|dataReg[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector709~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[60] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N14
cycloneive_lcell_comb \DC|suit|Selector706~0 (
// Equation(s):
// \DC|suit|Selector706~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [60])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [60]),
	.cin(gnd),
	.combout(\DC|suit|Selector706~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector706~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector706~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N15
dffeas \DC|suit|dataReg[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector706~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[63] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \DC|suit|Selector703~0 (
// Equation(s):
// \DC|suit|Selector703~0_combout  = (\DC|suit|dataReg [63] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [63]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector703~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector703~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector703~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N13
dffeas \DC|suit|dataReg[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector703~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[66] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N10
cycloneive_lcell_comb \DC|suit|Selector700~0 (
// Equation(s):
// \DC|suit|Selector700~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [66])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [66]),
	.cin(gnd),
	.combout(\DC|suit|Selector700~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector700~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector700~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N11
dffeas \DC|suit|dataReg[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector700~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[69] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \DC|suit|Selector697~0 (
// Equation(s):
// \DC|suit|Selector697~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [69])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [69]),
	.cin(gnd),
	.combout(\DC|suit|Selector697~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector697~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector697~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N25
dffeas \DC|suit|dataReg[72] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector697~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[72] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \DC|suit|Selector694~0 (
// Equation(s):
// \DC|suit|Selector694~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [72])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [72]),
	.cin(gnd),
	.combout(\DC|suit|Selector694~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector694~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector694~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N7
dffeas \DC|suit|dataReg[75] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector694~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[75] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \DC|suit|Selector691~0 (
// Equation(s):
// \DC|suit|Selector691~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [75])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [75]),
	.cin(gnd),
	.combout(\DC|suit|Selector691~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector691~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector691~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N29
dffeas \DC|suit|dataReg[78] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector691~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[78] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \DC|suit|Selector688~0 (
// Equation(s):
// \DC|suit|Selector688~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [78]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [78]),
	.cin(gnd),
	.combout(\DC|suit|Selector688~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector688~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector688~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N19
dffeas \DC|suit|dataReg[81] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector688~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[81] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \DC|suit|Selector685~0 (
// Equation(s):
// \DC|suit|Selector685~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [81]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [81]),
	.cin(gnd),
	.combout(\DC|suit|Selector685~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector685~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector685~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N17
dffeas \DC|suit|dataReg[84] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector685~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[84] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \DC|suit|Selector682~0 (
// Equation(s):
// \DC|suit|Selector682~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [84]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [84]),
	.cin(gnd),
	.combout(\DC|suit|Selector682~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector682~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector682~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N31
dffeas \DC|suit|dataReg[87] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector682~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[87] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \DC|suit|Selector679~0 (
// Equation(s):
// \DC|suit|Selector679~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [87] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [87]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector679~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector679~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector679~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N21
dffeas \DC|suit|dataReg[90] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector679~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[90] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \DC|suit|Selector676~0 (
// Equation(s):
// \DC|suit|Selector676~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [90]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [90]),
	.cin(gnd),
	.combout(\DC|suit|Selector676~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector676~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector676~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N27
dffeas \DC|suit|dataReg[93] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector676~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[93] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \DC|suit|Selector673~0 (
// Equation(s):
// \DC|suit|Selector673~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [93] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [93]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector673~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector673~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector673~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N1
dffeas \DC|suit|dataReg[96] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector673~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[96] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \DC|suit|Selector669~0 (
// Equation(s):
// \DC|suit|Selector669~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [96]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [96]),
	.cin(gnd),
	.combout(\DC|suit|Selector669~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector669~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector669~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N23
dffeas \DC|suit|dataReg[100] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector669~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[100] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N4
cycloneive_lcell_comb \DC|suit|Selector667~0 (
// Equation(s):
// \DC|suit|Selector667~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [100] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [100]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector667~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector667~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector667~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N5
dffeas \DC|suit|dataReg[102] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector667~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[102] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \DC|suit|Selector664~0 (
// Equation(s):
// \DC|suit|Selector664~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [102] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [102]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector664~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector664~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector664~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N3
dffeas \DC|suit|dataReg[105] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector664~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[105] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \DC|suit|Selector661~0 (
// Equation(s):
// \DC|suit|Selector661~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [105]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [105]),
	.cin(gnd),
	.combout(\DC|suit|Selector661~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector661~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector661~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N9
dffeas \DC|suit|dataReg[108] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector661~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[108] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
cycloneive_lcell_comb \DC|suit|Selector658~0 (
// Equation(s):
// \DC|suit|Selector658~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [108]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [108]),
	.cin(gnd),
	.combout(\DC|suit|Selector658~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector658~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector658~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N31
dffeas \DC|suit|dataReg[111] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector658~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[111] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
cycloneive_lcell_comb \DC|suit|Selector655~0 (
// Equation(s):
// \DC|suit|Selector655~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [111] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [111]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector655~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector655~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector655~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N5
dffeas \DC|suit|dataReg[114] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector655~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[114] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \DC|suit|Selector652~0 (
// Equation(s):
// \DC|suit|Selector652~0_combout  = (\DC|suit|dataReg [114] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [114]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector652~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector652~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector652~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N3
dffeas \DC|suit|dataReg[117] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector652~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[117] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
cycloneive_lcell_comb \DC|suit|Selector649~0 (
// Equation(s):
// \DC|suit|Selector649~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [117])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [117]),
	.cin(gnd),
	.combout(\DC|suit|Selector649~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector649~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector649~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N17
dffeas \DC|suit|dataReg[120] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector649~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[120] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \DC|suit|Selector646~0 (
// Equation(s):
// \DC|suit|Selector646~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [120]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [120]),
	.cin(gnd),
	.combout(\DC|suit|Selector646~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector646~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector646~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N23
dffeas \DC|suit|dataReg[123] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector646~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[123] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \DC|suit|Selector643~0 (
// Equation(s):
// \DC|suit|Selector643~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [123] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [123]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector643~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector643~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector643~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N29
dffeas \DC|suit|dataReg[126] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector643~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[126] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \DC|suit|Selector640~0 (
// Equation(s):
// \DC|suit|Selector640~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [126]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [126]),
	.cin(gnd),
	.combout(\DC|suit|Selector640~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector640~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector640~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N27
dffeas \DC|suit|dataReg[129] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector640~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [129]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[129] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \DC|suit|Selector637~0 (
// Equation(s):
// \DC|suit|Selector637~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [129] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [129]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector637~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector637~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector637~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N9
dffeas \DC|suit|dataReg[132] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector637~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [132]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[132] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[132] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
cycloneive_lcell_comb \DC|suit|Selector634~0 (
// Equation(s):
// \DC|suit|Selector634~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [132]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [132]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector634~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector634~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector634~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N15
dffeas \DC|suit|dataReg[135] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector634~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [135]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[135] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[135] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \DC|suit|Selector631~0 (
// Equation(s):
// \DC|suit|Selector631~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [135]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [135]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector631~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector631~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector631~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \DC|suit|dataReg[138] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector631~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [138]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[138] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
cycloneive_lcell_comb \DC|suit|Selector628~0 (
// Equation(s):
// \DC|suit|Selector628~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [138]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [138]),
	.cin(gnd),
	.combout(\DC|suit|Selector628~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector628~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector628~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N11
dffeas \DC|suit|dataReg[141] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector628~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [141]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[141] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[141] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \DC|suit|Selector625~0 (
// Equation(s):
// \DC|suit|Selector625~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [141]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [141]),
	.cin(gnd),
	.combout(\DC|suit|Selector625~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector625~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector625~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N25
dffeas \DC|suit|dataReg[144] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector625~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [144]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[144] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[144] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \DC|suit|Selector622~0 (
// Equation(s):
// \DC|suit|Selector622~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [144]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [144]),
	.cin(gnd),
	.combout(\DC|suit|Selector622~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector622~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector622~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N7
dffeas \DC|suit|dataReg[147] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector622~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [147]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[147] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[147] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \DC|suit|Selector619~0 (
// Equation(s):
// \DC|suit|Selector619~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [147])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [147]),
	.cin(gnd),
	.combout(\DC|suit|Selector619~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector619~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector619~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N13
dffeas \DC|suit|dataReg[150] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector619~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [150]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[150] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[150] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \DC|suit|Selector616~0 (
// Equation(s):
// \DC|suit|Selector616~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [150])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [150]),
	.cin(gnd),
	.combout(\DC|suit|Selector616~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector616~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector616~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N19
dffeas \DC|suit|dataReg[153] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector616~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [153]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[153] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \DC|suit|Selector613~0 (
// Equation(s):
// \DC|suit|Selector613~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [153]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [153]),
	.cin(gnd),
	.combout(\DC|suit|Selector613~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector613~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector613~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N1
dffeas \DC|suit|dataReg[156] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector613~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [156]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[156] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N14
cycloneive_lcell_comb \DC|suit|Selector610~0 (
// Equation(s):
// \DC|suit|Selector610~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [156]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [156]),
	.cin(gnd),
	.combout(\DC|suit|Selector610~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector610~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector610~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N15
dffeas \DC|suit|dataReg[159] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector610~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [159]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[159] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N4
cycloneive_lcell_comb \DC|suit|Selector607~0 (
// Equation(s):
// \DC|suit|Selector607~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [159] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [159]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector607~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector607~0 .lut_mask = 16'hEAEA;
defparam \DC|suit|Selector607~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N5
dffeas \DC|suit|dataReg[162] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector607~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [162]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[162] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[162] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N2
cycloneive_lcell_comb \DC|suit|Selector604~0 (
// Equation(s):
// \DC|suit|Selector604~0_combout  = (\DC|suit|dataReg [162] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [162]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector604~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector604~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector604~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N3
dffeas \DC|suit|dataReg[165] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector604~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [165]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[165] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N16
cycloneive_lcell_comb \DC|suit|Selector601~0 (
// Equation(s):
// \DC|suit|Selector601~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [165])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [165]),
	.cin(gnd),
	.combout(\DC|suit|Selector601~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector601~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector601~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N17
dffeas \DC|suit|dataReg[168] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector601~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [168]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[168] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N30
cycloneive_lcell_comb \DC|suit|Selector598~0 (
// Equation(s):
// \DC|suit|Selector598~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [168]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [168]),
	.cin(gnd),
	.combout(\DC|suit|Selector598~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector598~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector598~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N31
dffeas \DC|suit|dataReg[171] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector598~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [171]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[171] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[171] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N28
cycloneive_lcell_comb \DC|suit|Selector595~0 (
// Equation(s):
// \DC|suit|Selector595~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [171] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [171]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector595~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector595~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector595~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N29
dffeas \DC|suit|dataReg[174] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector595~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [174]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[174] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N26
cycloneive_lcell_comb \DC|suit|Selector592~0 (
// Equation(s):
// \DC|suit|Selector592~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [174]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [174]),
	.cin(gnd),
	.combout(\DC|suit|Selector592~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector592~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector592~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N27
dffeas \DC|suit|dataReg[177] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector592~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [177]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[177] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N0
cycloneive_lcell_comb \DC|suit|Selector589~0 (
// Equation(s):
// \DC|suit|Selector589~0_combout  = (\DC|suit|dataReg [177] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [177]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector589~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector589~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector589~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N1
dffeas \DC|suit|dataReg[180] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector589~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [180]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[180] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N22
cycloneive_lcell_comb \DC|suit|Selector586~0 (
// Equation(s):
// \DC|suit|Selector586~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [180])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [180]),
	.cin(gnd),
	.combout(\DC|suit|Selector586~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector586~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector586~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N23
dffeas \DC|suit|dataReg[183] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector586~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [183]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[183] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N20
cycloneive_lcell_comb \DC|suit|Selector583~0 (
// Equation(s):
// \DC|suit|Selector583~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [183] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [183]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector583~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector583~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector583~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N21
dffeas \DC|suit|dataReg[186] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector583~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [186]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[186] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[186] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N18
cycloneive_lcell_comb \DC|suit|Selector580~0 (
// Equation(s):
// \DC|suit|Selector580~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [186]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [186]),
	.cin(gnd),
	.combout(\DC|suit|Selector580~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector580~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector580~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N19
dffeas \DC|suit|dataReg[189] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector580~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [189]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[189] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[189] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N24
cycloneive_lcell_comb \DC|suit|Selector577~0 (
// Equation(s):
// \DC|suit|Selector577~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [189]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [189]),
	.cin(gnd),
	.combout(\DC|suit|Selector577~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector577~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector577~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N25
dffeas \DC|suit|dataReg[192] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector577~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [192]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[192] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[192] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N6
cycloneive_lcell_comb \DC|suit|Selector574~0 (
// Equation(s):
// \DC|suit|Selector574~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [192])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [192]),
	.cin(gnd),
	.combout(\DC|suit|Selector574~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector574~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector574~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N7
dffeas \DC|suit|dataReg[195] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector574~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [195]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[195] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[195] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N12
cycloneive_lcell_comb \DC|suit|Selector571~0 (
// Equation(s):
// \DC|suit|Selector571~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [195])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [195]),
	.cin(gnd),
	.combout(\DC|suit|Selector571~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector571~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector571~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N13
dffeas \DC|suit|dataReg[198] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector571~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [198]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[198] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[198] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N10
cycloneive_lcell_comb \DC|suit|Selector568~0 (
// Equation(s):
// \DC|suit|Selector568~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [198])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [198]),
	.cin(gnd),
	.combout(\DC|suit|Selector568~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector568~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector568~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N11
dffeas \DC|suit|dataReg[201] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector568~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [201]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[201] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N8
cycloneive_lcell_comb \DC|suit|Selector565~0 (
// Equation(s):
// \DC|suit|Selector565~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [201])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [201]),
	.cin(gnd),
	.combout(\DC|suit|Selector565~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector565~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector565~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N9
dffeas \DC|suit|dataReg[204] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector565~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [204]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[204] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector562~0 (
// Equation(s):
// \DC|suit|Selector562~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [204]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [204]),
	.cin(gnd),
	.combout(\DC|suit|Selector562~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector562~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector562~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N23
dffeas \DC|suit|dataReg[207] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector562~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [207]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[207] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[207] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector559~0 (
// Equation(s):
// \DC|suit|Selector559~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [207] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [207]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector559~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector559~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector559~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N21
dffeas \DC|suit|dataReg[210] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector559~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [210]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[210] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[210] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector556~0 (
// Equation(s):
// \DC|suit|Selector556~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [210])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [210]),
	.cin(gnd),
	.combout(\DC|suit|Selector556~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector556~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector556~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N19
dffeas \DC|suit|dataReg[213] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector556~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [213]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[213] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector553~0 (
// Equation(s):
// \DC|suit|Selector553~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [213])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [213]),
	.cin(gnd),
	.combout(\DC|suit|Selector553~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector553~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector553~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N17
dffeas \DC|suit|dataReg[216] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector553~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [216]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[216] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[216] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector550~0 (
// Equation(s):
// \DC|suit|Selector550~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [216]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [216]),
	.cin(gnd),
	.combout(\DC|suit|Selector550~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector550~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector550~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N31
dffeas \DC|suit|dataReg[219] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector550~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [219]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[219] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[219] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector547~0 (
// Equation(s):
// \DC|suit|Selector547~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [219] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [219]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector547~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector547~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector547~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N5
dffeas \DC|suit|dataReg[222] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector547~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [222]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[222] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector544~0 (
// Equation(s):
// \DC|suit|Selector544~0_combout  = (\DC|suit|dataReg [222] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [222]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector544~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector544~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector544~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N3
dffeas \DC|suit|dataReg[225] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector544~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [225]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[225] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[225] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector541~0 (
// Equation(s):
// \DC|suit|Selector541~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [225])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [225]),
	.cin(gnd),
	.combout(\DC|suit|Selector541~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector541~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector541~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N1
dffeas \DC|suit|dataReg[228] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector541~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [228]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[228] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector538~0 (
// Equation(s):
// \DC|suit|Selector538~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [228])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [228]),
	.cin(gnd),
	.combout(\DC|suit|Selector538~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector538~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector538~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N15
dffeas \DC|suit|dataReg[231] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector538~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [231]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[231] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[231] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector535~0 (
// Equation(s):
// \DC|suit|Selector535~0_combout  = (\DC|suit|dataReg [231] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [231]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector535~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector535~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector535~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N29
dffeas \DC|suit|dataReg[234] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector535~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [234]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[234] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[234] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector532~0 (
// Equation(s):
// \DC|suit|Selector532~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [234]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [234]),
	.cin(gnd),
	.combout(\DC|suit|Selector532~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector532~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector532~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N11
dffeas \DC|suit|dataReg[237] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector532~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [237]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[237] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[237] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector529~0 (
// Equation(s):
// \DC|suit|Selector529~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [237]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [237]),
	.cin(gnd),
	.combout(\DC|suit|Selector529~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector529~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector529~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N25
dffeas \DC|suit|dataReg[240] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector529~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [240]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[240] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[240] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector526~0 (
// Equation(s):
// \DC|suit|Selector526~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [240])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [240]),
	.cin(gnd),
	.combout(\DC|suit|Selector526~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector526~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector526~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N7
dffeas \DC|suit|dataReg[243] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector526~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [243]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[243] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[243] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector523~0 (
// Equation(s):
// \DC|suit|Selector523~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [243])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [243]),
	.cin(gnd),
	.combout(\DC|suit|Selector523~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector523~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector523~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N13
dffeas \DC|suit|dataReg[246] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector523~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [246]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[246] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector520~0 (
// Equation(s):
// \DC|suit|Selector520~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [246])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [246]),
	.cin(gnd),
	.combout(\DC|suit|Selector520~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector520~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector520~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N27
dffeas \DC|suit|dataReg[249] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector520~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [249]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[249] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector517~0 (
// Equation(s):
// \DC|suit|Selector517~0_combout  = (\DC|suit|dataReg [249] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [249]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector517~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector517~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector517~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N9
dffeas \DC|suit|dataReg[252] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector517~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [252]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[252] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector514~0 (
// Equation(s):
// \DC|suit|Selector514~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [252])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [252]),
	.cin(gnd),
	.combout(\DC|suit|Selector514~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector514~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector514~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N31
dffeas \DC|suit|dataReg[255] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector514~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [255]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[255] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector511~0 (
// Equation(s):
// \DC|suit|Selector511~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [255])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [255]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector511~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector511~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector511~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N21
dffeas \DC|suit|dataReg[258] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector511~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [258]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[258] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[258] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector508~0 (
// Equation(s):
// \DC|suit|Selector508~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [258])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [258]),
	.cin(gnd),
	.combout(\DC|suit|Selector508~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector508~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector508~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N3
dffeas \DC|suit|dataReg[261] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector508~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [261]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[261] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[261] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector505~0 (
// Equation(s):
// \DC|suit|Selector505~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [261])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [261]),
	.cin(gnd),
	.combout(\DC|suit|Selector505~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector505~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector505~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N17
dffeas \DC|suit|dataReg[264] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector505~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [264]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[264] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[264] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector502~0 (
// Equation(s):
// \DC|suit|Selector502~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [264])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [264]),
	.cin(gnd),
	.combout(\DC|suit|Selector502~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector502~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector502~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N23
dffeas \DC|suit|dataReg[267] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector502~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [267]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[267] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[267] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector499~0 (
// Equation(s):
// \DC|suit|Selector499~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [267])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [267]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector499~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector499~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector499~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N5
dffeas \DC|suit|dataReg[270] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector499~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [270]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[270] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[270] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector496~0 (
// Equation(s):
// \DC|suit|Selector496~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [270])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [270]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector496~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector496~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector496~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N27
dffeas \DC|suit|dataReg[273] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector496~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [273]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[273] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[273] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector493~0 (
// Equation(s):
// \DC|suit|Selector493~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [273])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [273]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector493~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector493~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector493~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N1
dffeas \DC|suit|dataReg[276] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector493~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [276]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[276] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[276] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector490~0 (
// Equation(s):
// \DC|suit|Selector490~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [276])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [276]),
	.cin(gnd),
	.combout(\DC|suit|Selector490~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector490~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector490~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N15
dffeas \DC|suit|dataReg[279] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector490~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [279]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[279] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[279] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector487~0 (
// Equation(s):
// \DC|suit|Selector487~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [279])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [279]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector487~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector487~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector487~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N29
dffeas \DC|suit|dataReg[282] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector487~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [282]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[282] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[282] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector484~0 (
// Equation(s):
// \DC|suit|Selector484~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [282]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [282]),
	.cin(gnd),
	.combout(\DC|suit|Selector484~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector484~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector484~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N19
dffeas \DC|suit|dataReg[285] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector484~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [285]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[285] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[285] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector481~0 (
// Equation(s):
// \DC|suit|Selector481~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [285]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [285]),
	.cin(gnd),
	.combout(\DC|suit|Selector481~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector481~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector481~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N25
dffeas \DC|suit|dataReg[288] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector481~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [288]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[288] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[288] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector478~0 (
// Equation(s):
// \DC|suit|Selector478~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [288])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [288]),
	.cin(gnd),
	.combout(\DC|suit|Selector478~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector478~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector478~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N7
dffeas \DC|suit|dataReg[291] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector478~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [291]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[291] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[291] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector475~0 (
// Equation(s):
// \DC|suit|Selector475~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [291])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [291]),
	.cin(gnd),
	.combout(\DC|suit|Selector475~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector475~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector475~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N13
dffeas \DC|suit|dataReg[294] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector475~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [294]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[294] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[294] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector472~0 (
// Equation(s):
// \DC|suit|Selector472~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [294])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [294]),
	.cin(gnd),
	.combout(\DC|suit|Selector472~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector472~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector472~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N11
dffeas \DC|suit|dataReg[297] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector472~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [297]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[297] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[297] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector469~0 (
// Equation(s):
// \DC|suit|Selector469~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [297])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [297]),
	.cin(gnd),
	.combout(\DC|suit|Selector469~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector469~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector469~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N9
dffeas \DC|suit|dataReg[300] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector469~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [300]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[300] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[300] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector466~0 (
// Equation(s):
// \DC|suit|Selector466~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [300])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [300]),
	.cin(gnd),
	.combout(\DC|suit|Selector466~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector466~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector466~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N31
dffeas \DC|suit|dataReg[303] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector466~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [303]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[303] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[303] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector463~0 (
// Equation(s):
// \DC|suit|Selector463~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [303])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [303]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector463~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector463~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector463~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N29
dffeas \DC|suit|dataReg[306] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector463~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [306]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[306] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[306] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector460~0 (
// Equation(s):
// \DC|suit|Selector460~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [306])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [306]),
	.cin(gnd),
	.combout(\DC|suit|Selector460~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector460~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector460~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N11
dffeas \DC|suit|dataReg[309] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector460~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [309]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[309] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[309] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector457~0 (
// Equation(s):
// \DC|suit|Selector457~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [309])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [309]),
	.cin(gnd),
	.combout(\DC|suit|Selector457~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector457~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector457~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N1
dffeas \DC|suit|dataReg[312] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector457~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [312]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[312] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[312] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector454~0 (
// Equation(s):
// \DC|suit|Selector454~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [312])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [312]),
	.cin(gnd),
	.combout(\DC|suit|Selector454~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector454~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector454~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N23
dffeas \DC|suit|dataReg[315] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector454~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [315]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[315] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[315] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector451~0 (
// Equation(s):
// \DC|suit|Selector451~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [315])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [315]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector451~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N13
dffeas \DC|suit|dataReg[318] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector451~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [318]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[318] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[318] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector448~0 (
// Equation(s):
// \DC|suit|Selector448~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [318])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [318]),
	.cin(gnd),
	.combout(\DC|suit|Selector448~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector448~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector448~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N3
dffeas \DC|suit|dataReg[321] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector448~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [321]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[321] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[321] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector445~0 (
// Equation(s):
// \DC|suit|Selector445~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [321])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [321]),
	.cin(gnd),
	.combout(\DC|suit|Selector445~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector445~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector445~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N31
dffeas \DC|suit|dataReg[324] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector445~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [324]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[324] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[324] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector442~0 (
// Equation(s):
// \DC|suit|Selector442~0_combout  = (\DC|suit|dataReg [324] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [324]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector442~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector442~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector442~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N29
dffeas \DC|suit|dataReg[327] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector442~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [327]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[327] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[327] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector439~0 (
// Equation(s):
// \DC|suit|Selector439~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [327])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [327]),
	.cin(gnd),
	.combout(\DC|suit|Selector439~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector439~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector439~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N19
dffeas \DC|suit|dataReg[330] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector439~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [330]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[330] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[330] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector436~0 (
// Equation(s):
// \DC|suit|Selector436~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [330]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [330]),
	.cin(gnd),
	.combout(\DC|suit|Selector436~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector436~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector436~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N17
dffeas \DC|suit|dataReg[333] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector436~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [333]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[333] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[333] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector433~0 (
// Equation(s):
// \DC|suit|Selector433~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [333]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [333]),
	.cin(gnd),
	.combout(\DC|suit|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector433~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N23
dffeas \DC|suit|dataReg[336] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector433~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [336]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[336] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[336] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector430~0 (
// Equation(s):
// \DC|suit|Selector430~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [336] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [336]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector430~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N21
dffeas \DC|suit|dataReg[339] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector430~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [339]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[339] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[339] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector427~0 (
// Equation(s):
// \DC|suit|Selector427~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [339])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [339]),
	.cin(gnd),
	.combout(\DC|suit|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector427~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N3
dffeas \DC|suit|dataReg[342] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector427~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [342]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[342] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[342] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector424~0 (
// Equation(s):
// \DC|suit|Selector424~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [342])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [342]),
	.cin(gnd),
	.combout(\DC|suit|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector424~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N1
dffeas \DC|suit|dataReg[345] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector424~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [345]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[345] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[345] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector421~0 (
// Equation(s):
// \DC|suit|Selector421~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [345])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [345]),
	.cin(gnd),
	.combout(\DC|suit|Selector421~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector421~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N15
dffeas \DC|suit|dataReg[348] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector421~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [348]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[348] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[348] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector418~0 (
// Equation(s):
// \DC|suit|Selector418~0_combout  = (\DC|suit|dataReg [348] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [348]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector418~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector418~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N5
dffeas \DC|suit|dataReg[351] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector418~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [351]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[351] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[351] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector415~0 (
// Equation(s):
// \DC|suit|Selector415~0_combout  = (\DC|suit|dataReg [351] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [351]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector415~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector415~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N27
dffeas \DC|suit|dataReg[354] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector415~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [354]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[354] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[354] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector412~0 (
// Equation(s):
// \DC|suit|Selector412~0_combout  = (\DC|suit|dataReg [354] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [354]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector412~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector412~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N25
dffeas \DC|suit|dataReg[357] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector412~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [357]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[357] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[357] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector409~0 (
// Equation(s):
// \DC|suit|Selector409~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [357])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [357]),
	.cin(gnd),
	.combout(\DC|suit|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector409~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N7
dffeas \DC|suit|dataReg[360] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector409~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [360]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[360] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[360] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector406~0 (
// Equation(s):
// \DC|suit|Selector406~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [360])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [360]),
	.cin(gnd),
	.combout(\DC|suit|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector406~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N13
dffeas \DC|suit|dataReg[363] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector406~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [363]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[363] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[363] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector403~0 (
// Equation(s):
// \DC|suit|Selector403~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [363])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [363]),
	.cin(gnd),
	.combout(\DC|suit|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector403~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N11
dffeas \DC|suit|dataReg[366] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector403~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [366]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[366] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[366] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector400~0 (
// Equation(s):
// \DC|suit|Selector400~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [366])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [366]),
	.cin(gnd),
	.combout(\DC|suit|Selector400~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector400~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N9
dffeas \DC|suit|dataReg[369] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector400~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [369]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[369] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[369] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector397~0 (
// Equation(s):
// \DC|suit|Selector397~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [369])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [369]),
	.cin(gnd),
	.combout(\DC|suit|Selector397~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector397~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N23
dffeas \DC|suit|dataReg[372] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector397~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [372]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[372] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[372] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector394~0 (
// Equation(s):
// \DC|suit|Selector394~0_combout  = (\DC|suit|dataReg [372] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [372]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector394~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector394~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector394~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N5
dffeas \DC|suit|dataReg[375] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector394~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [375]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[375] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[375] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector391~0 (
// Equation(s):
// \DC|suit|Selector391~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [375]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [375]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector391~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector391~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N19
dffeas \DC|suit|dataReg[378] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector391~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [378]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[378] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[378] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector388~0 (
// Equation(s):
// \DC|suit|Selector388~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [378]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [378]),
	.cin(gnd),
	.combout(\DC|suit|Selector388~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector388~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector388~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N17
dffeas \DC|suit|dataReg[381] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector388~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [381]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[381] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[381] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector385~0 (
// Equation(s):
// \DC|suit|Selector385~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [381]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [381]),
	.cin(gnd),
	.combout(\DC|suit|Selector385~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector385~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector385~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N31
dffeas \DC|suit|dataReg[384] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector385~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [384]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[384] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[384] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector382~0 (
// Equation(s):
// \DC|suit|Selector382~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [384] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [384]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector382~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector382~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N21
dffeas \DC|suit|dataReg[387] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector382~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [387]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[387] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[387] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector379~0 (
// Equation(s):
// \DC|suit|Selector379~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [387])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [387]),
	.cin(gnd),
	.combout(\DC|suit|Selector379~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector379~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector379~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N3
dffeas \DC|suit|dataReg[390] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector379~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [390]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[390] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[390] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector376~0 (
// Equation(s):
// \DC|suit|Selector376~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [390])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [390]),
	.cin(gnd),
	.combout(\DC|suit|Selector376~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector376~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector376~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N1
dffeas \DC|suit|dataReg[393] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector376~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [393]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[393] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[393] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector373~0 (
// Equation(s):
// \DC|suit|Selector373~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [393])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [393]),
	.cin(gnd),
	.combout(\DC|suit|Selector373~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector373~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N15
dffeas \DC|suit|dataReg[396] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector373~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [396]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[396] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[396] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector370~0 (
// Equation(s):
// \DC|suit|Selector370~0_combout  = (\DC|suit|dataReg [396] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [396]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector370~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector370~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N29
dffeas \DC|suit|dataReg[399] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector370~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [399]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[399] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[399] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector367~0 (
// Equation(s):
// \DC|suit|Selector367~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [399])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [399]),
	.cin(gnd),
	.combout(\DC|suit|Selector367~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector367~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector367~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N27
dffeas \DC|suit|dataReg[402] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector367~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [402]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[402] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[402] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector364~0 (
// Equation(s):
// \DC|suit|Selector364~0_combout  = (\DC|suit|dataReg [402] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [402]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector364~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector364~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector364~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N9
dffeas \DC|suit|dataReg[405] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector364~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [405]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[405] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[405] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector361~0 (
// Equation(s):
// \DC|suit|Selector361~0_combout  = (\DC|suit|dataReg [405] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [405]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector361~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector361~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector361~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N7
dffeas \DC|suit|dataReg[408] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector361~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [408]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[408] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[408] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector358~0 (
// Equation(s):
// \DC|suit|Selector358~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [408])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [408]),
	.cin(gnd),
	.combout(\DC|suit|Selector358~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector358~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector358~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N13
dffeas \DC|suit|dataReg[411] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector358~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [411]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[411] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[411] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector355~0 (
// Equation(s):
// \DC|suit|Selector355~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [411])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [411]),
	.cin(gnd),
	.combout(\DC|suit|Selector355~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector355~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector355~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N11
dffeas \DC|suit|dataReg[414] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector355~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [414]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[414] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[414] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector352~0 (
// Equation(s):
// \DC|suit|Selector352~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [414])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [414]),
	.cin(gnd),
	.combout(\DC|suit|Selector352~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector352~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector352~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N25
dffeas \DC|suit|dataReg[417] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector352~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [417]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[417] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[417] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector349~0 (
// Equation(s):
// \DC|suit|Selector349~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [417])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [417]),
	.cin(gnd),
	.combout(\DC|suit|Selector349~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector349~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N31
dffeas \DC|suit|dataReg[420] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector349~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [420]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[420] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[420] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector346~0 (
// Equation(s):
// \DC|suit|Selector346~0_combout  = (\DC|suit|dataReg [420] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [420]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector346~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector346~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N21
dffeas \DC|suit|dataReg[423] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector346~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [423]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[423] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[423] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector343~0 (
// Equation(s):
// \DC|suit|Selector343~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [423]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [423]),
	.cin(gnd),
	.combout(\DC|suit|Selector343~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector343~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N19
dffeas \DC|suit|dataReg[426] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector343~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [426]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[426] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[426] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector340~0 (
// Equation(s):
// \DC|suit|Selector340~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [426]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [426]),
	.cin(gnd),
	.combout(\DC|suit|Selector340~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector340~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector340~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N1
dffeas \DC|suit|dataReg[429] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector340~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [429]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[429] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[429] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector337~0 (
// Equation(s):
// \DC|suit|Selector337~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [429]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [429]),
	.cin(gnd),
	.combout(\DC|suit|Selector337~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector337~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N23
dffeas \DC|suit|dataReg[432] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector337~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [432]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[432] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[432] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector334~0 (
// Equation(s):
// \DC|suit|Selector334~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [432] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [432]),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector334~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector334~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector334~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N5
dffeas \DC|suit|dataReg[435] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector334~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [435]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[435] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[435] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector331~0 (
// Equation(s):
// \DC|suit|Selector331~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [435] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [435]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector331~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector331~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector331~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N3
dffeas \DC|suit|dataReg[438] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector331~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [438]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[438] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[438] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector328~0 (
// Equation(s):
// \DC|suit|Selector328~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [438])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [438]),
	.cin(gnd),
	.combout(\DC|suit|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector328~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N9
dffeas \DC|suit|dataReg[441] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector328~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [441]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[441] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[441] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector325~0 (
// Equation(s):
// \DC|suit|Selector325~0_combout  = (\DC|suit|dataReg [441] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [441]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector325~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N15
dffeas \DC|suit|dataReg[444] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector325~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [444]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[444] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[444] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector322~0 (
// Equation(s):
// \DC|suit|Selector322~0_combout  = (\DC|suit|dataReg [444] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [444]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector322~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N13
dffeas \DC|suit|dataReg[447] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector322~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [447]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[447] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[447] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector319~0 (
// Equation(s):
// \DC|suit|Selector319~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [447])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [447]),
	.cin(gnd),
	.combout(\DC|suit|Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector319~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N27
dffeas \DC|suit|dataReg[450] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector319~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [450]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[450] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[450] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector316~0 (
// Equation(s):
// \DC|suit|Selector316~0_combout  = (\DC|suit|dataReg [450] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [450]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector316~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N25
dffeas \DC|suit|dataReg[453] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector316~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [453]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[453] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[453] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector313~0 (
// Equation(s):
// \DC|suit|Selector313~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [453])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [453]),
	.cin(gnd),
	.combout(\DC|suit|Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector313~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N7
dffeas \DC|suit|dataReg[456] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector313~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [456]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[456] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[456] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector310~0 (
// Equation(s):
// \DC|suit|Selector310~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [456])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [456]),
	.cin(gnd),
	.combout(\DC|suit|Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector310~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N29
dffeas \DC|suit|dataReg[459] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector310~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [459]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[459] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[459] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector307~0 (
// Equation(s):
// \DC|suit|Selector307~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [459])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [459]),
	.cin(gnd),
	.combout(\DC|suit|Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector307~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N11
dffeas \DC|suit|dataReg[462] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector307~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [462]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[462] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[462] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector304~0 (
// Equation(s):
// \DC|suit|Selector304~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [462])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [462]),
	.cin(gnd),
	.combout(\DC|suit|Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector304~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N17
dffeas \DC|suit|dataReg[465] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector304~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [465]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[465] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[465] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector301~0 (
// Equation(s):
// \DC|suit|Selector301~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [465])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [465]),
	.cin(gnd),
	.combout(\DC|suit|Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector301~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N23
dffeas \DC|suit|dataReg[468] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector301~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [468]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[468] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[468] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector298~0 (
// Equation(s):
// \DC|suit|Selector298~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [468] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [468]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector298~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N21
dffeas \DC|suit|dataReg[471] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector298~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [471]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[471] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[471] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector295~0 (
// Equation(s):
// \DC|suit|Selector295~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [471]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [471]),
	.cin(gnd),
	.combout(\DC|suit|Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector295~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N19
dffeas \DC|suit|dataReg[474] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [474]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[474] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[474] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector292~0 (
// Equation(s):
// \DC|suit|Selector292~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [474]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [474]),
	.cin(gnd),
	.combout(\DC|suit|Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector292~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N9
dffeas \DC|suit|dataReg[477] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector292~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [477]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[477] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[477] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector289~0 (
// Equation(s):
// \DC|suit|Selector289~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [477]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [477]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector289~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N31
dffeas \DC|suit|dataReg[480] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector289~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [480]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[480] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[480] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector286~0 (
// Equation(s):
// \DC|suit|Selector286~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [480] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [480]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector286~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N5
dffeas \DC|suit|dataReg[483] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector286~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [483]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[483] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[483] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector283~0 (
// Equation(s):
// \DC|suit|Selector283~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [483]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [483]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector283~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector283~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector283~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N3
dffeas \DC|suit|dataReg[486] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector283~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [486]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[486] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[486] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector280~0 (
// Equation(s):
// \DC|suit|Selector280~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [486])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [486]),
	.cin(gnd),
	.combout(\DC|suit|Selector280~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector280~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N1
dffeas \DC|suit|dataReg[489] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector280~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [489]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[489] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[489] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector277~0 (
// Equation(s):
// \DC|suit|Selector277~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [489])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [489]),
	.cin(gnd),
	.combout(\DC|suit|Selector277~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector277~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector277~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N15
dffeas \DC|suit|dataReg[492] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector277~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [492]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[492] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[492] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector274~0 (
// Equation(s):
// \DC|suit|Selector274~0_combout  = (\DC|suit|dataReg [492] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(\DC|suit|dataReg [492]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector274~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector274~0 .lut_mask = 16'hC0C0;
defparam \DC|suit|Selector274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N29
dffeas \DC|suit|dataReg[495] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector274~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [495]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[495] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[495] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector271~0 (
// Equation(s):
// \DC|suit|Selector271~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [495])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [495]),
	.cin(gnd),
	.combout(\DC|suit|Selector271~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector271~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N27
dffeas \DC|suit|dataReg[498] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector271~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [498]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[498] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[498] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector268~0 (
// Equation(s):
// \DC|suit|Selector268~0_combout  = (\DC|suit|dataReg [498] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [498]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector268~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N17
dffeas \DC|suit|dataReg[501] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector268~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [501]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[501] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[501] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector265~0 (
// Equation(s):
// \DC|suit|Selector265~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [501])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [501]),
	.cin(gnd),
	.combout(\DC|suit|Selector265~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector265~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N7
dffeas \DC|suit|dataReg[504] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector265~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [504]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[504] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[504] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector262~0 (
// Equation(s):
// \DC|suit|Selector262~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [504])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [504]),
	.cin(gnd),
	.combout(\DC|suit|Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector262~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N13
dffeas \DC|suit|dataReg[507] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector262~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [507]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[507] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[507] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector259~0 (
// Equation(s):
// \DC|suit|Selector259~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [507])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [507]),
	.cin(gnd),
	.combout(\DC|suit|Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector259~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N11
dffeas \DC|suit|dataReg[510] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector259~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [510]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[510] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[510] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector256~0 (
// Equation(s):
// \DC|suit|Selector256~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [510])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [510]),
	.cin(gnd),
	.combout(\DC|suit|Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector256~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N25
dffeas \DC|suit|dataReg[513] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector256~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [513]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[513] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[513] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N22
cycloneive_lcell_comb \DC|suit|Selector253~0 (
// Equation(s):
// \DC|suit|Selector253~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [513])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [513]),
	.cin(gnd),
	.combout(\DC|suit|Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector253~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N23
dffeas \DC|suit|dataReg[516] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector253~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [516]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[516] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[516] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N4
cycloneive_lcell_comb \DC|suit|Selector250~0 (
// Equation(s):
// \DC|suit|Selector250~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [516]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [516]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector250~0 .lut_mask = 16'hFFC0;
defparam \DC|suit|Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N5
dffeas \DC|suit|dataReg[519] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector250~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [519]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[519] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[519] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N26
cycloneive_lcell_comb \DC|suit|Selector247~0 (
// Equation(s):
// \DC|suit|Selector247~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [519]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [519]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector247~0 .lut_mask = 16'hFFC0;
defparam \DC|suit|Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N27
dffeas \DC|suit|dataReg[522] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector247~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [522]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[522] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[522] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N24
cycloneive_lcell_comb \DC|suit|Selector244~0 (
// Equation(s):
// \DC|suit|Selector244~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [522]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [522]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector244~0 .lut_mask = 16'hFFC0;
defparam \DC|suit|Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N25
dffeas \DC|suit|dataReg[525] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector244~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [525]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[525] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[525] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N30
cycloneive_lcell_comb \DC|suit|Selector241~0 (
// Equation(s):
// \DC|suit|Selector241~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [525]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [525]),
	.cin(gnd),
	.combout(\DC|suit|Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector241~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N31
dffeas \DC|suit|dataReg[528] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector241~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [528]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[528] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[528] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N20
cycloneive_lcell_comb \DC|suit|Selector238~0 (
// Equation(s):
// \DC|suit|Selector238~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [528]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [528]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector238~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N21
dffeas \DC|suit|dataReg[531] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector238~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [531]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[531] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[531] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N2
cycloneive_lcell_comb \DC|suit|Selector235~0 (
// Equation(s):
// \DC|suit|Selector235~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [531]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [531]),
	.cin(gnd),
	.combout(\DC|suit|Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector235~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N3
dffeas \DC|suit|dataReg[534] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector235~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [534]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[534] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[534] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N0
cycloneive_lcell_comb \DC|suit|Selector232~0 (
// Equation(s):
// \DC|suit|Selector232~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [534]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [534]),
	.cin(gnd),
	.combout(\DC|suit|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector232~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N1
dffeas \DC|suit|dataReg[537] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector232~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [537]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[537] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[537] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N14
cycloneive_lcell_comb \DC|suit|Selector229~0 (
// Equation(s):
// \DC|suit|Selector229~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [537])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [537]),
	.cin(gnd),
	.combout(\DC|suit|Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector229~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N15
dffeas \DC|suit|dataReg[540] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector229~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [540]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[540] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[540] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N28
cycloneive_lcell_comb \DC|suit|Selector226~0 (
// Equation(s):
// \DC|suit|Selector226~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [540])

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [540]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector226~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N29
dffeas \DC|suit|dataReg[543] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector226~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [543]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[543] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[543] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N18
cycloneive_lcell_comb \DC|suit|Selector223~0 (
// Equation(s):
// \DC|suit|Selector223~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [543])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [543]),
	.cin(gnd),
	.combout(\DC|suit|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector223~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N19
dffeas \DC|suit|dataReg[546] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector223~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [546]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[546] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[546] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N16
cycloneive_lcell_comb \DC|suit|Selector220~0 (
// Equation(s):
// \DC|suit|Selector220~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [546])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [546]),
	.cin(gnd),
	.combout(\DC|suit|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector220~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N17
dffeas \DC|suit|dataReg[549] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector220~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [549]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[549] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[549] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N6
cycloneive_lcell_comb \DC|suit|Selector217~0 (
// Equation(s):
// \DC|suit|Selector217~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [549])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [549]),
	.cin(gnd),
	.combout(\DC|suit|Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector217~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N7
dffeas \DC|suit|dataReg[552] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector217~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [552]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[552] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[552] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N12
cycloneive_lcell_comb \DC|suit|Selector214~0 (
// Equation(s):
// \DC|suit|Selector214~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [552])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [552]),
	.cin(gnd),
	.combout(\DC|suit|Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector214~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N13
dffeas \DC|suit|dataReg[555] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector214~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [555]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[555] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[555] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N10
cycloneive_lcell_comb \DC|suit|Selector211~0 (
// Equation(s):
// \DC|suit|Selector211~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [555])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [555]),
	.cin(gnd),
	.combout(\DC|suit|Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector211~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N11
dffeas \DC|suit|dataReg[558] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector211~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [558]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[558] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[558] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N8
cycloneive_lcell_comb \DC|suit|Selector208~0 (
// Equation(s):
// \DC|suit|Selector208~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [558])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [558]),
	.cin(gnd),
	.combout(\DC|suit|Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector208~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N9
dffeas \DC|suit|dataReg[561] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector208~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [561]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[561] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[561] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector205~0 (
// Equation(s):
// \DC|suit|Selector205~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [561]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [561]),
	.cin(gnd),
	.combout(\DC|suit|Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector205~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N31
dffeas \DC|suit|dataReg[564] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector205~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [564]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[564] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[564] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector202~0 (
// Equation(s):
// \DC|suit|Selector202~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [564]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|dataReg [564]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector202~0 .lut_mask = 16'hEAEA;
defparam \DC|suit|Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N5
dffeas \DC|suit|dataReg[567] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [567]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[567] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[567] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector199~0 (
// Equation(s):
// \DC|suit|Selector199~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [567] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [567]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector199~0 .lut_mask = 16'hEAEA;
defparam \DC|suit|Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N19
dffeas \DC|suit|dataReg[570] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector199~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [570]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[570] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[570] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector196~0 (
// Equation(s):
// \DC|suit|Selector196~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [570]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [570]),
	.cin(gnd),
	.combout(\DC|suit|Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector196~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N17
dffeas \DC|suit|dataReg[573] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [573]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[573] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[573] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector193~0 (
// Equation(s):
// \DC|suit|Selector193~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [573]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [573]),
	.cin(gnd),
	.combout(\DC|suit|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector193~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N15
dffeas \DC|suit|dataReg[576] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [576]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[576] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[576] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector190~0 (
// Equation(s):
// \DC|suit|Selector190~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [576] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|dataReg [576]),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector190~0 .lut_mask = 16'hEAEA;
defparam \DC|suit|Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N21
dffeas \DC|suit|dataReg[579] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [579]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[579] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[579] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector187~0 (
// Equation(s):
// \DC|suit|Selector187~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [579]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [579]),
	.cin(gnd),
	.combout(\DC|suit|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector187~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N3
dffeas \DC|suit|dataReg[582] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [582]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[582] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[582] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector184~0 (
// Equation(s):
// \DC|suit|Selector184~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [582]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [582]),
	.cin(gnd),
	.combout(\DC|suit|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector184~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N1
dffeas \DC|suit|dataReg[585] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [585]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[585] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[585] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N22
cycloneive_lcell_comb \DC|suit|Selector181~0 (
// Equation(s):
// \DC|suit|Selector181~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [585])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [585]),
	.cin(gnd),
	.combout(\DC|suit|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector181~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N23
dffeas \DC|suit|dataReg[588] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [588]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[588] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[588] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector178~0 (
// Equation(s):
// \DC|suit|Selector178~0_combout  = (\DC|suit|dataReg [588] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [588]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector178~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N29
dffeas \DC|suit|dataReg[591] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [591]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[591] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[591] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector175~0 (
// Equation(s):
// \DC|suit|Selector175~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [591])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [591]),
	.cin(gnd),
	.combout(\DC|suit|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector175~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N27
dffeas \DC|suit|dataReg[594] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [594]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[594] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[594] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector172~0 (
// Equation(s):
// \DC|suit|Selector172~0_combout  = (\DC|suit|dataReg [594] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [594]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector172~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N25
dffeas \DC|suit|dataReg[597] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector172~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [597]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[597] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[597] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector169~0 (
// Equation(s):
// \DC|suit|Selector169~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [597])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [597]),
	.cin(gnd),
	.combout(\DC|suit|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector169~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N7
dffeas \DC|suit|dataReg[600] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [600]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[600] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[600] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector166~0 (
// Equation(s):
// \DC|suit|Selector166~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [600])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [600]),
	.cin(gnd),
	.combout(\DC|suit|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector166~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N13
dffeas \DC|suit|dataReg[603] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector166~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [603]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[603] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[603] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector163~0 (
// Equation(s):
// \DC|suit|Selector163~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [603])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [603]),
	.cin(gnd),
	.combout(\DC|suit|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector163~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N11
dffeas \DC|suit|dataReg[606] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector163~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [606]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[606] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[606] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector160~0 (
// Equation(s):
// \DC|suit|Selector160~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [606])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [606]),
	.cin(gnd),
	.combout(\DC|suit|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector160~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N9
dffeas \DC|suit|dataReg[609] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector160~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [609]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[609] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[609] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N28
cycloneive_lcell_comb \DC|suit|Selector157~0 (
// Equation(s):
// \DC|suit|Selector157~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [609]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [609]),
	.cin(gnd),
	.combout(\DC|suit|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector157~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N29
dffeas \DC|suit|dataReg[612] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector157~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [612]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[612] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[612] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N2
cycloneive_lcell_comb \DC|suit|Selector154~0 (
// Equation(s):
// \DC|suit|Selector154~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [612]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [612]),
	.cin(gnd),
	.combout(\DC|suit|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector154~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N3
dffeas \DC|suit|dataReg[615] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector154~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [615]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[615] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[615] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N16
cycloneive_lcell_comb \DC|suit|Selector151~0 (
// Equation(s):
// \DC|suit|Selector151~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [615]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [615]),
	.cin(gnd),
	.combout(\DC|suit|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector151~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N17
dffeas \DC|suit|dataReg[618] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector151~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [618]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[618] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[618] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N14
cycloneive_lcell_comb \DC|suit|Selector148~0 (
// Equation(s):
// \DC|suit|Selector148~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [618]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [618]),
	.cin(gnd),
	.combout(\DC|suit|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector148~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N15
dffeas \DC|suit|dataReg[621] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector148~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [621]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[621] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[621] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N20
cycloneive_lcell_comb \DC|suit|Selector145~0 (
// Equation(s):
// \DC|suit|Selector145~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [621] & \DC|suit|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [621]),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector145~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N21
dffeas \DC|suit|dataReg[624] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector145~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [624]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[624] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[624] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N26
cycloneive_lcell_comb \DC|suit|Selector142~0 (
// Equation(s):
// \DC|suit|Selector142~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [624]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|dataReg [624]),
	.cin(gnd),
	.combout(\DC|suit|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector142~0 .lut_mask = 16'hFAF0;
defparam \DC|suit|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N27
dffeas \DC|suit|dataReg[627] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [627]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[627] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[627] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N8
cycloneive_lcell_comb \DC|suit|Selector139~0 (
// Equation(s):
// \DC|suit|Selector139~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [627] & \DC|suit|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [627]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector139~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N9
dffeas \DC|suit|dataReg[630] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [630]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[630] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[630] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N30
cycloneive_lcell_comb \DC|suit|Selector136~0 (
// Equation(s):
// \DC|suit|Selector136~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [630] & \DC|suit|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|suit|dataReg [630]),
	.datac(\DC|suit|current_state.LOAD~q ),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector136~0 .lut_mask = 16'hFCF0;
defparam \DC|suit|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N31
dffeas \DC|suit|dataReg[633] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [633]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[633] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[633] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N4
cycloneive_lcell_comb \DC|suit|Selector133~0 (
// Equation(s):
// \DC|suit|Selector133~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [633] & \DC|suit|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [633]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector133~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N5
dffeas \DC|suit|dataReg[636] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [636]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[636] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[636] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N18
cycloneive_lcell_comb \DC|suit|Selector130~0 (
// Equation(s):
// \DC|suit|Selector130~0_combout  = (\DC|suit|dataReg [636] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [636]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector130~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N19
dffeas \DC|suit|dataReg[639] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [639]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[639] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[639] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N24
cycloneive_lcell_comb \DC|suit|Selector127~0 (
// Equation(s):
// \DC|suit|Selector127~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [639])

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|dataReg [639]),
	.cin(gnd),
	.combout(\DC|suit|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector127~0 .lut_mask = 16'hAA00;
defparam \DC|suit|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N25
dffeas \DC|suit|dataReg[642] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [642]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[642] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[642] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N6
cycloneive_lcell_comb \DC|suit|Selector124~0 (
// Equation(s):
// \DC|suit|Selector124~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [642])

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|dataReg [642]),
	.cin(gnd),
	.combout(\DC|suit|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector124~0 .lut_mask = 16'hAA00;
defparam \DC|suit|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N7
dffeas \DC|suit|dataReg[645] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [645]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[645] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[645] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N12
cycloneive_lcell_comb \DC|suit|Selector121~0 (
// Equation(s):
// \DC|suit|Selector121~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [645])

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|dataReg [645]),
	.cin(gnd),
	.combout(\DC|suit|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector121~0 .lut_mask = 16'hAA00;
defparam \DC|suit|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N13
dffeas \DC|suit|dataReg[648] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [648]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[648] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[648] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N10
cycloneive_lcell_comb \DC|suit|Selector118~0 (
// Equation(s):
// \DC|suit|Selector118~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [648])

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|dataReg [648]),
	.cin(gnd),
	.combout(\DC|suit|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector118~0 .lut_mask = 16'hAA00;
defparam \DC|suit|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N11
dffeas \DC|suit|dataReg[651] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [651]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[651] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[651] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N0
cycloneive_lcell_comb \DC|suit|Selector115~0 (
// Equation(s):
// \DC|suit|Selector115~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [651])

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|dataReg [651]),
	.cin(gnd),
	.combout(\DC|suit|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector115~0 .lut_mask = 16'hAA00;
defparam \DC|suit|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N1
dffeas \DC|suit|dataReg[654] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [654]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[654] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[654] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N22
cycloneive_lcell_comb \DC|suit|Selector112~0 (
// Equation(s):
// \DC|suit|Selector112~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [654] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [654]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector112~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N23
dffeas \DC|suit|dataReg[657] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [657]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[657] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[657] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N28
cycloneive_lcell_comb \DC|suit|Selector109~0 (
// Equation(s):
// \DC|suit|Selector109~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [657] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [657]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector109~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N29
dffeas \DC|suit|dataReg[660] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [660]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[660] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[660] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N2
cycloneive_lcell_comb \DC|suit|Selector106~0 (
// Equation(s):
// \DC|suit|Selector106~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [660]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [660]),
	.cin(gnd),
	.combout(\DC|suit|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector106~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N3
dffeas \DC|suit|dataReg[663] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [663]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[663] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[663] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N16
cycloneive_lcell_comb \DC|suit|Selector103~0 (
// Equation(s):
// \DC|suit|Selector103~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [663]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [663]),
	.cin(gnd),
	.combout(\DC|suit|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector103~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N17
dffeas \DC|suit|dataReg[666] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [666]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[666] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[666] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N30
cycloneive_lcell_comb \DC|suit|Selector100~0 (
// Equation(s):
// \DC|suit|Selector100~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [666]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [666]),
	.cin(gnd),
	.combout(\DC|suit|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector100~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N31
dffeas \DC|suit|dataReg[669] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [669]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[669] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[669] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N20
cycloneive_lcell_comb \DC|suit|Selector97~0 (
// Equation(s):
// \DC|suit|Selector97~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [669] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [669]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector97~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N21
dffeas \DC|suit|dataReg[672] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [672]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[672] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[672] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N10
cycloneive_lcell_comb \DC|suit|Selector94~0 (
// Equation(s):
// \DC|suit|Selector94~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [672]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [672]),
	.cin(gnd),
	.combout(\DC|suit|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector94~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N11
dffeas \DC|suit|dataReg[675] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [675]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[675] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[675] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N8
cycloneive_lcell_comb \DC|suit|Selector91~0 (
// Equation(s):
// \DC|suit|Selector91~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [675]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [675]),
	.cin(gnd),
	.combout(\DC|suit|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector91~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N9
dffeas \DC|suit|dataReg[678] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [678]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[678] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[678] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N14
cycloneive_lcell_comb \DC|suit|Selector88~0 (
// Equation(s):
// \DC|suit|Selector88~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [678] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [678]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector88~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N15
dffeas \DC|suit|dataReg[681] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [681]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[681] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[681] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N4
cycloneive_lcell_comb \DC|suit|Selector85~0 (
// Equation(s):
// \DC|suit|Selector85~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [681] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [681]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector85~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N5
dffeas \DC|suit|dataReg[684] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [684]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[684] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[684] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N26
cycloneive_lcell_comb \DC|suit|Selector82~0 (
// Equation(s):
// \DC|suit|Selector82~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [684] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [684]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector82~0 .lut_mask = 16'hFAAA;
defparam \DC|suit|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N27
dffeas \DC|suit|dataReg[687] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [687]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[687] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[687] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N24
cycloneive_lcell_comb \DC|suit|Selector79~0 (
// Equation(s):
// \DC|suit|Selector79~0_combout  = (\DC|suit|dataReg [687] & \DC|suit|current_state.DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|dataReg [687]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector79~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N25
dffeas \DC|suit|dataReg[690] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [690]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[690] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[690] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N6
cycloneive_lcell_comb \DC|suit|Selector76~0 (
// Equation(s):
// \DC|suit|Selector76~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [690])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [690]),
	.cin(gnd),
	.combout(\DC|suit|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector76~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N7
dffeas \DC|suit|dataReg[693] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [693]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[693] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[693] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N12
cycloneive_lcell_comb \DC|suit|Selector73~0 (
// Equation(s):
// \DC|suit|Selector73~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [693])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [693]),
	.cin(gnd),
	.combout(\DC|suit|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector73~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N13
dffeas \DC|suit|dataReg[696] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [696]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[696] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[696] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N18
cycloneive_lcell_comb \DC|suit|Selector70~0 (
// Equation(s):
// \DC|suit|Selector70~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [696])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [696]),
	.cin(gnd),
	.combout(\DC|suit|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector70~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N19
dffeas \DC|suit|dataReg[699] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [699]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[699] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[699] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N0
cycloneive_lcell_comb \DC|suit|Selector67~0 (
// Equation(s):
// \DC|suit|Selector67~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [699]))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|dataReg [699]),
	.cin(gnd),
	.combout(\DC|suit|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector67~0 .lut_mask = 16'hEEAA;
defparam \DC|suit|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N1
dffeas \DC|suit|dataReg[702] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [702]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[702] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[702] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector64~0 (
// Equation(s):
// \DC|suit|Selector64~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [702]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [702]),
	.cin(gnd),
	.combout(\DC|suit|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector64~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N13
dffeas \DC|suit|dataReg[705] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [705]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[705] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[705] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector61~0 (
// Equation(s):
// \DC|suit|Selector61~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [705]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [705]),
	.cin(gnd),
	.combout(\DC|suit|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector61~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N3
dffeas \DC|suit|dataReg[708] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [708]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[708] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[708] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector58~0 (
// Equation(s):
// \DC|suit|Selector58~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [708]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [708]),
	.cin(gnd),
	.combout(\DC|suit|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector58~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N9
dffeas \DC|suit|dataReg[711] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [711]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[711] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[711] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector55~0 (
// Equation(s):
// \DC|suit|Selector55~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [711]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [711]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector55~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N7
dffeas \DC|suit|dataReg[714] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [714]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[714] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[714] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector52~0 (
// Equation(s):
// \DC|suit|Selector52~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [714]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [714]),
	.cin(gnd),
	.combout(\DC|suit|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector52~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N5
dffeas \DC|suit|dataReg[717] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [717]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[717] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[717] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector49~0 (
// Equation(s):
// \DC|suit|Selector49~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [717]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|dataReg [717]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector49~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N11
dffeas \DC|suit|dataReg[720] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [720]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[720] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[720] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector46~0 (
// Equation(s):
// \DC|suit|Selector46~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [720]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [720]),
	.cin(gnd),
	.combout(\DC|suit|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector46~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N25
dffeas \DC|suit|dataReg[723] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [723]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[723] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[723] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector43~0 (
// Equation(s):
// \DC|suit|Selector43~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [723]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [723]),
	.cin(gnd),
	.combout(\DC|suit|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector43~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N23
dffeas \DC|suit|dataReg[726] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [726]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[726] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[726] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector40~0 (
// Equation(s):
// \DC|suit|Selector40~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|dataReg [726] & \DC|suit|current_state.DRAW~q ))

	.dataa(\DC|suit|dataReg [726]),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector40~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N29
dffeas \DC|suit|dataReg[729] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [729]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[729] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[729] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector37~0 (
// Equation(s):
// \DC|suit|Selector37~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [729]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [729]),
	.cin(gnd),
	.combout(\DC|suit|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector37~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N19
dffeas \DC|suit|dataReg[732] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [732]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[732] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[732] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector34~0 (
// Equation(s):
// \DC|suit|Selector34~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [732]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [732]),
	.cin(gnd),
	.combout(\DC|suit|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector34~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N1
dffeas \DC|suit|dataReg[735] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [735]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[735] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[735] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector31~0 (
// Equation(s):
// \DC|suit|Selector31~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [735]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [735]),
	.cin(gnd),
	.combout(\DC|suit|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector31~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N31
dffeas \DC|suit|dataReg[738] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [738]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[738] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[738] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N12
cycloneive_lcell_comb \DC|suit|Selector28~0 (
// Equation(s):
// \DC|suit|Selector28~0_combout  = (\DC|suit|dataReg [738] & \DC|suit|current_state.DRAW~q )

	.dataa(\DC|suit|dataReg [738]),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector28~0 .lut_mask = 16'hA0A0;
defparam \DC|suit|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N13
dffeas \DC|suit|dataReg[741] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [741]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[741] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[741] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N10
cycloneive_lcell_comb \DC|suit|Selector25~0 (
// Equation(s):
// \DC|suit|Selector25~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [741])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [741]),
	.cin(gnd),
	.combout(\DC|suit|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector25~0 .lut_mask = 16'hF000;
defparam \DC|suit|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N11
dffeas \DC|suit|dataReg[744] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [744]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[744] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[744] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector22~0 (
// Equation(s):
// \DC|suit|Selector22~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [744]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [744]),
	.cin(gnd),
	.combout(\DC|suit|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector22~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N9
dffeas \DC|suit|dataReg[747] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [747]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[747] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[747] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N14
cycloneive_lcell_comb \DC|suit|Selector19~0 (
// Equation(s):
// \DC|suit|Selector19~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [747]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [747]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector19~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N15
dffeas \DC|suit|dataReg[750] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [750]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[750] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[750] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector16~0 (
// Equation(s):
// \DC|suit|Selector16~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [750]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|dataReg [750]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|suit|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector16~0 .lut_mask = 16'hECEC;
defparam \DC|suit|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N21
dffeas \DC|suit|dataReg[753] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [753]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[753] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[753] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector13~0 (
// Equation(s):
// \DC|suit|Selector13~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [753]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [753]),
	.cin(gnd),
	.combout(\DC|suit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector13~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N3
dffeas \DC|suit|dataReg[756] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [756]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[756] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[756] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector10~0 (
// Equation(s):
// \DC|suit|Selector10~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [756]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [756]),
	.cin(gnd),
	.combout(\DC|suit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector10~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N25
dffeas \DC|suit|dataReg[759] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [759]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[759] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[759] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector7~0 (
// Equation(s):
// \DC|suit|Selector7~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [759]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [759]),
	.cin(gnd),
	.combout(\DC|suit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector7~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N7
dffeas \DC|suit|dataReg[762] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [762]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[762] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[762] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector4~0 (
// Equation(s):
// \DC|suit|Selector4~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|dataReg [762]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|current_state.DRAW~q ),
	.datad(\DC|suit|dataReg [762]),
	.cin(gnd),
	.combout(\DC|suit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector4~0 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N5
dffeas \DC|suit|dataReg[765] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|suit|Add0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|dataReg [765]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|dataReg[765] .is_wysiwyg = "true";
defparam \DC|suit|dataReg[765] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector802~0 (
// Equation(s):
// \DC|suit|Selector802~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|dataReg [765]) # ((\DC|suit|cOut [0] & \DC|suit|current_state.LOAD~q )))) # (!\DC|suit|current_state.DRAW~q  & (((\DC|suit|cOut [0] & \DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|dataReg [765]),
	.datac(\DC|suit|cOut [0]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector802~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector802~0 .lut_mask = 16'hF888;
defparam \DC|suit|Selector802~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N27
dffeas \DC|suit|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector802~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|cOut[0] .is_wysiwyg = "true";
defparam \DC|suit|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N2
cycloneive_lcell_comb \DC|cOut~0 (
// Equation(s):
// \DC|cOut~0_combout  = (\DC|suit|cOut [0] & !\FSM|drawNum~q )

	.dataa(\DC|suit|cOut [0]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|cOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|cOut~0 .lut_mask = 16'h2222;
defparam \DC|cOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N4
cycloneive_lcell_comb \DC|blank|Selector34~0 (
// Equation(s):
// \DC|blank|Selector34~0_combout  = (\DC|blank|current_state.DRAW~q ) # ((\DC|blank|cOut [0] & \DC|blank|current_state.DONE~q ))

	.dataa(gnd),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|cOut [0]),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector34~0 .lut_mask = 16'hFCCC;
defparam \DC|blank|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N5
dffeas \DC|blank|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|cOut[0] .is_wysiwyg = "true";
defparam \DC|blank|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N26
cycloneive_lcell_comb \DC|yOut[4]~0 (
// Equation(s):
// \DC|yOut[4]~0_combout  = (\FSM|drawSuit~q ) # ((\FSM|drawNum~q ) # ((\FSM|drawBlank~q ) # (!\SW[16]~input_o )))

	.dataa(\FSM|drawSuit~q ),
	.datab(\FSM|drawNum~q ),
	.datac(\SW[16]~input_o ),
	.datad(\FSM|drawBlank~q ),
	.cin(gnd),
	.combout(\DC|yOut[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut[4]~0 .lut_mask = 16'hFFEF;
defparam \DC|yOut[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N3
dffeas \DC|cOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|cOut~0_combout ),
	.asdata(\DC|blank|cOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|cOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|cOut[0] .is_wysiwyg = "true";
defparam \DC|cOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N0
cycloneive_lcell_comb \DC|num|Selector777~0 (
// Equation(s):
// \DC|num|Selector777~0_combout  = (\DC|num|current_state.LOAD~q  & ((\SW[7]~input_o ) # ((\DC|num|xReg [0] & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (((\DC|num|xReg [0] & \DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\SW[7]~input_o ),
	.datac(\DC|num|xReg [0]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector777~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector777~0 .lut_mask = 16'hF888;
defparam \DC|num|Selector777~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y25_N1
dffeas \DC|num|xReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector777~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[0] .is_wysiwyg = "true";
defparam \DC|num|xReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N16
cycloneive_lcell_comb \DC|num|Add2~0 (
// Equation(s):
// \DC|num|Add2~0_combout  = (\DC|num|xReg [0] & (\DC|num|xOffset [0] $ (VCC))) # (!\DC|num|xReg [0] & (\DC|num|xOffset [0] & VCC))
// \DC|num|Add2~1  = CARRY((\DC|num|xReg [0] & \DC|num|xOffset [0]))

	.dataa(\DC|num|xReg [0]),
	.datab(\DC|num|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|Add2~0_combout ),
	.cout(\DC|num|Add2~1 ));
// synopsys translate_off
defparam \DC|num|Add2~0 .lut_mask = 16'h6688;
defparam \DC|num|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N20
cycloneive_lcell_comb \DC|num|Selector792~0 (
// Equation(s):
// \DC|num|Selector792~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|xOut [0]) # ((\DC|num|current_state.DRAW~q  & \DC|num|Add2~0_combout )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|current_state.DRAW~q  & ((\DC|num|Add2~0_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|xOut [0]),
	.datad(\DC|num|Add2~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector792~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector792~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector792~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N21
dffeas \DC|num|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector792~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[0] .is_wysiwyg = "true";
defparam \DC|num|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N2
cycloneive_lcell_comb \DC|Add2~0 (
// Equation(s):
// \DC|Add2~0_combout  = \SW[7]~input_o  $ (VCC)
// \DC|Add2~1  = CARRY(\SW[7]~input_o )

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|Add2~0_combout ),
	.cout(\DC|Add2~1 ));
// synopsys translate_off
defparam \DC|Add2~0 .lut_mask = 16'h33CC;
defparam \DC|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector777~0 (
// Equation(s):
// \DC|suit|Selector777~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [0]) # ((\DC|suit|current_state.LOAD~q  & \DC|Add2~0_combout )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & ((\DC|Add2~0_combout ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xReg [0]),
	.datad(\DC|Add2~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector777~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector777~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector777~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N3
dffeas \DC|suit|xReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector777~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[0] .is_wysiwyg = "true";
defparam \DC|suit|xReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N4
cycloneive_lcell_comb \DC|suit|Add2~0 (
// Equation(s):
// \DC|suit|Add2~0_combout  = (\DC|suit|xOffset [0] & (\DC|suit|xReg [0] $ (VCC))) # (!\DC|suit|xOffset [0] & (\DC|suit|xReg [0] & VCC))
// \DC|suit|Add2~1  = CARRY((\DC|suit|xOffset [0] & \DC|suit|xReg [0]))

	.dataa(\DC|suit|xOffset [0]),
	.datab(\DC|suit|xReg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|Add2~0_combout ),
	.cout(\DC|suit|Add2~1 ));
// synopsys translate_off
defparam \DC|suit|Add2~0 .lut_mask = 16'h6688;
defparam \DC|suit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector792~0 (
// Equation(s):
// \DC|suit|Selector792~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~0_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|xOut [0])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|xOut [0])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOut [0]),
	.datad(\DC|suit|Add2~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector792~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector792~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector792~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N27
dffeas \DC|suit|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector792~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[0] .is_wysiwyg = "true";
defparam \DC|suit|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N0
cycloneive_lcell_comb \DC|xOut~4 (
// Equation(s):
// \DC|xOut~4_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [0])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [0])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [0]),
	.datac(gnd),
	.datad(\DC|suit|xOut [0]),
	.cin(gnd),
	.combout(\DC|xOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~4 .lut_mask = 16'hDD88;
defparam \DC|xOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N12
cycloneive_lcell_comb \DC|blank|xReg~5 (
// Equation(s):
// \DC|blank|xReg~5_combout  = (\SW[7]~input_o  & \DC|blank|current_state.NO_DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\DC|blank|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|xReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~5 .lut_mask = 16'hF000;
defparam \DC|blank|xReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N10
cycloneive_lcell_comb \DC|blank|xReg[3]~1 (
// Equation(s):
// \DC|blank|xReg[3]~1_combout  = (\FSM|drawBlank~q ) # (!\DC|blank|current_state.NO_DRAW~q )

	.dataa(\DC|blank|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(\FSM|drawBlank~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DC|blank|xReg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg[3]~1 .lut_mask = 16'hF5F5;
defparam \DC|blank|xReg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N13
dffeas \DC|blank|xReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[0] .is_wysiwyg = "true";
defparam \DC|blank|xReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \DC|blank|Add2~0 (
// Equation(s):
// \DC|blank|Add2~0_combout  = (\DC|blank|xReg [0] & (\DC|blank|xOffset [0] $ (VCC))) # (!\DC|blank|xReg [0] & (\DC|blank|xOffset [0] & VCC))
// \DC|blank|Add2~1  = CARRY((\DC|blank|xReg [0] & \DC|blank|xOffset [0]))

	.dataa(\DC|blank|xReg [0]),
	.datab(\DC|blank|xOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add2~0_combout ),
	.cout(\DC|blank|Add2~1 ));
// synopsys translate_off
defparam \DC|blank|Add2~0 .lut_mask = 16'h6688;
defparam \DC|blank|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \DC|blank|Selector24~0 (
// Equation(s):
// \DC|blank|Selector24~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~0_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [0])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [0])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [0]),
	.datad(\DC|blank|Add2~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector24~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N9
dffeas \DC|blank|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[0] .is_wysiwyg = "true";
defparam \DC|blank|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N1
dffeas \DC|xOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~4_combout ),
	.asdata(\DC|blank|xOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[0] .is_wysiwyg = "true";
defparam \DC|xOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N4
cycloneive_lcell_comb \DC|num|Selector776~0 (
// Equation(s):
// \DC|num|Selector776~0_combout  = (\DC|num|current_state.LOAD~q  & ((\SW[8]~input_o ) # ((\DC|num|current_state.DRAW~q  & \DC|num|xReg [1])))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|current_state.DRAW~q  & (\DC|num|xReg [1])))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|xReg [1]),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\DC|num|Selector776~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector776~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector776~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N5
dffeas \DC|num|xReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector776~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[1] .is_wysiwyg = "true";
defparam \DC|num|xReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N18
cycloneive_lcell_comb \DC|num|Add2~2 (
// Equation(s):
// \DC|num|Add2~2_combout  = (\DC|num|xReg [1] & ((\DC|num|xOffset [1] & (\DC|num|Add2~1  & VCC)) # (!\DC|num|xOffset [1] & (!\DC|num|Add2~1 )))) # (!\DC|num|xReg [1] & ((\DC|num|xOffset [1] & (!\DC|num|Add2~1 )) # (!\DC|num|xOffset [1] & ((\DC|num|Add2~1 ) 
// # (GND)))))
// \DC|num|Add2~3  = CARRY((\DC|num|xReg [1] & (!\DC|num|xOffset [1] & !\DC|num|Add2~1 )) # (!\DC|num|xReg [1] & ((!\DC|num|Add2~1 ) # (!\DC|num|xOffset [1]))))

	.dataa(\DC|num|xReg [1]),
	.datab(\DC|num|xOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add2~1 ),
	.combout(\DC|num|Add2~2_combout ),
	.cout(\DC|num|Add2~3 ));
// synopsys translate_off
defparam \DC|num|Add2~2 .lut_mask = 16'h9617;
defparam \DC|num|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N2
cycloneive_lcell_comb \DC|num|Selector791~0 (
// Equation(s):
// \DC|num|Selector791~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add2~2_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|xOut [1])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|xOut [1])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xOut [1]),
	.datad(\DC|num|Add2~2_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector791~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector791~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector791~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N3
dffeas \DC|num|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector791~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[1] .is_wysiwyg = "true";
defparam \DC|num|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N4
cycloneive_lcell_comb \DC|Add2~2 (
// Equation(s):
// \DC|Add2~2_combout  = (\SW[8]~input_o  & (!\DC|Add2~1 )) # (!\SW[8]~input_o  & ((\DC|Add2~1 ) # (GND)))
// \DC|Add2~3  = CARRY((!\DC|Add2~1 ) # (!\SW[8]~input_o ))

	.dataa(gnd),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add2~1 ),
	.combout(\DC|Add2~2_combout ),
	.cout(\DC|Add2~3 ));
// synopsys translate_off
defparam \DC|Add2~2 .lut_mask = 16'h3C3F;
defparam \DC|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N24
cycloneive_lcell_comb \DC|suit|Selector776~0 (
// Equation(s):
// \DC|suit|Selector776~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [1]) # ((\DC|suit|current_state.LOAD~q  & \DC|Add2~2_combout )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & ((\DC|Add2~2_combout ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xReg [1]),
	.datad(\DC|Add2~2_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector776~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector776~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector776~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N25
dffeas \DC|suit|xReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector776~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[1] .is_wysiwyg = "true";
defparam \DC|suit|xReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N6
cycloneive_lcell_comb \DC|suit|Add2~2 (
// Equation(s):
// \DC|suit|Add2~2_combout  = (\DC|suit|xOffset [1] & ((\DC|suit|xReg [1] & (\DC|suit|Add2~1  & VCC)) # (!\DC|suit|xReg [1] & (!\DC|suit|Add2~1 )))) # (!\DC|suit|xOffset [1] & ((\DC|suit|xReg [1] & (!\DC|suit|Add2~1 )) # (!\DC|suit|xReg [1] & 
// ((\DC|suit|Add2~1 ) # (GND)))))
// \DC|suit|Add2~3  = CARRY((\DC|suit|xOffset [1] & (!\DC|suit|xReg [1] & !\DC|suit|Add2~1 )) # (!\DC|suit|xOffset [1] & ((!\DC|suit|Add2~1 ) # (!\DC|suit|xReg [1]))))

	.dataa(\DC|suit|xOffset [1]),
	.datab(\DC|suit|xReg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add2~1 ),
	.combout(\DC|suit|Add2~2_combout ),
	.cout(\DC|suit|Add2~3 ));
// synopsys translate_off
defparam \DC|suit|Add2~2 .lut_mask = 16'h9617;
defparam \DC|suit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector791~0 (
// Equation(s):
// \DC|suit|Selector791~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~2_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|xOut [1])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|xOut [1])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOut [1]),
	.datad(\DC|suit|Add2~2_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector791~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector791~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector791~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N21
dffeas \DC|suit|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector791~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[1] .is_wysiwyg = "true";
defparam \DC|suit|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N24
cycloneive_lcell_comb \DC|xOut~5 (
// Equation(s):
// \DC|xOut~5_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [1])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [1])))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|num|xOut [1]),
	.datac(gnd),
	.datad(\DC|suit|xOut [1]),
	.cin(gnd),
	.combout(\DC|xOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~5 .lut_mask = 16'hDD88;
defparam \DC|xOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N26
cycloneive_lcell_comb \DC|blank|xReg~4 (
// Equation(s):
// \DC|blank|xReg~4_combout  = (\DC|blank|current_state.NO_DRAW~q  & \SW[8]~input_o )

	.dataa(\DC|blank|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|xReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~4 .lut_mask = 16'hAA00;
defparam \DC|blank|xReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N27
dffeas \DC|blank|xReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[1] .is_wysiwyg = "true";
defparam \DC|blank|xReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \DC|blank|Add2~2 (
// Equation(s):
// \DC|blank|Add2~2_combout  = (\DC|blank|xReg [1] & ((\DC|blank|xOffset [1] & (\DC|blank|Add2~1  & VCC)) # (!\DC|blank|xOffset [1] & (!\DC|blank|Add2~1 )))) # (!\DC|blank|xReg [1] & ((\DC|blank|xOffset [1] & (!\DC|blank|Add2~1 )) # (!\DC|blank|xOffset [1] & 
// ((\DC|blank|Add2~1 ) # (GND)))))
// \DC|blank|Add2~3  = CARRY((\DC|blank|xReg [1] & (!\DC|blank|xOffset [1] & !\DC|blank|Add2~1 )) # (!\DC|blank|xReg [1] & ((!\DC|blank|Add2~1 ) # (!\DC|blank|xOffset [1]))))

	.dataa(\DC|blank|xReg [1]),
	.datab(\DC|blank|xOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~1 ),
	.combout(\DC|blank|Add2~2_combout ),
	.cout(\DC|blank|Add2~3 ));
// synopsys translate_off
defparam \DC|blank|Add2~2 .lut_mask = 16'h9617;
defparam \DC|blank|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \DC|blank|Selector23~0 (
// Equation(s):
// \DC|blank|Selector23~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~2_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [1])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [1])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [1]),
	.datad(\DC|blank|Add2~2_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector23~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N3
dffeas \DC|blank|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[1] .is_wysiwyg = "true";
defparam \DC|blank|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N25
dffeas \DC|xOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~5_combout ),
	.asdata(\DC|blank|xOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[1] .is_wysiwyg = "true";
defparam \DC|xOut[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N18
cycloneive_lcell_comb \DC|Add0~0 (
// Equation(s):
// \DC|Add0~0_combout  = \SW[9]~input_o  $ (VCC)
// \DC|Add0~1  = CARRY(\SW[9]~input_o )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|Add0~0_combout ),
	.cout(\DC|Add0~1 ));
// synopsys translate_off
defparam \DC|Add0~0 .lut_mask = 16'h55AA;
defparam \DC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N10
cycloneive_lcell_comb \DC|num|Selector775~0 (
// Equation(s):
// \DC|num|Selector775~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|xReg [2]) # ((\DC|num|current_state.LOAD~q  & \DC|Add0~0_combout )))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & ((\DC|Add0~0_combout ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xReg [2]),
	.datad(\DC|Add0~0_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector775~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector775~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector775~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N11
dffeas \DC|num|xReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector775~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[2] .is_wysiwyg = "true";
defparam \DC|num|xReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N20
cycloneive_lcell_comb \DC|num|Add2~4 (
// Equation(s):
// \DC|num|Add2~4_combout  = ((\DC|num|xReg [2] $ (\DC|num|xOffset [2] $ (!\DC|num|Add2~3 )))) # (GND)
// \DC|num|Add2~5  = CARRY((\DC|num|xReg [2] & ((\DC|num|xOffset [2]) # (!\DC|num|Add2~3 ))) # (!\DC|num|xReg [2] & (\DC|num|xOffset [2] & !\DC|num|Add2~3 )))

	.dataa(\DC|num|xReg [2]),
	.datab(\DC|num|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add2~3 ),
	.combout(\DC|num|Add2~4_combout ),
	.cout(\DC|num|Add2~5 ));
// synopsys translate_off
defparam \DC|num|Add2~4 .lut_mask = 16'h698E;
defparam \DC|num|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N14
cycloneive_lcell_comb \DC|num|Selector790~0 (
// Equation(s):
// \DC|num|Selector790~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|xOut [2]) # ((\DC|num|current_state.DRAW~q  & \DC|num|Add2~4_combout )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|current_state.DRAW~q  & ((\DC|num|Add2~4_combout ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|xOut [2]),
	.datad(\DC|num|Add2~4_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector790~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector790~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector790~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N15
dffeas \DC|num|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector790~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[2] .is_wysiwyg = "true";
defparam \DC|num|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N6
cycloneive_lcell_comb \DC|Add2~4 (
// Equation(s):
// \DC|Add2~4_combout  = (\SW[9]~input_o  & ((GND) # (!\DC|Add2~3 ))) # (!\SW[9]~input_o  & (\DC|Add2~3  $ (GND)))
// \DC|Add2~5  = CARRY((\SW[9]~input_o ) # (!\DC|Add2~3 ))

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add2~3 ),
	.combout(\DC|Add2~4_combout ),
	.cout(\DC|Add2~5 ));
// synopsys translate_off
defparam \DC|Add2~4 .lut_mask = 16'h5AAF;
defparam \DC|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector775~0 (
// Equation(s):
// \DC|suit|Selector775~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [2]) # ((\DC|suit|current_state.LOAD~q  & \DC|Add2~4_combout )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & ((\DC|Add2~4_combout ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xReg [2]),
	.datad(\DC|Add2~4_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector775~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector775~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector775~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N31
dffeas \DC|suit|xReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector775~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[2] .is_wysiwyg = "true";
defparam \DC|suit|xReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N8
cycloneive_lcell_comb \DC|suit|Add2~4 (
// Equation(s):
// \DC|suit|Add2~4_combout  = ((\DC|suit|xReg [2] $ (\DC|suit|xOffset [2] $ (!\DC|suit|Add2~3 )))) # (GND)
// \DC|suit|Add2~5  = CARRY((\DC|suit|xReg [2] & ((\DC|suit|xOffset [2]) # (!\DC|suit|Add2~3 ))) # (!\DC|suit|xReg [2] & (\DC|suit|xOffset [2] & !\DC|suit|Add2~3 )))

	.dataa(\DC|suit|xReg [2]),
	.datab(\DC|suit|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add2~3 ),
	.combout(\DC|suit|Add2~4_combout ),
	.cout(\DC|suit|Add2~5 ));
// synopsys translate_off
defparam \DC|suit|Add2~4 .lut_mask = 16'h698E;
defparam \DC|suit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N16
cycloneive_lcell_comb \DC|suit|Selector790~0 (
// Equation(s):
// \DC|suit|Selector790~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|xOut [2]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add2~4_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~4_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOut [2]),
	.datad(\DC|suit|Add2~4_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector790~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector790~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector790~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N17
dffeas \DC|suit|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector790~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[2] .is_wysiwyg = "true";
defparam \DC|suit|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N2
cycloneive_lcell_comb \DC|xOut~6 (
// Equation(s):
// \DC|xOut~6_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [2])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [2])))

	.dataa(\DC|num|xOut [2]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|xOut [2]),
	.cin(gnd),
	.combout(\DC|xOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~6 .lut_mask = 16'hBB88;
defparam \DC|xOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N0
cycloneive_lcell_comb \DC|blank|xReg~3 (
// Equation(s):
// \DC|blank|xReg~3_combout  = (\DC|blank|current_state.NO_DRAW~q  & \SW[9]~input_o )

	.dataa(\DC|blank|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|xReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~3 .lut_mask = 16'hAA00;
defparam \DC|blank|xReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N1
dffeas \DC|blank|xReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[2] .is_wysiwyg = "true";
defparam \DC|blank|xReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \DC|blank|Add2~4 (
// Equation(s):
// \DC|blank|Add2~4_combout  = ((\DC|blank|xReg [2] $ (\DC|blank|xOffset [2] $ (!\DC|blank|Add2~3 )))) # (GND)
// \DC|blank|Add2~5  = CARRY((\DC|blank|xReg [2] & ((\DC|blank|xOffset [2]) # (!\DC|blank|Add2~3 ))) # (!\DC|blank|xReg [2] & (\DC|blank|xOffset [2] & !\DC|blank|Add2~3 )))

	.dataa(\DC|blank|xReg [2]),
	.datab(\DC|blank|xOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~3 ),
	.combout(\DC|blank|Add2~4_combout ),
	.cout(\DC|blank|Add2~5 ));
// synopsys translate_off
defparam \DC|blank|Add2~4 .lut_mask = 16'h698E;
defparam \DC|blank|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \DC|blank|Selector22~0 (
// Equation(s):
// \DC|blank|Selector22~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~4_combout ) # ((\DC|blank|xOut [2] & \DC|blank|current_state.DONE~q )))) # (!\DC|blank|current_state.DRAW~q  & (((\DC|blank|xOut [2] & \DC|blank|current_state.DONE~q 
// ))))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|Add2~4_combout ),
	.datac(\DC|blank|xOut [2]),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector22~0 .lut_mask = 16'hF888;
defparam \DC|blank|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N5
dffeas \DC|blank|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[2] .is_wysiwyg = "true";
defparam \DC|blank|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N3
dffeas \DC|xOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~6_combout ),
	.asdata(\DC|blank|xOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[2] .is_wysiwyg = "true";
defparam \DC|xOut[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N20
cycloneive_lcell_comb \DC|Add0~2 (
// Equation(s):
// \DC|Add0~2_combout  = (\SW[10]~input_o  & (!\DC|Add0~1 )) # (!\SW[10]~input_o  & ((\DC|Add0~1 ) # (GND)))
// \DC|Add0~3  = CARRY((!\DC|Add0~1 ) # (!\SW[10]~input_o ))

	.dataa(\SW[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add0~1 ),
	.combout(\DC|Add0~2_combout ),
	.cout(\DC|Add0~3 ));
// synopsys translate_off
defparam \DC|Add0~2 .lut_mask = 16'h5A5F;
defparam \DC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N8
cycloneive_lcell_comb \DC|num|Selector774~0 (
// Equation(s):
// \DC|num|Selector774~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|xReg [3]) # ((\DC|num|current_state.LOAD~q  & \DC|Add0~2_combout )))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & ((\DC|Add0~2_combout ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xReg [3]),
	.datad(\DC|Add0~2_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector774~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector774~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector774~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N9
dffeas \DC|num|xReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector774~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[3] .is_wysiwyg = "true";
defparam \DC|num|xReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N22
cycloneive_lcell_comb \DC|num|Add2~6 (
// Equation(s):
// \DC|num|Add2~6_combout  = (\DC|num|xOffset [3] & ((\DC|num|xReg [3] & (\DC|num|Add2~5  & VCC)) # (!\DC|num|xReg [3] & (!\DC|num|Add2~5 )))) # (!\DC|num|xOffset [3] & ((\DC|num|xReg [3] & (!\DC|num|Add2~5 )) # (!\DC|num|xReg [3] & ((\DC|num|Add2~5 ) # 
// (GND)))))
// \DC|num|Add2~7  = CARRY((\DC|num|xOffset [3] & (!\DC|num|xReg [3] & !\DC|num|Add2~5 )) # (!\DC|num|xOffset [3] & ((!\DC|num|Add2~5 ) # (!\DC|num|xReg [3]))))

	.dataa(\DC|num|xOffset [3]),
	.datab(\DC|num|xReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add2~5 ),
	.combout(\DC|num|Add2~6_combout ),
	.cout(\DC|num|Add2~7 ));
// synopsys translate_off
defparam \DC|num|Add2~6 .lut_mask = 16'h9617;
defparam \DC|num|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N26
cycloneive_lcell_comb \DC|num|Selector789~0 (
// Equation(s):
// \DC|num|Selector789~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|xOut [3]) # ((\DC|num|Add2~6_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add2~6_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add2~6_combout ),
	.datac(\DC|num|xOut [3]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector789~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector789~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector789~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N27
dffeas \DC|num|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector789~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[3] .is_wysiwyg = "true";
defparam \DC|num|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N8
cycloneive_lcell_comb \DC|Add2~6 (
// Equation(s):
// \DC|Add2~6_combout  = (\SW[10]~input_o  & (!\DC|Add2~5 )) # (!\SW[10]~input_o  & ((\DC|Add2~5 ) # (GND)))
// \DC|Add2~7  = CARRY((!\DC|Add2~5 ) # (!\SW[10]~input_o ))

	.dataa(\SW[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add2~5 ),
	.combout(\DC|Add2~6_combout ),
	.cout(\DC|Add2~7 ));
// synopsys translate_off
defparam \DC|Add2~6 .lut_mask = 16'h5A5F;
defparam \DC|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector774~0 (
// Equation(s):
// \DC|suit|Selector774~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [3]) # ((\DC|suit|current_state.LOAD~q  & \DC|Add2~6_combout )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & ((\DC|Add2~6_combout ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xReg [3]),
	.datad(\DC|Add2~6_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector774~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector774~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector774~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N21
dffeas \DC|suit|xReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector774~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[3] .is_wysiwyg = "true";
defparam \DC|suit|xReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N10
cycloneive_lcell_comb \DC|suit|Add2~6 (
// Equation(s):
// \DC|suit|Add2~6_combout  = (\DC|suit|xOffset [3] & ((\DC|suit|xReg [3] & (\DC|suit|Add2~5  & VCC)) # (!\DC|suit|xReg [3] & (!\DC|suit|Add2~5 )))) # (!\DC|suit|xOffset [3] & ((\DC|suit|xReg [3] & (!\DC|suit|Add2~5 )) # (!\DC|suit|xReg [3] & 
// ((\DC|suit|Add2~5 ) # (GND)))))
// \DC|suit|Add2~7  = CARRY((\DC|suit|xOffset [3] & (!\DC|suit|xReg [3] & !\DC|suit|Add2~5 )) # (!\DC|suit|xOffset [3] & ((!\DC|suit|Add2~5 ) # (!\DC|suit|xReg [3]))))

	.dataa(\DC|suit|xOffset [3]),
	.datab(\DC|suit|xReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add2~5 ),
	.combout(\DC|suit|Add2~6_combout ),
	.cout(\DC|suit|Add2~7 ));
// synopsys translate_off
defparam \DC|suit|Add2~6 .lut_mask = 16'h9617;
defparam \DC|suit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N28
cycloneive_lcell_comb \DC|suit|Selector789~0 (
// Equation(s):
// \DC|suit|Selector789~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|xOut [3]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add2~6_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~6_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOut [3]),
	.datad(\DC|suit|Add2~6_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector789~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector789~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector789~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N29
dffeas \DC|suit|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector789~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[3] .is_wysiwyg = "true";
defparam \DC|suit|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N4
cycloneive_lcell_comb \DC|xOut~7 (
// Equation(s):
// \DC|xOut~7_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [3])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [3])))

	.dataa(\DC|num|xOut [3]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|xOut [3]),
	.cin(gnd),
	.combout(\DC|xOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~7 .lut_mask = 16'hBB88;
defparam \DC|xOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N30
cycloneive_lcell_comb \DC|blank|xReg~2 (
// Equation(s):
// \DC|blank|xReg~2_combout  = (\DC|blank|current_state.NO_DRAW~q  & \SW[10]~input_o )

	.dataa(\DC|blank|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|xReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~2 .lut_mask = 16'hAA00;
defparam \DC|blank|xReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N31
dffeas \DC|blank|xReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[3] .is_wysiwyg = "true";
defparam \DC|blank|xReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \DC|blank|Add2~6 (
// Equation(s):
// \DC|blank|Add2~6_combout  = (\DC|blank|xReg [3] & ((\DC|blank|xOffset [3] & (\DC|blank|Add2~5  & VCC)) # (!\DC|blank|xOffset [3] & (!\DC|blank|Add2~5 )))) # (!\DC|blank|xReg [3] & ((\DC|blank|xOffset [3] & (!\DC|blank|Add2~5 )) # (!\DC|blank|xOffset [3] & 
// ((\DC|blank|Add2~5 ) # (GND)))))
// \DC|blank|Add2~7  = CARRY((\DC|blank|xReg [3] & (!\DC|blank|xOffset [3] & !\DC|blank|Add2~5 )) # (!\DC|blank|xReg [3] & ((!\DC|blank|Add2~5 ) # (!\DC|blank|xOffset [3]))))

	.dataa(\DC|blank|xReg [3]),
	.datab(\DC|blank|xOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~5 ),
	.combout(\DC|blank|Add2~6_combout ),
	.cout(\DC|blank|Add2~7 ));
// synopsys translate_off
defparam \DC|blank|Add2~6 .lut_mask = 16'h9617;
defparam \DC|blank|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N6
cycloneive_lcell_comb \DC|blank|Selector21~0 (
// Equation(s):
// \DC|blank|Selector21~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~6_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [3])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [3])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [3]),
	.datad(\DC|blank|Add2~6_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector21~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N7
dffeas \DC|blank|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[3] .is_wysiwyg = "true";
defparam \DC|blank|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N5
dffeas \DC|xOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~7_combout ),
	.asdata(\DC|blank|xOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[3] .is_wysiwyg = "true";
defparam \DC|xOut[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N10
cycloneive_lcell_comb \DC|Add2~8 (
// Equation(s):
// \DC|Add2~8_combout  = (\SW[11]~input_o  & (\DC|Add2~7  $ (GND))) # (!\SW[11]~input_o  & (!\DC|Add2~7  & VCC))
// \DC|Add2~9  = CARRY((\SW[11]~input_o  & !\DC|Add2~7 ))

	.dataa(\SW[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add2~7 ),
	.combout(\DC|Add2~8_combout ),
	.cout(\DC|Add2~9 ));
// synopsys translate_off
defparam \DC|Add2~8 .lut_mask = 16'hA50A;
defparam \DC|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector773~0 (
// Equation(s):
// \DC|suit|Selector773~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [4]) # ((\DC|Add2~8_combout  & \DC|suit|current_state.LOAD~q )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|Add2~8_combout  & ((\DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|Add2~8_combout ),
	.datac(\DC|suit|xReg [4]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector773~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector773~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector773~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N27
dffeas \DC|suit|xReg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector773~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[4] .is_wysiwyg = "true";
defparam \DC|suit|xReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N12
cycloneive_lcell_comb \DC|suit|Add2~8 (
// Equation(s):
// \DC|suit|Add2~8_combout  = ((\DC|suit|xReg [4] $ (\DC|suit|xOffset [4] $ (!\DC|suit|Add2~7 )))) # (GND)
// \DC|suit|Add2~9  = CARRY((\DC|suit|xReg [4] & ((\DC|suit|xOffset [4]) # (!\DC|suit|Add2~7 ))) # (!\DC|suit|xReg [4] & (\DC|suit|xOffset [4] & !\DC|suit|Add2~7 )))

	.dataa(\DC|suit|xReg [4]),
	.datab(\DC|suit|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add2~7 ),
	.combout(\DC|suit|Add2~8_combout ),
	.cout(\DC|suit|Add2~9 ));
// synopsys translate_off
defparam \DC|suit|Add2~8 .lut_mask = 16'h698E;
defparam \DC|suit|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N2
cycloneive_lcell_comb \DC|suit|Selector788~0 (
// Equation(s):
// \DC|suit|Selector788~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~8_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|xOut [4])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|xOut [4])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOut [4]),
	.datad(\DC|suit|Add2~8_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector788~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector788~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector788~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N3
dffeas \DC|suit|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector788~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[4] .is_wysiwyg = "true";
defparam \DC|suit|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N22
cycloneive_lcell_comb \DC|Add0~4 (
// Equation(s):
// \DC|Add0~4_combout  = (\SW[11]~input_o  & (\DC|Add0~3  $ (GND))) # (!\SW[11]~input_o  & (!\DC|Add0~3  & VCC))
// \DC|Add0~5  = CARRY((\SW[11]~input_o  & !\DC|Add0~3 ))

	.dataa(\SW[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add0~3 ),
	.combout(\DC|Add0~4_combout ),
	.cout(\DC|Add0~5 ));
// synopsys translate_off
defparam \DC|Add0~4 .lut_mask = 16'hA50A;
defparam \DC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N6
cycloneive_lcell_comb \DC|num|Selector773~0 (
// Equation(s):
// \DC|num|Selector773~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|xReg [4]) # ((\DC|num|current_state.LOAD~q  & \DC|Add0~4_combout )))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & ((\DC|Add0~4_combout ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xReg [4]),
	.datad(\DC|Add0~4_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector773~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector773~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector773~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N7
dffeas \DC|num|xReg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector773~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[4] .is_wysiwyg = "true";
defparam \DC|num|xReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N24
cycloneive_lcell_comb \DC|num|Add2~8 (
// Equation(s):
// \DC|num|Add2~8_combout  = ((\DC|num|xReg [4] $ (\DC|num|xOffset [4] $ (!\DC|num|Add2~7 )))) # (GND)
// \DC|num|Add2~9  = CARRY((\DC|num|xReg [4] & ((\DC|num|xOffset [4]) # (!\DC|num|Add2~7 ))) # (!\DC|num|xReg [4] & (\DC|num|xOffset [4] & !\DC|num|Add2~7 )))

	.dataa(\DC|num|xReg [4]),
	.datab(\DC|num|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add2~7 ),
	.combout(\DC|num|Add2~8_combout ),
	.cout(\DC|num|Add2~9 ));
// synopsys translate_off
defparam \DC|num|Add2~8 .lut_mask = 16'h698E;
defparam \DC|num|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N0
cycloneive_lcell_comb \DC|num|Selector788~0 (
// Equation(s):
// \DC|num|Selector788~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add2~8_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|xOut [4])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|xOut [4])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xOut [4]),
	.datad(\DC|num|Add2~8_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector788~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector788~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector788~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N1
dffeas \DC|num|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector788~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[4] .is_wysiwyg = "true";
defparam \DC|num|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N24
cycloneive_lcell_comb \DC|xOut~0 (
// Equation(s):
// \DC|xOut~0_combout  = (\FSM|drawNum~q  & ((\DC|num|xOut [4]))) # (!\FSM|drawNum~q  & (\DC|suit|xOut [4]))

	.dataa(\DC|suit|xOut [4]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|num|xOut [4]),
	.cin(gnd),
	.combout(\DC|xOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~0 .lut_mask = 16'hEE22;
defparam \DC|xOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N4
cycloneive_lcell_comb \DC|blank|xReg~0 (
// Equation(s):
// \DC|blank|xReg~0_combout  = (\SW[11]~input_o  & \DC|blank|current_state.NO_DRAW~q )

	.dataa(gnd),
	.datab(\SW[11]~input_o ),
	.datac(gnd),
	.datad(\DC|blank|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|xReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~0 .lut_mask = 16'hCC00;
defparam \DC|blank|xReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N5
dffeas \DC|blank|xReg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[4] .is_wysiwyg = "true";
defparam \DC|blank|xReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \DC|blank|Add2~8 (
// Equation(s):
// \DC|blank|Add2~8_combout  = ((\DC|blank|xReg [4] $ (\DC|blank|xOffset [4] $ (!\DC|blank|Add2~7 )))) # (GND)
// \DC|blank|Add2~9  = CARRY((\DC|blank|xReg [4] & ((\DC|blank|xOffset [4]) # (!\DC|blank|Add2~7 ))) # (!\DC|blank|xReg [4] & (\DC|blank|xOffset [4] & !\DC|blank|Add2~7 )))

	.dataa(\DC|blank|xReg [4]),
	.datab(\DC|blank|xOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~7 ),
	.combout(\DC|blank|Add2~8_combout ),
	.cout(\DC|blank|Add2~9 ));
// synopsys translate_off
defparam \DC|blank|Add2~8 .lut_mask = 16'h698E;
defparam \DC|blank|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \DC|blank|Selector20~0 (
// Equation(s):
// \DC|blank|Selector20~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~8_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [4])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [4])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [4]),
	.datad(\DC|blank|Add2~8_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector20~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N1
dffeas \DC|blank|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[4] .is_wysiwyg = "true";
defparam \DC|blank|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N25
dffeas \DC|xOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~0_combout ),
	.asdata(\DC|blank|xOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[4] .is_wysiwyg = "true";
defparam \DC|xOut[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N12
cycloneive_lcell_comb \DC|Add2~10 (
// Equation(s):
// \DC|Add2~10_combout  = (\SW[12]~input_o  & (!\DC|Add2~9 )) # (!\SW[12]~input_o  & ((\DC|Add2~9 ) # (GND)))
// \DC|Add2~11  = CARRY((!\DC|Add2~9 ) # (!\SW[12]~input_o ))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add2~9 ),
	.combout(\DC|Add2~10_combout ),
	.cout(\DC|Add2~11 ));
// synopsys translate_off
defparam \DC|Add2~10 .lut_mask = 16'h3C3F;
defparam \DC|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N26
cycloneive_lcell_comb \DC|suit|Selector772~0 (
// Equation(s):
// \DC|suit|Selector772~0_combout  = (\DC|Add2~10_combout  & ((\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|xReg [5])))) # (!\DC|Add2~10_combout  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|xReg [5])))

	.dataa(\DC|Add2~10_combout ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xReg [5]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector772~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector772~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector772~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N27
dffeas \DC|suit|xReg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector772~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[5] .is_wysiwyg = "true";
defparam \DC|suit|xReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N14
cycloneive_lcell_comb \DC|suit|Add2~10 (
// Equation(s):
// \DC|suit|Add2~10_combout  = (\DC|suit|xOffset [5] & ((\DC|suit|xReg [5] & (\DC|suit|Add2~9  & VCC)) # (!\DC|suit|xReg [5] & (!\DC|suit|Add2~9 )))) # (!\DC|suit|xOffset [5] & ((\DC|suit|xReg [5] & (!\DC|suit|Add2~9 )) # (!\DC|suit|xReg [5] & 
// ((\DC|suit|Add2~9 ) # (GND)))))
// \DC|suit|Add2~11  = CARRY((\DC|suit|xOffset [5] & (!\DC|suit|xReg [5] & !\DC|suit|Add2~9 )) # (!\DC|suit|xOffset [5] & ((!\DC|suit|Add2~9 ) # (!\DC|suit|xReg [5]))))

	.dataa(\DC|suit|xOffset [5]),
	.datab(\DC|suit|xReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add2~9 ),
	.combout(\DC|suit|Add2~10_combout ),
	.cout(\DC|suit|Add2~11 ));
// synopsys translate_off
defparam \DC|suit|Add2~10 .lut_mask = 16'h9617;
defparam \DC|suit|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N10
cycloneive_lcell_comb \DC|suit|Selector787~0 (
// Equation(s):
// \DC|suit|Selector787~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|xOut [5]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add2~10_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~10_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|xOut [5]),
	.datad(\DC|suit|Add2~10_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector787~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector787~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector787~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N11
dffeas \DC|suit|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector787~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[5] .is_wysiwyg = "true";
defparam \DC|suit|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N24
cycloneive_lcell_comb \DC|Add0~6 (
// Equation(s):
// \DC|Add0~6_combout  = (\SW[12]~input_o  & (!\DC|Add0~5 )) # (!\SW[12]~input_o  & ((\DC|Add0~5 ) # (GND)))
// \DC|Add0~7  = CARRY((!\DC|Add0~5 ) # (!\SW[12]~input_o ))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add0~5 ),
	.combout(\DC|Add0~6_combout ),
	.cout(\DC|Add0~7 ));
// synopsys translate_off
defparam \DC|Add0~6 .lut_mask = 16'h3C3F;
defparam \DC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N4
cycloneive_lcell_comb \DC|num|Selector772~0 (
// Equation(s):
// \DC|num|Selector772~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|xReg [5]) # ((\DC|Add0~6_combout  & \DC|num|current_state.LOAD~q )))) # (!\DC|num|current_state.DRAW~q  & (\DC|Add0~6_combout  & ((\DC|num|current_state.LOAD~q ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|Add0~6_combout ),
	.datac(\DC|num|xReg [5]),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector772~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector772~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector772~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N5
dffeas \DC|num|xReg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector772~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[5] .is_wysiwyg = "true";
defparam \DC|num|xReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N26
cycloneive_lcell_comb \DC|num|Add2~10 (
// Equation(s):
// \DC|num|Add2~10_combout  = (\DC|num|xOffset [5] & ((\DC|num|xReg [5] & (\DC|num|Add2~9  & VCC)) # (!\DC|num|xReg [5] & (!\DC|num|Add2~9 )))) # (!\DC|num|xOffset [5] & ((\DC|num|xReg [5] & (!\DC|num|Add2~9 )) # (!\DC|num|xReg [5] & ((\DC|num|Add2~9 ) # 
// (GND)))))
// \DC|num|Add2~11  = CARRY((\DC|num|xOffset [5] & (!\DC|num|xReg [5] & !\DC|num|Add2~9 )) # (!\DC|num|xOffset [5] & ((!\DC|num|Add2~9 ) # (!\DC|num|xReg [5]))))

	.dataa(\DC|num|xOffset [5]),
	.datab(\DC|num|xReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add2~9 ),
	.combout(\DC|num|Add2~10_combout ),
	.cout(\DC|num|Add2~11 ));
// synopsys translate_off
defparam \DC|num|Add2~10 .lut_mask = 16'h9617;
defparam \DC|num|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N16
cycloneive_lcell_comb \DC|num|Selector787~0 (
// Equation(s):
// \DC|num|Selector787~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|xOut [5]) # ((\DC|num|Add2~10_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add2~10_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add2~10_combout ),
	.datac(\DC|num|xOut [5]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector787~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector787~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector787~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N17
dffeas \DC|num|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector787~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[5] .is_wysiwyg = "true";
defparam \DC|num|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N18
cycloneive_lcell_comb \DC|xOut~1 (
// Equation(s):
// \DC|xOut~1_combout  = (\FSM|drawNum~q  & ((\DC|num|xOut [5]))) # (!\FSM|drawNum~q  & (\DC|suit|xOut [5]))

	.dataa(\DC|suit|xOut [5]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|num|xOut [5]),
	.cin(gnd),
	.combout(\DC|xOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~1 .lut_mask = 16'hEE22;
defparam \DC|xOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N22
cycloneive_lcell_comb \DC|blank|xReg~6 (
// Equation(s):
// \DC|blank|xReg~6_combout  = (\SW[12]~input_o  & \DC|blank|current_state.NO_DRAW~q )

	.dataa(\SW[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|xReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~6 .lut_mask = 16'hAA00;
defparam \DC|blank|xReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N23
dffeas \DC|blank|xReg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[5] .is_wysiwyg = "true";
defparam \DC|blank|xReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \DC|blank|Add2~10 (
// Equation(s):
// \DC|blank|Add2~10_combout  = (\DC|blank|xReg [5] & ((\DC|blank|xOffset [5] & (\DC|blank|Add2~9  & VCC)) # (!\DC|blank|xOffset [5] & (!\DC|blank|Add2~9 )))) # (!\DC|blank|xReg [5] & ((\DC|blank|xOffset [5] & (!\DC|blank|Add2~9 )) # (!\DC|blank|xOffset [5] 
// & ((\DC|blank|Add2~9 ) # (GND)))))
// \DC|blank|Add2~11  = CARRY((\DC|blank|xReg [5] & (!\DC|blank|xOffset [5] & !\DC|blank|Add2~9 )) # (!\DC|blank|xReg [5] & ((!\DC|blank|Add2~9 ) # (!\DC|blank|xOffset [5]))))

	.dataa(\DC|blank|xReg [5]),
	.datab(\DC|blank|xOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~9 ),
	.combout(\DC|blank|Add2~10_combout ),
	.cout(\DC|blank|Add2~11 ));
// synopsys translate_off
defparam \DC|blank|Add2~10 .lut_mask = 16'h9617;
defparam \DC|blank|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \DC|blank|Selector19~0 (
// Equation(s):
// \DC|blank|Selector19~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~10_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [5])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [5])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [5]),
	.datad(\DC|blank|Add2~10_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector19~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N27
dffeas \DC|blank|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[5] .is_wysiwyg = "true";
defparam \DC|blank|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N19
dffeas \DC|xOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~1_combout ),
	.asdata(\DC|blank|xOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[5] .is_wysiwyg = "true";
defparam \DC|xOut[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N26
cycloneive_lcell_comb \DC|Add0~8 (
// Equation(s):
// \DC|Add0~8_combout  = (\SW[13]~input_o  & (\DC|Add0~7  $ (GND))) # (!\SW[13]~input_o  & (!\DC|Add0~7  & VCC))
// \DC|Add0~9  = CARRY((\SW[13]~input_o  & !\DC|Add0~7 ))

	.dataa(\SW[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add0~7 ),
	.combout(\DC|Add0~8_combout ),
	.cout(\DC|Add0~9 ));
// synopsys translate_off
defparam \DC|Add0~8 .lut_mask = 16'hA50A;
defparam \DC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N14
cycloneive_lcell_comb \DC|num|Selector771~0 (
// Equation(s):
// \DC|num|Selector771~0_combout  = (\DC|Add0~8_combout  & ((\DC|num|current_state.LOAD~q ) # ((\DC|num|xReg [6] & \DC|num|current_state.DRAW~q )))) # (!\DC|Add0~8_combout  & (((\DC|num|xReg [6] & \DC|num|current_state.DRAW~q ))))

	.dataa(\DC|Add0~8_combout ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xReg [6]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector771~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector771~0 .lut_mask = 16'hF888;
defparam \DC|num|Selector771~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N15
dffeas \DC|num|xReg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector771~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[6] .is_wysiwyg = "true";
defparam \DC|num|xReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N28
cycloneive_lcell_comb \DC|num|Add2~12 (
// Equation(s):
// \DC|num|Add2~12_combout  = ((\DC|num|xOffset [6] $ (\DC|num|xReg [6] $ (!\DC|num|Add2~11 )))) # (GND)
// \DC|num|Add2~13  = CARRY((\DC|num|xOffset [6] & ((\DC|num|xReg [6]) # (!\DC|num|Add2~11 ))) # (!\DC|num|xOffset [6] & (\DC|num|xReg [6] & !\DC|num|Add2~11 )))

	.dataa(\DC|num|xOffset [6]),
	.datab(\DC|num|xReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add2~11 ),
	.combout(\DC|num|Add2~12_combout ),
	.cout(\DC|num|Add2~13 ));
// synopsys translate_off
defparam \DC|num|Add2~12 .lut_mask = 16'h698E;
defparam \DC|num|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N2
cycloneive_lcell_comb \DC|num|Selector786~0 (
// Equation(s):
// \DC|num|Selector786~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add2~12_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|xOut [6])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|xOut [6])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xOut [6]),
	.datad(\DC|num|Add2~12_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector786~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector786~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector786~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N3
dffeas \DC|num|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector786~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[6] .is_wysiwyg = "true";
defparam \DC|num|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N14
cycloneive_lcell_comb \DC|Add2~12 (
// Equation(s):
// \DC|Add2~12_combout  = (\SW[13]~input_o  & (\DC|Add2~11  $ (GND))) # (!\SW[13]~input_o  & (!\DC|Add2~11  & VCC))
// \DC|Add2~13  = CARRY((\SW[13]~input_o  & !\DC|Add2~11 ))

	.dataa(\SW[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|Add2~11 ),
	.combout(\DC|Add2~12_combout ),
	.cout(\DC|Add2~13 ));
// synopsys translate_off
defparam \DC|Add2~12 .lut_mask = 16'hA50A;
defparam \DC|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N28
cycloneive_lcell_comb \DC|suit|Selector771~0 (
// Equation(s):
// \DC|suit|Selector771~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [6]) # ((\DC|suit|current_state.LOAD~q  & \DC|Add2~12_combout )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & ((\DC|Add2~12_combout ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xReg [6]),
	.datad(\DC|Add2~12_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector771~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector771~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector771~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N29
dffeas \DC|suit|xReg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector771~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[6] .is_wysiwyg = "true";
defparam \DC|suit|xReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N16
cycloneive_lcell_comb \DC|suit|Add2~12 (
// Equation(s):
// \DC|suit|Add2~12_combout  = ((\DC|suit|xReg [6] $ (\DC|suit|xOffset [6] $ (!\DC|suit|Add2~11 )))) # (GND)
// \DC|suit|Add2~13  = CARRY((\DC|suit|xReg [6] & ((\DC|suit|xOffset [6]) # (!\DC|suit|Add2~11 ))) # (!\DC|suit|xReg [6] & (\DC|suit|xOffset [6] & !\DC|suit|Add2~11 )))

	.dataa(\DC|suit|xReg [6]),
	.datab(\DC|suit|xOffset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add2~11 ),
	.combout(\DC|suit|Add2~12_combout ),
	.cout(\DC|suit|Add2~13 ));
// synopsys translate_off
defparam \DC|suit|Add2~12 .lut_mask = 16'h698E;
defparam \DC|suit|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector786~0 (
// Equation(s):
// \DC|suit|Selector786~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~12_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|xOut [6])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|xOut [6])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOut [6]),
	.datad(\DC|suit|Add2~12_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector786~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector786~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector786~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N1
dffeas \DC|suit|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector786~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[6] .is_wysiwyg = "true";
defparam \DC|suit|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N12
cycloneive_lcell_comb \DC|xOut~2 (
// Equation(s):
// \DC|xOut~2_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [6])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [6])))

	.dataa(\DC|num|xOut [6]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|xOut [6]),
	.cin(gnd),
	.combout(\DC|xOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~2 .lut_mask = 16'hBB88;
defparam \DC|xOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N8
cycloneive_lcell_comb \DC|blank|xReg~7 (
// Equation(s):
// \DC|blank|xReg~7_combout  = (\DC|blank|current_state.NO_DRAW~q  & \SW[13]~input_o )

	.dataa(\DC|blank|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|xReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~7 .lut_mask = 16'hAA00;
defparam \DC|blank|xReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N9
dffeas \DC|blank|xReg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[6] .is_wysiwyg = "true";
defparam \DC|blank|xReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \DC|blank|Add2~12 (
// Equation(s):
// \DC|blank|Add2~12_combout  = ((\DC|blank|xOffset [6] $ (\DC|blank|xReg [6] $ (!\DC|blank|Add2~11 )))) # (GND)
// \DC|blank|Add2~13  = CARRY((\DC|blank|xOffset [6] & ((\DC|blank|xReg [6]) # (!\DC|blank|Add2~11 ))) # (!\DC|blank|xOffset [6] & (\DC|blank|xReg [6] & !\DC|blank|Add2~11 )))

	.dataa(\DC|blank|xOffset [6]),
	.datab(\DC|blank|xReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add2~11 ),
	.combout(\DC|blank|Add2~12_combout ),
	.cout(\DC|blank|Add2~13 ));
// synopsys translate_off
defparam \DC|blank|Add2~12 .lut_mask = 16'h698E;
defparam \DC|blank|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \DC|blank|Selector18~0 (
// Equation(s):
// \DC|blank|Selector18~0_combout  = (\DC|blank|Add2~12_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [6])))) # (!\DC|blank|Add2~12_combout  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [6])))

	.dataa(\DC|blank|Add2~12_combout ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [6]),
	.datad(\DC|blank|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector18~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N29
dffeas \DC|blank|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[6] .is_wysiwyg = "true";
defparam \DC|blank|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N13
dffeas \DC|xOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~2_combout ),
	.asdata(\DC|blank|xOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[6] .is_wysiwyg = "true";
defparam \DC|xOut[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N6
cycloneive_lcell_comb \DC|num|Selector784~0 (
// Equation(s):
// \DC|num|Selector784~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|yReg [0]) # ((\DC|num|current_state.LOAD~q  & \SW[15]~input_o )))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & ((\SW[15]~input_o ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yReg [0]),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\DC|num|Selector784~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector784~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector784~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N7
dffeas \DC|num|yReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector784~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yReg[0] .is_wysiwyg = "true";
defparam \DC|num|yReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N8
cycloneive_lcell_comb \DC|num|Add3~0 (
// Equation(s):
// \DC|num|Add3~0_combout  = (\DC|num|yReg [0] & (\DC|num|yOffset [0] $ (VCC))) # (!\DC|num|yReg [0] & (\DC|num|yOffset [0] & VCC))
// \DC|num|Add3~1  = CARRY((\DC|num|yReg [0] & \DC|num|yOffset [0]))

	.dataa(\DC|num|yReg [0]),
	.datab(\DC|num|yOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|num|Add3~0_combout ),
	.cout(\DC|num|Add3~1 ));
// synopsys translate_off
defparam \DC|num|Add3~0 .lut_mask = 16'h6688;
defparam \DC|num|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N6
cycloneive_lcell_comb \DC|num|Selector799~0 (
// Equation(s):
// \DC|num|Selector799~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|yOut [0]) # ((\DC|num|Add3~0_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add3~0_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add3~0_combout ),
	.datac(\DC|num|yOut [0]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector799~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector799~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector799~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N7
dffeas \DC|num|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector799~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[0] .is_wysiwyg = "true";
defparam \DC|num|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N18
cycloneive_lcell_comb \DC|suit|Selector784~0 (
// Equation(s):
// \DC|suit|Selector784~0_combout  = (\SW[15]~input_o  & (\DC|suit|current_state.DRAW~q  & (\DC|suit|yReg [0]))) # (!\SW[15]~input_o  & ((\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|yReg [0]))))

	.dataa(\SW[15]~input_o ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yReg [0]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector784~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector784~0 .lut_mask = 16'hD5C0;
defparam \DC|suit|Selector784~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N19
dffeas \DC|suit|yReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector784~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yReg[0] .is_wysiwyg = "true";
defparam \DC|suit|yReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N10
cycloneive_lcell_comb \DC|suit|Add3~0 (
// Equation(s):
// \DC|suit|Add3~0_combout  = (\DC|suit|yReg [0] & (\DC|suit|yOffset [0] $ (VCC))) # (!\DC|suit|yReg [0] & (\DC|suit|yOffset [0] & VCC))
// \DC|suit|Add3~1  = CARRY((\DC|suit|yReg [0] & \DC|suit|yOffset [0]))

	.dataa(\DC|suit|yReg [0]),
	.datab(\DC|suit|yOffset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|suit|Add3~0_combout ),
	.cout(\DC|suit|Add3~1 ));
// synopsys translate_off
defparam \DC|suit|Add3~0 .lut_mask = 16'h6688;
defparam \DC|suit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N0
cycloneive_lcell_comb \DC|suit|Selector799~0 (
// Equation(s):
// \DC|suit|Selector799~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~0_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|yOut [0])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|yOut [0])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|yOut [0]),
	.datad(\DC|suit|Add3~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector799~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector799~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector799~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N1
dffeas \DC|suit|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector799~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[0] .is_wysiwyg = "true";
defparam \DC|suit|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N8
cycloneive_lcell_comb \DC|yOut~4 (
// Equation(s):
// \DC|yOut~4_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [0])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [0])))

	.dataa(\DC|num|yOut [0]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|yOut [0]),
	.cin(gnd),
	.combout(\DC|yOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~4 .lut_mask = 16'hBB88;
defparam \DC|yOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N16
cycloneive_lcell_comb \DC|blank|yReg~2 (
// Equation(s):
// \DC|blank|yReg~2_combout  = (\SW[15]~input_o  & \DC|blank|current_state.NO_DRAW~q )

	.dataa(\SW[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|blank|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|yReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|yReg~2 .lut_mask = 16'hAA00;
defparam \DC|blank|yReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N17
dffeas \DC|blank|yReg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|yReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yReg[0] .is_wysiwyg = "true";
defparam \DC|blank|yReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N12
cycloneive_lcell_comb \DC|blank|Add3~0 (
// Equation(s):
// \DC|blank|Add3~0_combout  = (\DC|blank|yOffset [0] & (\DC|blank|yReg [0] $ (VCC))) # (!\DC|blank|yOffset [0] & (\DC|blank|yReg [0] & VCC))
// \DC|blank|Add3~1  = CARRY((\DC|blank|yOffset [0] & \DC|blank|yReg [0]))

	.dataa(\DC|blank|yOffset [0]),
	.datab(\DC|blank|yReg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DC|blank|Add3~0_combout ),
	.cout(\DC|blank|Add3~1 ));
// synopsys translate_off
defparam \DC|blank|Add3~0 .lut_mask = 16'h6688;
defparam \DC|blank|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N30
cycloneive_lcell_comb \DC|blank|Selector31~0 (
// Equation(s):
// \DC|blank|Selector31~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOut [0]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add3~0_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add3~0_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [0]),
	.datad(\DC|blank|Add3~0_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector31~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N31
dffeas \DC|blank|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[0] .is_wysiwyg = "true";
defparam \DC|blank|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N9
dffeas \DC|yOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~4_combout ),
	.asdata(\DC|blank|yOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[0] .is_wysiwyg = "true";
defparam \DC|yOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = (\DC|xOut [6] & (\DC|yOut [0] $ (VCC))) # (!\DC|xOut [6] & (\DC|yOut [0] & VCC))
// \VGA|user_input_translator|Add1~1  = CARRY((\DC|xOut [6] & \DC|yOut [0]))

	.dataa(\DC|xOut [6]),
	.datab(\DC|yOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.cout(\VGA|user_input_translator|Add1~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N8
cycloneive_lcell_comb \DC|suit|Selector783~0 (
// Equation(s):
// \DC|suit|Selector783~0_combout  = (\DC|suit|current_state.DRAW~q  & \DC|suit|yReg [1])

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|suit|yReg [1]),
	.cin(gnd),
	.combout(\DC|suit|Selector783~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector783~0 .lut_mask = 16'hCC00;
defparam \DC|suit|Selector783~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector783~1 (
// Equation(s):
// \DC|suit|Selector783~1_combout  = (\DC|suit|Selector783~0_combout ) # ((\DC|suit|current_state.LOAD~q  & (\SW[15]~input_o  $ (!\SW[16]~input_o ))))

	.dataa(\SW[15]~input_o ),
	.datab(\DC|suit|Selector783~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector783~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector783~1 .lut_mask = 16'hEDCC;
defparam \DC|suit|Selector783~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N17
dffeas \DC|suit|yReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector783~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yReg[1] .is_wysiwyg = "true";
defparam \DC|suit|yReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N12
cycloneive_lcell_comb \DC|suit|Add3~2 (
// Equation(s):
// \DC|suit|Add3~2_combout  = (\DC|suit|yReg [1] & ((\DC|suit|yOffset [1] & (\DC|suit|Add3~1  & VCC)) # (!\DC|suit|yOffset [1] & (!\DC|suit|Add3~1 )))) # (!\DC|suit|yReg [1] & ((\DC|suit|yOffset [1] & (!\DC|suit|Add3~1 )) # (!\DC|suit|yOffset [1] & 
// ((\DC|suit|Add3~1 ) # (GND)))))
// \DC|suit|Add3~3  = CARRY((\DC|suit|yReg [1] & (!\DC|suit|yOffset [1] & !\DC|suit|Add3~1 )) # (!\DC|suit|yReg [1] & ((!\DC|suit|Add3~1 ) # (!\DC|suit|yOffset [1]))))

	.dataa(\DC|suit|yReg [1]),
	.datab(\DC|suit|yOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add3~1 ),
	.combout(\DC|suit|Add3~2_combout ),
	.cout(\DC|suit|Add3~3 ));
// synopsys translate_off
defparam \DC|suit|Add3~2 .lut_mask = 16'h9617;
defparam \DC|suit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N26
cycloneive_lcell_comb \DC|suit|Selector798~0 (
// Equation(s):
// \DC|suit|Selector798~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~2_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|yOut [1])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|yOut [1])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|yOut [1]),
	.datad(\DC|suit|Add3~2_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector798~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector798~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector798~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N27
dffeas \DC|suit|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector798~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[1] .is_wysiwyg = "true";
defparam \DC|suit|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N28
cycloneive_lcell_comb \DC|num|Selector783~0 (
// Equation(s):
// \DC|num|Selector783~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|yReg [1]) # ((\DC|num|current_state.LOAD~q  & !\SW[16]~input_o )))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & ((!\SW[16]~input_o ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yReg [1]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\DC|num|Selector783~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector783~0 .lut_mask = 16'hA0EC;
defparam \DC|num|Selector783~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N29
dffeas \DC|num|yReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector783~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yReg[1] .is_wysiwyg = "true";
defparam \DC|num|yReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N10
cycloneive_lcell_comb \DC|num|Add3~2 (
// Equation(s):
// \DC|num|Add3~2_combout  = (\DC|num|yOffset [1] & ((\DC|num|yReg [1] & (\DC|num|Add3~1  & VCC)) # (!\DC|num|yReg [1] & (!\DC|num|Add3~1 )))) # (!\DC|num|yOffset [1] & ((\DC|num|yReg [1] & (!\DC|num|Add3~1 )) # (!\DC|num|yReg [1] & ((\DC|num|Add3~1 ) # 
// (GND)))))
// \DC|num|Add3~3  = CARRY((\DC|num|yOffset [1] & (!\DC|num|yReg [1] & !\DC|num|Add3~1 )) # (!\DC|num|yOffset [1] & ((!\DC|num|Add3~1 ) # (!\DC|num|yReg [1]))))

	.dataa(\DC|num|yOffset [1]),
	.datab(\DC|num|yReg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add3~1 ),
	.combout(\DC|num|Add3~2_combout ),
	.cout(\DC|num|Add3~3 ));
// synopsys translate_off
defparam \DC|num|Add3~2 .lut_mask = 16'h9617;
defparam \DC|num|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N4
cycloneive_lcell_comb \DC|num|Selector798~0 (
// Equation(s):
// \DC|num|Selector798~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add3~2_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|yOut [1])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|yOut [1])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yOut [1]),
	.datad(\DC|num|Add3~2_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector798~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector798~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector798~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N5
dffeas \DC|num|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector798~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[1] .is_wysiwyg = "true";
defparam \DC|num|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N4
cycloneive_lcell_comb \DC|yOut~5 (
// Equation(s):
// \DC|yOut~5_combout  = (\FSM|drawNum~q  & ((\DC|num|yOut [1]))) # (!\FSM|drawNum~q  & (\DC|suit|yOut [1]))

	.dataa(\DC|suit|yOut [1]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|num|yOut [1]),
	.cin(gnd),
	.combout(\DC|yOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~5 .lut_mask = 16'hEE22;
defparam \DC|yOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N6
cycloneive_lcell_comb \DC|blank|yReg~1 (
// Equation(s):
// \DC|blank|yReg~1_combout  = (\SW[16]~input_o  & \DC|blank|current_state.NO_DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\DC|blank|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|yReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|yReg~1 .lut_mask = 16'hF000;
defparam \DC|blank|yReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N7
dffeas \DC|blank|yReg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|yReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yReg[1] .is_wysiwyg = "true";
defparam \DC|blank|yReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N14
cycloneive_lcell_comb \DC|blank|Add3~2 (
// Equation(s):
// \DC|blank|Add3~2_combout  = (\DC|blank|yReg [1] & ((\DC|blank|yOffset [1] & (\DC|blank|Add3~1  & VCC)) # (!\DC|blank|yOffset [1] & (!\DC|blank|Add3~1 )))) # (!\DC|blank|yReg [1] & ((\DC|blank|yOffset [1] & (!\DC|blank|Add3~1 )) # (!\DC|blank|yOffset [1] & 
// ((\DC|blank|Add3~1 ) # (GND)))))
// \DC|blank|Add3~3  = CARRY((\DC|blank|yReg [1] & (!\DC|blank|yOffset [1] & !\DC|blank|Add3~1 )) # (!\DC|blank|yReg [1] & ((!\DC|blank|Add3~1 ) # (!\DC|blank|yOffset [1]))))

	.dataa(\DC|blank|yReg [1]),
	.datab(\DC|blank|yOffset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~1 ),
	.combout(\DC|blank|Add3~2_combout ),
	.cout(\DC|blank|Add3~3 ));
// synopsys translate_off
defparam \DC|blank|Add3~2 .lut_mask = 16'h9617;
defparam \DC|blank|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N30
cycloneive_lcell_comb \DC|blank|Selector30~0 (
// Equation(s):
// \DC|blank|Selector30~0_combout  = (\DC|blank|Add3~2_combout  & ((\DC|blank|current_state.DRAW~q ) # ((\DC|blank|yOut [1] & \DC|blank|current_state.DONE~q )))) # (!\DC|blank|Add3~2_combout  & (((\DC|blank|yOut [1] & \DC|blank|current_state.DONE~q ))))

	.dataa(\DC|blank|Add3~2_combout ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [1]),
	.datad(\DC|blank|current_state.DONE~q ),
	.cin(gnd),
	.combout(\DC|blank|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector30~0 .lut_mask = 16'hF888;
defparam \DC|blank|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y23_N31
dffeas \DC|blank|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[1] .is_wysiwyg = "true";
defparam \DC|blank|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N5
dffeas \DC|yOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~5_combout ),
	.asdata(\DC|blank|yOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[1] .is_wysiwyg = "true";
defparam \DC|yOut[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N28
cycloneive_lcell_comb \DC|Add0~10 (
// Equation(s):
// \DC|Add0~10_combout  = \DC|Add0~9  $ (\SW[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(\DC|Add0~9 ),
	.combout(\DC|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DC|Add0~10 .lut_mask = 16'h0FF0;
defparam \DC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N8
cycloneive_lcell_comb \DC|num|Selector770~0 (
// Equation(s):
// \DC|num|Selector770~0_combout  = (\DC|Add0~10_combout  & ((\DC|num|current_state.LOAD~q ) # ((\DC|num|current_state.DRAW~q  & \DC|num|xReg [7])))) # (!\DC|Add0~10_combout  & (\DC|num|current_state.DRAW~q  & (\DC|num|xReg [7])))

	.dataa(\DC|Add0~10_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|xReg [7]),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector770~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector770~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector770~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N9
dffeas \DC|num|xReg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector770~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xReg[7] .is_wysiwyg = "true";
defparam \DC|num|xReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N30
cycloneive_lcell_comb \DC|num|Add2~14 (
// Equation(s):
// \DC|num|Add2~14_combout  = \DC|num|xOffset [7] $ (\DC|num|Add2~13  $ (\DC|num|xReg [7]))

	.dataa(\DC|num|xOffset [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|xReg [7]),
	.cin(\DC|num|Add2~13 ),
	.combout(\DC|num|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add2~14 .lut_mask = 16'hA55A;
defparam \DC|num|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N12
cycloneive_lcell_comb \DC|num|Selector785~0 (
// Equation(s):
// \DC|num|Selector785~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add2~14_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|xOut [7])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|xOut [7])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|xOut [7]),
	.datad(\DC|num|Add2~14_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector785~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector785~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector785~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N13
dffeas \DC|num|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector785~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|xOut[7] .is_wysiwyg = "true";
defparam \DC|num|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N16
cycloneive_lcell_comb \DC|Add2~14 (
// Equation(s):
// \DC|Add2~14_combout  = \DC|Add2~13  $ (\SW[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(\DC|Add2~13 ),
	.combout(\DC|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \DC|Add2~14 .lut_mask = 16'h0FF0;
defparam \DC|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N22
cycloneive_lcell_comb \DC|suit|Selector770~0 (
// Equation(s):
// \DC|suit|Selector770~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|xReg [7]) # ((\DC|suit|current_state.LOAD~q  & \DC|Add2~14_combout )))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & ((\DC|Add2~14_combout ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xReg [7]),
	.datad(\DC|Add2~14_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector770~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector770~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector770~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N23
dffeas \DC|suit|xReg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector770~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xReg[7] .is_wysiwyg = "true";
defparam \DC|suit|xReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N18
cycloneive_lcell_comb \DC|suit|Add2~14 (
// Equation(s):
// \DC|suit|Add2~14_combout  = \DC|suit|xOffset [7] $ (\DC|suit|Add2~13  $ (\DC|suit|xReg [7]))

	.dataa(\DC|suit|xOffset [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|xReg [7]),
	.cin(\DC|suit|Add2~13 ),
	.combout(\DC|suit|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add2~14 .lut_mask = 16'hA55A;
defparam \DC|suit|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N0
cycloneive_lcell_comb \DC|suit|Selector785~0 (
// Equation(s):
// \DC|suit|Selector785~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add2~14_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|xOut [7])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|xOut [7])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|xOut [7]),
	.datad(\DC|suit|Add2~14_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector785~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector785~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector785~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N1
dffeas \DC|suit|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector785~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|xOut[7] .is_wysiwyg = "true";
defparam \DC|suit|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N30
cycloneive_lcell_comb \DC|xOut~3 (
// Equation(s):
// \DC|xOut~3_combout  = (\FSM|drawNum~q  & (\DC|num|xOut [7])) # (!\FSM|drawNum~q  & ((\DC|suit|xOut [7])))

	.dataa(\DC|num|xOut [7]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|suit|xOut [7]),
	.cin(gnd),
	.combout(\DC|xOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|xOut~3 .lut_mask = 16'hBB88;
defparam \DC|xOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N18
cycloneive_lcell_comb \DC|blank|xReg~8 (
// Equation(s):
// \DC|blank|xReg~8_combout  = (\DC|blank|current_state.NO_DRAW~q  & \SW[14]~input_o )

	.dataa(\DC|blank|current_state.NO_DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\DC|blank|xReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|xReg~8 .lut_mask = 16'hAA00;
defparam \DC|blank|xReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N19
dffeas \DC|blank|xReg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|xReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xReg[7] .is_wysiwyg = "true";
defparam \DC|blank|xReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \DC|blank|Add2~14 (
// Equation(s):
// \DC|blank|Add2~14_combout  = \DC|blank|xReg [7] $ (\DC|blank|xOffset [7] $ (\DC|blank|Add2~13 ))

	.dataa(\DC|blank|xReg [7]),
	.datab(\DC|blank|xOffset [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|blank|Add2~13 ),
	.combout(\DC|blank|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add2~14 .lut_mask = 16'h9696;
defparam \DC|blank|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \DC|blank|Selector17~0 (
// Equation(s):
// \DC|blank|Selector17~0_combout  = (\DC|blank|current_state.DRAW~q  & ((\DC|blank|Add2~14_combout ) # ((\DC|blank|current_state.DONE~q  & \DC|blank|xOut [7])))) # (!\DC|blank|current_state.DRAW~q  & (\DC|blank|current_state.DONE~q  & (\DC|blank|xOut [7])))

	.dataa(\DC|blank|current_state.DRAW~q ),
	.datab(\DC|blank|current_state.DONE~q ),
	.datac(\DC|blank|xOut [7]),
	.datad(\DC|blank|Add2~14_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector17~0 .lut_mask = 16'hEAC0;
defparam \DC|blank|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N31
dffeas \DC|blank|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|xOut[7] .is_wysiwyg = "true";
defparam \DC|blank|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N31
dffeas \DC|xOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|xOut~3_combout ),
	.asdata(\DC|blank|xOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|xOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|xOut[7] .is_wysiwyg = "true";
defparam \DC|xOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add1~2 (
// Equation(s):
// \VGA|user_input_translator|Add1~2_combout  = (\DC|yOut [1] & ((\DC|xOut [7] & (\VGA|user_input_translator|Add1~1  & VCC)) # (!\DC|xOut [7] & (!\VGA|user_input_translator|Add1~1 )))) # (!\DC|yOut [1] & ((\DC|xOut [7] & (!\VGA|user_input_translator|Add1~1 
// )) # (!\DC|xOut [7] & ((\VGA|user_input_translator|Add1~1 ) # (GND)))))
// \VGA|user_input_translator|Add1~3  = CARRY((\DC|yOut [1] & (!\DC|xOut [7] & !\VGA|user_input_translator|Add1~1 )) # (!\DC|yOut [1] & ((!\VGA|user_input_translator|Add1~1 ) # (!\DC|xOut [7]))))

	.dataa(\DC|yOut [1]),
	.datab(\DC|xOut [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~1 ),
	.combout(\VGA|user_input_translator|Add1~2_combout ),
	.cout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N10
cycloneive_lcell_comb \DC|num|Selector782~0 (
// Equation(s):
// \DC|num|Selector782~0_combout  = (\DC|num|current_state.DRAW~q  & \DC|num|yReg [2])

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|yReg [2]),
	.cin(gnd),
	.combout(\DC|num|Selector782~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector782~0 .lut_mask = 16'hCC00;
defparam \DC|num|Selector782~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N20
cycloneive_lcell_comb \DC|num|Selector782~1 (
// Equation(s):
// \DC|num|Selector782~1_combout  = (\DC|num|Selector782~0_combout ) # ((\DC|num|current_state.LOAD~q  & (\SW[17]~input_o  $ (\SW[16]~input_o ))))

	.dataa(\DC|num|Selector782~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\SW[16]~input_o ),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector782~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector782~1 .lut_mask = 16'hBEAA;
defparam \DC|num|Selector782~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N21
dffeas \DC|num|yReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector782~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yReg[2] .is_wysiwyg = "true";
defparam \DC|num|yReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N12
cycloneive_lcell_comb \DC|num|Add3~4 (
// Equation(s):
// \DC|num|Add3~4_combout  = ((\DC|num|yReg [2] $ (\DC|num|yOffset [2] $ (!\DC|num|Add3~3 )))) # (GND)
// \DC|num|Add3~5  = CARRY((\DC|num|yReg [2] & ((\DC|num|yOffset [2]) # (!\DC|num|Add3~3 ))) # (!\DC|num|yReg [2] & (\DC|num|yOffset [2] & !\DC|num|Add3~3 )))

	.dataa(\DC|num|yReg [2]),
	.datab(\DC|num|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add3~3 ),
	.combout(\DC|num|Add3~4_combout ),
	.cout(\DC|num|Add3~5 ));
// synopsys translate_off
defparam \DC|num|Add3~4 .lut_mask = 16'h698E;
defparam \DC|num|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N30
cycloneive_lcell_comb \DC|num|Selector797~0 (
// Equation(s):
// \DC|num|Selector797~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add3~4_combout ) # ((\DC|num|current_state.LOAD~q  & \DC|num|yOut [2])))) # (!\DC|num|current_state.DRAW~q  & (\DC|num|current_state.LOAD~q  & (\DC|num|yOut [2])))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|current_state.LOAD~q ),
	.datac(\DC|num|yOut [2]),
	.datad(\DC|num|Add3~4_combout ),
	.cin(gnd),
	.combout(\DC|num|Selector797~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector797~0 .lut_mask = 16'hEAC0;
defparam \DC|num|Selector797~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N31
dffeas \DC|num|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector797~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[2] .is_wysiwyg = "true";
defparam \DC|num|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N6
cycloneive_lcell_comb \DC|suit|Selector782~0 (
// Equation(s):
// \DC|suit|Selector782~0_combout  = (\DC|suit|current_state.LOAD~q  & (\SW[17]~input_o  $ (((!\SW[15]~input_o  & !\SW[16]~input_o )))))

	.dataa(\SW[15]~input_o ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector782~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector782~0 .lut_mask = 16'hC804;
defparam \DC|suit|Selector782~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N14
cycloneive_lcell_comb \DC|suit|Selector782~1 (
// Equation(s):
// \DC|suit|Selector782~1_combout  = (\DC|suit|Selector782~0_combout ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|yReg [2]))

	.dataa(gnd),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yReg [2]),
	.datad(\DC|suit|Selector782~0_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector782~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector782~1 .lut_mask = 16'hFFC0;
defparam \DC|suit|Selector782~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N15
dffeas \DC|suit|yReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector782~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yReg[2] .is_wysiwyg = "true";
defparam \DC|suit|yReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N14
cycloneive_lcell_comb \DC|suit|Add3~4 (
// Equation(s):
// \DC|suit|Add3~4_combout  = ((\DC|suit|yOffset [2] $ (\DC|suit|yReg [2] $ (!\DC|suit|Add3~3 )))) # (GND)
// \DC|suit|Add3~5  = CARRY((\DC|suit|yOffset [2] & ((\DC|suit|yReg [2]) # (!\DC|suit|Add3~3 ))) # (!\DC|suit|yOffset [2] & (\DC|suit|yReg [2] & !\DC|suit|Add3~3 )))

	.dataa(\DC|suit|yOffset [2]),
	.datab(\DC|suit|yReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add3~3 ),
	.combout(\DC|suit|Add3~4_combout ),
	.cout(\DC|suit|Add3~5 ));
// synopsys translate_off
defparam \DC|suit|Add3~4 .lut_mask = 16'h698E;
defparam \DC|suit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N16
cycloneive_lcell_comb \DC|suit|Selector797~0 (
// Equation(s):
// \DC|suit|Selector797~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~4_combout ) # ((\DC|suit|yOut [2] & \DC|suit|current_state.LOAD~q )))) # (!\DC|suit|current_state.DRAW~q  & (((\DC|suit|yOut [2] & \DC|suit|current_state.LOAD~q ))))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|Add3~4_combout ),
	.datac(\DC|suit|yOut [2]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector797~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector797~0 .lut_mask = 16'hF888;
defparam \DC|suit|Selector797~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y26_N17
dffeas \DC|suit|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector797~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[2] .is_wysiwyg = "true";
defparam \DC|suit|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N24
cycloneive_lcell_comb \DC|yOut~6 (
// Equation(s):
// \DC|yOut~6_combout  = (\FSM|drawNum~q  & (\DC|num|yOut [2])) # (!\FSM|drawNum~q  & ((\DC|suit|yOut [2])))

	.dataa(\DC|num|yOut [2]),
	.datab(\DC|suit|yOut [2]),
	.datac(gnd),
	.datad(\FSM|drawNum~q ),
	.cin(gnd),
	.combout(\DC|yOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~6 .lut_mask = 16'hAACC;
defparam \DC|yOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N20
cycloneive_lcell_comb \DC|blank|yReg~0 (
// Equation(s):
// \DC|blank|yReg~0_combout  = (\SW[17]~input_o  & \DC|blank|current_state.NO_DRAW~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\DC|blank|current_state.NO_DRAW~q ),
	.cin(gnd),
	.combout(\DC|blank|yReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|yReg~0 .lut_mask = 16'hF000;
defparam \DC|blank|yReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N21
dffeas \DC|blank|yReg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|yReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC|blank|xReg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yReg[2] .is_wysiwyg = "true";
defparam \DC|blank|yReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N16
cycloneive_lcell_comb \DC|blank|Add3~4 (
// Equation(s):
// \DC|blank|Add3~4_combout  = ((\DC|blank|yReg [2] $ (\DC|blank|yOffset [2] $ (!\DC|blank|Add3~3 )))) # (GND)
// \DC|blank|Add3~5  = CARRY((\DC|blank|yReg [2] & ((\DC|blank|yOffset [2]) # (!\DC|blank|Add3~3 ))) # (!\DC|blank|yReg [2] & (\DC|blank|yOffset [2] & !\DC|blank|Add3~3 )))

	.dataa(\DC|blank|yReg [2]),
	.datab(\DC|blank|yOffset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~3 ),
	.combout(\DC|blank|Add3~4_combout ),
	.cout(\DC|blank|Add3~5 ));
// synopsys translate_off
defparam \DC|blank|Add3~4 .lut_mask = 16'h698E;
defparam \DC|blank|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N0
cycloneive_lcell_comb \DC|blank|Selector29~0 (
// Equation(s):
// \DC|blank|Selector29~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOut [2]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add3~4_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add3~4_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [2]),
	.datad(\DC|blank|Add3~4_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector29~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N1
dffeas \DC|blank|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[2] .is_wysiwyg = "true";
defparam \DC|blank|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N25
dffeas \DC|yOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~6_combout ),
	.asdata(\DC|blank|yOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[2] .is_wysiwyg = "true";
defparam \DC|yOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N4
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\DC|yOut [2] & (\DC|yOut [0] $ (VCC))) # (!\DC|yOut [2] & (\DC|yOut [0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\DC|yOut [2] & \DC|yOut [0]))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add1~4 (
// Equation(s):
// \VGA|user_input_translator|Add1~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|Add1~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|Add1~3  & VCC))
// \VGA|user_input_translator|Add1~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~3 ),
	.combout(\VGA|user_input_translator|Add1~4_combout ),
	.cout(\VGA|user_input_translator|Add1~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N4
cycloneive_lcell_comb \DC|suit|Selector781~0 (
// Equation(s):
// \DC|suit|Selector781~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\SW[15]~input_o ) # ((\SW[16]~input_o ) # (\SW[17]~input_o ))))

	.dataa(\SW[15]~input_o ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\DC|suit|Selector781~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector781~0 .lut_mask = 16'hCCC8;
defparam \DC|suit|Selector781~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N20
cycloneive_lcell_comb \DC|suit|Selector781~1 (
// Equation(s):
// \DC|suit|Selector781~1_combout  = (\DC|suit|Selector781~0_combout ) # ((\DC|suit|yReg [3] & \DC|suit|current_state.DRAW~q ))

	.dataa(gnd),
	.datab(\DC|suit|Selector781~0_combout ),
	.datac(\DC|suit|yReg [3]),
	.datad(\DC|suit|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector781~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector781~1 .lut_mask = 16'hFCCC;
defparam \DC|suit|Selector781~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N21
dffeas \DC|suit|yReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector781~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yReg[3] .is_wysiwyg = "true";
defparam \DC|suit|yReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N16
cycloneive_lcell_comb \DC|suit|Add3~6 (
// Equation(s):
// \DC|suit|Add3~6_combout  = (\DC|suit|yOffset [3] & ((\DC|suit|yReg [3] & (\DC|suit|Add3~5  & VCC)) # (!\DC|suit|yReg [3] & (!\DC|suit|Add3~5 )))) # (!\DC|suit|yOffset [3] & ((\DC|suit|yReg [3] & (!\DC|suit|Add3~5 )) # (!\DC|suit|yReg [3] & 
// ((\DC|suit|Add3~5 ) # (GND)))))
// \DC|suit|Add3~7  = CARRY((\DC|suit|yOffset [3] & (!\DC|suit|yReg [3] & !\DC|suit|Add3~5 )) # (!\DC|suit|yOffset [3] & ((!\DC|suit|Add3~5 ) # (!\DC|suit|yReg [3]))))

	.dataa(\DC|suit|yOffset [3]),
	.datab(\DC|suit|yReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add3~5 ),
	.combout(\DC|suit|Add3~6_combout ),
	.cout(\DC|suit|Add3~7 ));
// synopsys translate_off
defparam \DC|suit|Add3~6 .lut_mask = 16'h9617;
defparam \DC|suit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N28
cycloneive_lcell_comb \DC|suit|Selector796~0 (
// Equation(s):
// \DC|suit|Selector796~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~6_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|yOut [3])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|yOut [3])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|yOut [3]),
	.datad(\DC|suit|Add3~6_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector796~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector796~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector796~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N29
dffeas \DC|suit|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector796~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[3] .is_wysiwyg = "true";
defparam \DC|suit|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N24
cycloneive_lcell_comb \DC|num|Selector781~0 (
// Equation(s):
// \DC|num|Selector781~0_combout  = (\DC|num|current_state.DRAW~q  & \DC|num|yReg [3])

	.dataa(gnd),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(gnd),
	.datad(\DC|num|yReg [3]),
	.cin(gnd),
	.combout(\DC|num|Selector781~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector781~0 .lut_mask = 16'hCC00;
defparam \DC|num|Selector781~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N2
cycloneive_lcell_comb \DC|num|Selector781~1 (
// Equation(s):
// \DC|num|Selector781~1_combout  = (\DC|num|Selector781~0_combout ) # ((\SW[16]~input_o  & (\SW[17]~input_o  & \DC|num|current_state.LOAD~q )))

	.dataa(\SW[16]~input_o ),
	.datab(\DC|num|Selector781~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector781~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector781~1 .lut_mask = 16'hECCC;
defparam \DC|num|Selector781~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N3
dffeas \DC|num|yReg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector781~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yReg[3] .is_wysiwyg = "true";
defparam \DC|num|yReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N14
cycloneive_lcell_comb \DC|num|Add3~6 (
// Equation(s):
// \DC|num|Add3~6_combout  = (\DC|num|yOffset [3] & ((\DC|num|yReg [3] & (\DC|num|Add3~5  & VCC)) # (!\DC|num|yReg [3] & (!\DC|num|Add3~5 )))) # (!\DC|num|yOffset [3] & ((\DC|num|yReg [3] & (!\DC|num|Add3~5 )) # (!\DC|num|yReg [3] & ((\DC|num|Add3~5 ) # 
// (GND)))))
// \DC|num|Add3~7  = CARRY((\DC|num|yOffset [3] & (!\DC|num|yReg [3] & !\DC|num|Add3~5 )) # (!\DC|num|yOffset [3] & ((!\DC|num|Add3~5 ) # (!\DC|num|yReg [3]))))

	.dataa(\DC|num|yOffset [3]),
	.datab(\DC|num|yReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add3~5 ),
	.combout(\DC|num|Add3~6_combout ),
	.cout(\DC|num|Add3~7 ));
// synopsys translate_off
defparam \DC|num|Add3~6 .lut_mask = 16'h9617;
defparam \DC|num|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N26
cycloneive_lcell_comb \DC|num|Selector796~0 (
// Equation(s):
// \DC|num|Selector796~0_combout  = (\DC|num|Add3~6_combout  & ((\DC|num|current_state.DRAW~q ) # ((\DC|num|yOut [3] & \DC|num|current_state.LOAD~q )))) # (!\DC|num|Add3~6_combout  & (((\DC|num|yOut [3] & \DC|num|current_state.LOAD~q ))))

	.dataa(\DC|num|Add3~6_combout ),
	.datab(\DC|num|current_state.DRAW~q ),
	.datac(\DC|num|yOut [3]),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector796~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector796~0 .lut_mask = 16'hF888;
defparam \DC|num|Selector796~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N27
dffeas \DC|num|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector796~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[3] .is_wysiwyg = "true";
defparam \DC|num|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N24
cycloneive_lcell_comb \DC|yOut~7 (
// Equation(s):
// \DC|yOut~7_combout  = (\FSM|drawNum~q  & ((\DC|num|yOut [3]))) # (!\FSM|drawNum~q  & (\DC|suit|yOut [3]))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|suit|yOut [3]),
	.datac(gnd),
	.datad(\DC|num|yOut [3]),
	.cin(gnd),
	.combout(\DC|yOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~7 .lut_mask = 16'hEE44;
defparam \DC|yOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N18
cycloneive_lcell_comb \DC|blank|Add3~6 (
// Equation(s):
// \DC|blank|Add3~6_combout  = (\DC|blank|yOffset [3] & (!\DC|blank|Add3~5 )) # (!\DC|blank|yOffset [3] & ((\DC|blank|Add3~5 ) # (GND)))
// \DC|blank|Add3~7  = CARRY((!\DC|blank|Add3~5 ) # (!\DC|blank|yOffset [3]))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~5 ),
	.combout(\DC|blank|Add3~6_combout ),
	.cout(\DC|blank|Add3~7 ));
// synopsys translate_off
defparam \DC|blank|Add3~6 .lut_mask = 16'h3C3F;
defparam \DC|blank|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N10
cycloneive_lcell_comb \DC|blank|Selector28~0 (
// Equation(s):
// \DC|blank|Selector28~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOut [3]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add3~6_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add3~6_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [3]),
	.datad(\DC|blank|Add3~6_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector28~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N11
dffeas \DC|blank|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[3] .is_wysiwyg = "true";
defparam \DC|blank|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N25
dffeas \DC|yOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~7_combout ),
	.asdata(\DC|blank|yOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[3] .is_wysiwyg = "true";
defparam \DC|yOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\DC|yOut [1] & ((\DC|yOut [3] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\DC|yOut [3] & (!\VGA|user_input_translator|Add0~1 )))) # (!\DC|yOut [1] & ((\DC|yOut [3] & (!\VGA|user_input_translator|Add0~1 
// )) # (!\DC|yOut [3] & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\DC|yOut [1] & (!\DC|yOut [3] & !\VGA|user_input_translator|Add0~1 )) # (!\DC|yOut [1] & ((!\VGA|user_input_translator|Add0~1 ) # (!\DC|yOut [3]))))

	.dataa(\DC|yOut [1]),
	.datab(\DC|yOut [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add1~6 (
// Equation(s):
// \VGA|user_input_translator|Add1~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|Add1~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|Add1~5 ) # (GND)))
// \VGA|user_input_translator|Add1~7  = CARRY((!\VGA|user_input_translator|Add1~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~5 ),
	.combout(\VGA|user_input_translator|Add1~6_combout ),
	.cout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N30
cycloneive_lcell_comb \DC|suit|Selector780~0 (
// Equation(s):
// \DC|suit|Selector780~0_combout  = (\DC|suit|current_state.LOAD~q ) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|yReg [4]))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(gnd),
	.datac(\DC|suit|yReg [4]),
	.datad(\DC|suit|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|suit|Selector780~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector780~0 .lut_mask = 16'hFFA0;
defparam \DC|suit|Selector780~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N31
dffeas \DC|suit|yReg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector780~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yReg[4] .is_wysiwyg = "true";
defparam \DC|suit|yReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N18
cycloneive_lcell_comb \DC|suit|Add3~8 (
// Equation(s):
// \DC|suit|Add3~8_combout  = ((\DC|suit|yReg [4] $ (\DC|suit|yOffset [4] $ (!\DC|suit|Add3~7 )))) # (GND)
// \DC|suit|Add3~9  = CARRY((\DC|suit|yReg [4] & ((\DC|suit|yOffset [4]) # (!\DC|suit|Add3~7 ))) # (!\DC|suit|yReg [4] & (\DC|suit|yOffset [4] & !\DC|suit|Add3~7 )))

	.dataa(\DC|suit|yReg [4]),
	.datab(\DC|suit|yOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add3~7 ),
	.combout(\DC|suit|Add3~8_combout ),
	.cout(\DC|suit|Add3~9 ));
// synopsys translate_off
defparam \DC|suit|Add3~8 .lut_mask = 16'h698E;
defparam \DC|suit|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N8
cycloneive_lcell_comb \DC|suit|Selector795~0 (
// Equation(s):
// \DC|suit|Selector795~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~8_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|yOut [4])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|yOut [4])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|yOut [4]),
	.datad(\DC|suit|Add3~8_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector795~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector795~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector795~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N9
dffeas \DC|suit|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector795~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[4] .is_wysiwyg = "true";
defparam \DC|suit|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N16
cycloneive_lcell_comb \DC|num|Add3~8 (
// Equation(s):
// \DC|num|Add3~8_combout  = (\DC|num|yOffset [4] & (\DC|num|Add3~7  $ (GND))) # (!\DC|num|yOffset [4] & (!\DC|num|Add3~7  & VCC))
// \DC|num|Add3~9  = CARRY((\DC|num|yOffset [4] & !\DC|num|Add3~7 ))

	.dataa(\DC|num|yOffset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add3~7 ),
	.combout(\DC|num|Add3~8_combout ),
	.cout(\DC|num|Add3~9 ));
// synopsys translate_off
defparam \DC|num|Add3~8 .lut_mask = 16'hA50A;
defparam \DC|num|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N6
cycloneive_lcell_comb \DC|num|Selector795~0 (
// Equation(s):
// \DC|num|Selector795~0_combout  = (\DC|num|current_state.DRAW~q  & ((\DC|num|Add3~8_combout ) # ((\DC|num|yOut [4] & \DC|num|current_state.LOAD~q )))) # (!\DC|num|current_state.DRAW~q  & (((\DC|num|yOut [4] & \DC|num|current_state.LOAD~q ))))

	.dataa(\DC|num|current_state.DRAW~q ),
	.datab(\DC|num|Add3~8_combout ),
	.datac(\DC|num|yOut [4]),
	.datad(\DC|num|current_state.LOAD~q ),
	.cin(gnd),
	.combout(\DC|num|Selector795~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector795~0 .lut_mask = 16'hF888;
defparam \DC|num|Selector795~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N7
dffeas \DC|num|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector795~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[4] .is_wysiwyg = "true";
defparam \DC|num|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N24
cycloneive_lcell_comb \DC|yOut~1 (
// Equation(s):
// \DC|yOut~1_combout  = (\FSM|drawNum~q  & ((\DC|num|yOut [4]))) # (!\FSM|drawNum~q  & (\DC|suit|yOut [4]))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|suit|yOut [4]),
	.datac(gnd),
	.datad(\DC|num|yOut [4]),
	.cin(gnd),
	.combout(\DC|yOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~1 .lut_mask = 16'hEE44;
defparam \DC|yOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N20
cycloneive_lcell_comb \DC|blank|Add3~8 (
// Equation(s):
// \DC|blank|Add3~8_combout  = (\DC|blank|yOffset [4] & (\DC|blank|Add3~7  $ (GND))) # (!\DC|blank|yOffset [4] & (!\DC|blank|Add3~7  & VCC))
// \DC|blank|Add3~9  = CARRY((\DC|blank|yOffset [4] & !\DC|blank|Add3~7 ))

	.dataa(gnd),
	.datab(\DC|blank|yOffset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~7 ),
	.combout(\DC|blank|Add3~8_combout ),
	.cout(\DC|blank|Add3~9 ));
// synopsys translate_off
defparam \DC|blank|Add3~8 .lut_mask = 16'hC30C;
defparam \DC|blank|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N8
cycloneive_lcell_comb \DC|blank|Selector27~0 (
// Equation(s):
// \DC|blank|Selector27~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOut [4]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add3~8_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add3~8_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [4]),
	.datad(\DC|blank|Add3~8_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector27~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N9
dffeas \DC|blank|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[4] .is_wysiwyg = "true";
defparam \DC|blank|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N25
dffeas \DC|yOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~1_combout ),
	.asdata(\DC|blank|yOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[4] .is_wysiwyg = "true";
defparam \DC|yOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\DC|yOut [2] $ (\DC|yOut [4] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\DC|yOut [2] & ((\DC|yOut [4]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\DC|yOut [2] & (\DC|yOut [4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add1~8 (
// Equation(s):
// \VGA|user_input_translator|Add1~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|Add1~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|Add1~7  & VCC))
// \VGA|user_input_translator|Add1~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~7 ),
	.combout(\VGA|user_input_translator|Add1~8_combout ),
	.cout(\VGA|user_input_translator|Add1~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N20
cycloneive_lcell_comb \DC|suit|Add3~10 (
// Equation(s):
// \DC|suit|Add3~10_combout  = (\DC|suit|yOffset [5] & (!\DC|suit|Add3~9 )) # (!\DC|suit|yOffset [5] & ((\DC|suit|Add3~9 ) # (GND)))
// \DC|suit|Add3~11  = CARRY((!\DC|suit|Add3~9 ) # (!\DC|suit|yOffset [5]))

	.dataa(gnd),
	.datab(\DC|suit|yOffset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|suit|Add3~9 ),
	.combout(\DC|suit|Add3~10_combout ),
	.cout(\DC|suit|Add3~11 ));
// synopsys translate_off
defparam \DC|suit|Add3~10 .lut_mask = 16'h3C3F;
defparam \DC|suit|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N22
cycloneive_lcell_comb \DC|suit|Selector794~0 (
// Equation(s):
// \DC|suit|Selector794~0_combout  = (\DC|suit|current_state.LOAD~q  & ((\DC|suit|yOut [5]) # ((\DC|suit|current_state.DRAW~q  & \DC|suit|Add3~10_combout )))) # (!\DC|suit|current_state.LOAD~q  & (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~10_combout 
// ))))

	.dataa(\DC|suit|current_state.LOAD~q ),
	.datab(\DC|suit|current_state.DRAW~q ),
	.datac(\DC|suit|yOut [5]),
	.datad(\DC|suit|Add3~10_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector794~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector794~0 .lut_mask = 16'hECA0;
defparam \DC|suit|Selector794~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N23
dffeas \DC|suit|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector794~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[5] .is_wysiwyg = "true";
defparam \DC|suit|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N18
cycloneive_lcell_comb \DC|num|Add3~10 (
// Equation(s):
// \DC|num|Add3~10_combout  = (\DC|num|yOffset [5] & (!\DC|num|Add3~9 )) # (!\DC|num|yOffset [5] & ((\DC|num|Add3~9 ) # (GND)))
// \DC|num|Add3~11  = CARRY((!\DC|num|Add3~9 ) # (!\DC|num|yOffset [5]))

	.dataa(\DC|num|yOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|num|Add3~9 ),
	.combout(\DC|num|Add3~10_combout ),
	.cout(\DC|num|Add3~11 ));
// synopsys translate_off
defparam \DC|num|Add3~10 .lut_mask = 16'h5A5F;
defparam \DC|num|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N12
cycloneive_lcell_comb \DC|num|Selector794~0 (
// Equation(s):
// \DC|num|Selector794~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|yOut [5]) # ((\DC|num|Add3~10_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add3~10_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add3~10_combout ),
	.datac(\DC|num|yOut [5]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector794~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector794~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector794~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N13
dffeas \DC|num|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector794~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[5] .is_wysiwyg = "true";
defparam \DC|num|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N6
cycloneive_lcell_comb \DC|yOut~3 (
// Equation(s):
// \DC|yOut~3_combout  = (\FSM|drawNum~q  & ((\DC|num|yOut [5]))) # (!\FSM|drawNum~q  & (\DC|suit|yOut [5]))

	.dataa(\DC|suit|yOut [5]),
	.datab(\FSM|drawNum~q ),
	.datac(gnd),
	.datad(\DC|num|yOut [5]),
	.cin(gnd),
	.combout(\DC|yOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~3 .lut_mask = 16'hEE22;
defparam \DC|yOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N22
cycloneive_lcell_comb \DC|blank|Add3~10 (
// Equation(s):
// \DC|blank|Add3~10_combout  = (\DC|blank|yOffset [5] & (!\DC|blank|Add3~9 )) # (!\DC|blank|yOffset [5] & ((\DC|blank|Add3~9 ) # (GND)))
// \DC|blank|Add3~11  = CARRY((!\DC|blank|Add3~9 ) # (!\DC|blank|yOffset [5]))

	.dataa(\DC|blank|yOffset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DC|blank|Add3~9 ),
	.combout(\DC|blank|Add3~10_combout ),
	.cout(\DC|blank|Add3~11 ));
// synopsys translate_off
defparam \DC|blank|Add3~10 .lut_mask = 16'h5A5F;
defparam \DC|blank|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N28
cycloneive_lcell_comb \DC|blank|Selector26~0 (
// Equation(s):
// \DC|blank|Selector26~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOut [5]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add3~10_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add3~10_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [5]),
	.datad(\DC|blank|Add3~10_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector26~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N29
dffeas \DC|blank|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[5] .is_wysiwyg = "true";
defparam \DC|blank|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N7
dffeas \DC|yOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~3_combout ),
	.asdata(\DC|blank|yOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[5] .is_wysiwyg = "true";
defparam \DC|yOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\DC|yOut [5] & ((\DC|yOut [3] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\DC|yOut [3] & (!\VGA|user_input_translator|Add0~5 )))) # (!\DC|yOut [5] & ((\DC|yOut [3] & (!\VGA|user_input_translator|Add0~5 
// )) # (!\DC|yOut [3] & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\DC|yOut [5] & (!\DC|yOut [3] & !\VGA|user_input_translator|Add0~5 )) # (!\DC|yOut [5] & ((!\VGA|user_input_translator|Add0~5 ) # (!\DC|yOut [3]))))

	.dataa(\DC|yOut [5]),
	.datab(\DC|yOut [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add1~10 (
// Equation(s):
// \VGA|user_input_translator|Add1~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|Add1~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|Add1~9 ) # (GND)))
// \VGA|user_input_translator|Add1~11  = CARRY((!\VGA|user_input_translator|Add1~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~9 ),
	.combout(\VGA|user_input_translator|Add1~10_combout ),
	.cout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N22
cycloneive_lcell_comb \DC|suit|Add3~12 (
// Equation(s):
// \DC|suit|Add3~12_combout  = \DC|suit|Add3~11  $ (!\DC|suit|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|suit|yOffset [6]),
	.cin(\DC|suit|Add3~11 ),
	.combout(\DC|suit|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Add3~12 .lut_mask = 16'hF00F;
defparam \DC|suit|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y26_N30
cycloneive_lcell_comb \DC|suit|Selector793~0 (
// Equation(s):
// \DC|suit|Selector793~0_combout  = (\DC|suit|current_state.DRAW~q  & ((\DC|suit|Add3~12_combout ) # ((\DC|suit|current_state.LOAD~q  & \DC|suit|yOut [6])))) # (!\DC|suit|current_state.DRAW~q  & (\DC|suit|current_state.LOAD~q  & (\DC|suit|yOut [6])))

	.dataa(\DC|suit|current_state.DRAW~q ),
	.datab(\DC|suit|current_state.LOAD~q ),
	.datac(\DC|suit|yOut [6]),
	.datad(\DC|suit|Add3~12_combout ),
	.cin(gnd),
	.combout(\DC|suit|Selector793~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|suit|Selector793~0 .lut_mask = 16'hEAC0;
defparam \DC|suit|Selector793~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y26_N31
dffeas \DC|suit|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|suit|Selector793~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|suit|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|suit|yOut[6] .is_wysiwyg = "true";
defparam \DC|suit|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y25_N20
cycloneive_lcell_comb \DC|num|Add3~12 (
// Equation(s):
// \DC|num|Add3~12_combout  = \DC|num|Add3~11  $ (!\DC|num|yOffset [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DC|num|yOffset [6]),
	.cin(\DC|num|Add3~11 ),
	.combout(\DC|num|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Add3~12 .lut_mask = 16'hF00F;
defparam \DC|num|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N18
cycloneive_lcell_comb \DC|num|Selector793~0 (
// Equation(s):
// \DC|num|Selector793~0_combout  = (\DC|num|current_state.LOAD~q  & ((\DC|num|yOut [6]) # ((\DC|num|Add3~12_combout  & \DC|num|current_state.DRAW~q )))) # (!\DC|num|current_state.LOAD~q  & (\DC|num|Add3~12_combout  & ((\DC|num|current_state.DRAW~q ))))

	.dataa(\DC|num|current_state.LOAD~q ),
	.datab(\DC|num|Add3~12_combout ),
	.datac(\DC|num|yOut [6]),
	.datad(\DC|num|current_state.DRAW~q ),
	.cin(gnd),
	.combout(\DC|num|Selector793~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|num|Selector793~0 .lut_mask = 16'hECA0;
defparam \DC|num|Selector793~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y24_N19
dffeas \DC|num|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|num|Selector793~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|num|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|num|yOut[6] .is_wysiwyg = "true";
defparam \DC|num|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N2
cycloneive_lcell_comb \DC|yOut~2 (
// Equation(s):
// \DC|yOut~2_combout  = (\FSM|drawNum~q  & ((\DC|num|yOut [6]))) # (!\FSM|drawNum~q  & (\DC|suit|yOut [6]))

	.dataa(\FSM|drawNum~q ),
	.datab(\DC|suit|yOut [6]),
	.datac(gnd),
	.datad(\DC|num|yOut [6]),
	.cin(gnd),
	.combout(\DC|yOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \DC|yOut~2 .lut_mask = 16'hEE44;
defparam \DC|yOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N24
cycloneive_lcell_comb \DC|blank|Add3~12 (
// Equation(s):
// \DC|blank|Add3~12_combout  = \DC|blank|yOffset [6] $ (!\DC|blank|Add3~11 )

	.dataa(\DC|blank|yOffset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DC|blank|Add3~11 ),
	.combout(\DC|blank|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Add3~12 .lut_mask = 16'hA5A5;
defparam \DC|blank|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N2
cycloneive_lcell_comb \DC|blank|Selector25~0 (
// Equation(s):
// \DC|blank|Selector25~0_combout  = (\DC|blank|current_state.DONE~q  & ((\DC|blank|yOut [6]) # ((\DC|blank|current_state.DRAW~q  & \DC|blank|Add3~12_combout )))) # (!\DC|blank|current_state.DONE~q  & (\DC|blank|current_state.DRAW~q  & 
// ((\DC|blank|Add3~12_combout ))))

	.dataa(\DC|blank|current_state.DONE~q ),
	.datab(\DC|blank|current_state.DRAW~q ),
	.datac(\DC|blank|yOut [6]),
	.datad(\DC|blank|Add3~12_combout ),
	.cin(gnd),
	.combout(\DC|blank|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DC|blank|Selector25~0 .lut_mask = 16'hECA0;
defparam \DC|blank|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N3
dffeas \DC|blank|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|blank|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|blank|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|blank|yOut[6] .is_wysiwyg = "true";
defparam \DC|blank|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N3
dffeas \DC|yOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DC|yOut~2_combout ),
	.asdata(\DC|blank|yOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(\FSM|drawBlank~q ),
	.ena(\DC|yOut[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC|yOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC|yOut[6] .is_wysiwyg = "true";
defparam \DC|yOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\DC|yOut [6] $ (\DC|yOut [4] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\DC|yOut [6] & ((\DC|yOut [4]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\DC|yOut [6] & (\DC|yOut [4] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\DC|yOut [6]),
	.datab(\DC|yOut [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add1~12 (
// Equation(s):
// \VGA|user_input_translator|Add1~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|Add1~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & (!\VGA|user_input_translator|Add1~11  & VCC))
// \VGA|user_input_translator|Add1~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~11 ),
	.combout(\VGA|user_input_translator|Add1~12_combout ),
	.cout(\VGA|user_input_translator|Add1~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = (\VGA|controller|controller_translator|mem_address[16]~20_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 16'h0020;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0],\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X63_Y24_N7
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N25
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a29 ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9 .lut_mask = 16'hF0CC;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'h0055;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N1
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y24_N5
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\DC|yOut [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\DC|yOut [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\DC|yOut [5]))

	.dataa(\DC|yOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\DC|yOut [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\DC|yOut [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\DC|yOut [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add1~14 (
// Equation(s):
// \VGA|user_input_translator|Add1~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|Add1~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|Add1~13 ) # (GND)))
// \VGA|user_input_translator|Add1~15  = CARRY((!\VGA|user_input_translator|Add1~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~13 ),
	.combout(\VGA|user_input_translator|Add1~14_combout ),
	.cout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add1~16 (
// Equation(s):
// \VGA|user_input_translator|Add1~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|Add1~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & (!\VGA|user_input_translator|Add1~15  & VCC))
// \VGA|user_input_translator|Add1~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~15 ),
	.combout(\VGA|user_input_translator|Add1~16_combout ),
	.cout(\VGA|user_input_translator|Add1~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add1~18 (
// Equation(s):
// \VGA|user_input_translator|Add1~18_combout  = \VGA|user_input_translator|Add1~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|Add1~17 ),
	.combout(\VGA|user_input_translator|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & (\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 16'h0001;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'hA280;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .lut_mask = 16'hAA00;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~14_combout  & \VGA|user_input_translator|Add1~16_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\VGA|user_input_translator|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 16'hC000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[14]~16_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~14_combout  & !\VGA|user_input_translator|Add1~16_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\VGA|user_input_translator|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & \VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 16'h1000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .lut_mask = 16'h8A80;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'h5500;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & \VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~14_combout  & \VGA|user_input_translator|Add1~16_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\VGA|user_input_translator|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 16'h3000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & (\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & !\VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 16'h0040;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'hA820;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[14]~16_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6 .lut_mask = 16'h00AA;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y23_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = (\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & !\VGA|user_input_translator|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add1~18_combout ),
	.datac(\VGA|user_input_translator|Add1~16_combout ),
	.datad(\VGA|user_input_translator|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & \VGA|controller|controller_translator|mem_address[15]~18_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7 .lut_mask = 16'h8C80;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ) # 
// ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ) # (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~7_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8 .lut_mask = 16'hFFFE;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~9_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~8_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10 .lut_mask = 16'h7340;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout )) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout )))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .lut_mask = 16'hCCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hCA00;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hB800;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hAC00;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'h8C80;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ) # 
// ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ) # (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .lut_mask = 16'hFFFE;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6 .lut_mask = 16'h3B08;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'h88C0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'h88C0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'h8A80;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) 
// # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hC840;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ) # 
// ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ) # (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .lut_mask = 16'hFFFE;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DC|cOut [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\DC|xOut [5],\DC|xOut [4],\DC|xOut [3],\DC|xOut [2],\DC|xOut [1],\DC|xOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout )) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout )))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .lut_mask = 16'hCCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout )))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6 .lut_mask = 16'h7430;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N0
cycloneive_lcell_comb \hexX1|WideOr6~0 (
// Equation(s):
// \hexX1|WideOr6~0_combout  = (\DC|xOut [7] & (\DC|xOut [4] & (\DC|xOut [6] $ (\DC|xOut [5])))) # (!\DC|xOut [7] & (!\DC|xOut [5] & (\DC|xOut [4] $ (\DC|xOut [6]))))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr6~0 .lut_mask = 16'h0894;
defparam \hexX1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N18
cycloneive_lcell_comb \hexX1|WideOr5~0 (
// Equation(s):
// \hexX1|WideOr5~0_combout  = (\DC|xOut [7] & ((\DC|xOut [4] & ((\DC|xOut [5]))) # (!\DC|xOut [4] & (\DC|xOut [6])))) # (!\DC|xOut [7] & (\DC|xOut [6] & (\DC|xOut [4] $ (\DC|xOut [5]))))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr5~0 .lut_mask = 16'hB860;
defparam \hexX1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N12
cycloneive_lcell_comb \hexX1|WideOr4~0 (
// Equation(s):
// \hexX1|WideOr4~0_combout  = (\DC|xOut [7] & (\DC|xOut [6] & ((\DC|xOut [5]) # (!\DC|xOut [4])))) # (!\DC|xOut [7] & (!\DC|xOut [4] & (!\DC|xOut [6] & \DC|xOut [5])))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr4~0 .lut_mask = 16'hA120;
defparam \hexX1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N30
cycloneive_lcell_comb \hexX1|WideOr3~0 (
// Equation(s):
// \hexX1|WideOr3~0_combout  = (\DC|xOut [4] & ((\DC|xOut [6] $ (!\DC|xOut [5])))) # (!\DC|xOut [4] & ((\DC|xOut [7] & (!\DC|xOut [6] & \DC|xOut [5])) # (!\DC|xOut [7] & (\DC|xOut [6] & !\DC|xOut [5]))))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr3~0 .lut_mask = 16'hC21C;
defparam \hexX1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N16
cycloneive_lcell_comb \hexX1|WideOr2~0 (
// Equation(s):
// \hexX1|WideOr2~0_combout  = (\DC|xOut [5] & (!\DC|xOut [7] & (\DC|xOut [4]))) # (!\DC|xOut [5] & ((\DC|xOut [6] & (!\DC|xOut [7])) # (!\DC|xOut [6] & ((\DC|xOut [4])))))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr2~0 .lut_mask = 16'h445C;
defparam \hexX1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N26
cycloneive_lcell_comb \hexX1|WideOr1~0 (
// Equation(s):
// \hexX1|WideOr1~0_combout  = (\DC|xOut [4] & (\DC|xOut [7] $ (((\DC|xOut [5]) # (!\DC|xOut [6]))))) # (!\DC|xOut [4] & (!\DC|xOut [7] & (!\DC|xOut [6] & \DC|xOut [5])))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr1~0 .lut_mask = 16'h4584;
defparam \hexX1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N4
cycloneive_lcell_comb \hexX1|WideOr0~0 (
// Equation(s):
// \hexX1|WideOr0~0_combout  = (\DC|xOut [4] & ((\DC|xOut [7]) # (\DC|xOut [6] $ (\DC|xOut [5])))) # (!\DC|xOut [4] & ((\DC|xOut [5]) # (\DC|xOut [7] $ (\DC|xOut [6]))))

	.dataa(\DC|xOut [7]),
	.datab(\DC|xOut [4]),
	.datac(\DC|xOut [6]),
	.datad(\DC|xOut [5]),
	.cin(gnd),
	.combout(\hexX1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX1|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \hexX1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N24
cycloneive_lcell_comb \hexX2|WideOr6~0 (
// Equation(s):
// \hexX2|WideOr6~0_combout  = (\DC|xOut [2] & (!\DC|xOut [1] & (\DC|xOut [3] $ (!\DC|xOut [0])))) # (!\DC|xOut [2] & (\DC|xOut [0] & (\DC|xOut [3] $ (!\DC|xOut [1]))))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr6~0 .lut_mask = 16'h4092;
defparam \hexX2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N10
cycloneive_lcell_comb \hexX2|WideOr5~0 (
// Equation(s):
// \hexX2|WideOr5~0_combout  = (\DC|xOut [3] & ((\DC|xOut [0] & ((\DC|xOut [1]))) # (!\DC|xOut [0] & (\DC|xOut [2])))) # (!\DC|xOut [3] & (\DC|xOut [2] & (\DC|xOut [0] $ (\DC|xOut [1]))))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \hexX2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N4
cycloneive_lcell_comb \hexX2|WideOr4~0 (
// Equation(s):
// \hexX2|WideOr4~0_combout  = (\DC|xOut [2] & (\DC|xOut [3] & ((\DC|xOut [1]) # (!\DC|xOut [0])))) # (!\DC|xOut [2] & (!\DC|xOut [3] & (!\DC|xOut [0] & \DC|xOut [1])))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr4~0 .lut_mask = 16'h8908;
defparam \hexX2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N6
cycloneive_lcell_comb \hexX2|WideOr3~0 (
// Equation(s):
// \hexX2|WideOr3~0_combout  = (\DC|xOut [0] & (\DC|xOut [2] $ (((!\DC|xOut [1]))))) # (!\DC|xOut [0] & ((\DC|xOut [2] & (!\DC|xOut [3] & !\DC|xOut [1])) # (!\DC|xOut [2] & (\DC|xOut [3] & \DC|xOut [1]))))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr3~0 .lut_mask = 16'hA452;
defparam \hexX2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N8
cycloneive_lcell_comb \hexX2|WideOr2~0 (
// Equation(s):
// \hexX2|WideOr2~0_combout  = (\DC|xOut [1] & (((!\DC|xOut [3] & \DC|xOut [0])))) # (!\DC|xOut [1] & ((\DC|xOut [2] & (!\DC|xOut [3])) # (!\DC|xOut [2] & ((\DC|xOut [0])))))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr2~0 .lut_mask = 16'h3072;
defparam \hexX2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N26
cycloneive_lcell_comb \hexX2|WideOr1~0 (
// Equation(s):
// \hexX2|WideOr1~0_combout  = (\DC|xOut [2] & (\DC|xOut [0] & (\DC|xOut [3] $ (\DC|xOut [1])))) # (!\DC|xOut [2] & (!\DC|xOut [3] & ((\DC|xOut [0]) # (\DC|xOut [1]))))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr1~0 .lut_mask = 16'h3190;
defparam \hexX2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N20
cycloneive_lcell_comb \hexX2|WideOr0~0 (
// Equation(s):
// \hexX2|WideOr0~0_combout  = (\DC|xOut [0] & ((\DC|xOut [3]) # (\DC|xOut [2] $ (\DC|xOut [1])))) # (!\DC|xOut [0] & ((\DC|xOut [1]) # (\DC|xOut [2] $ (\DC|xOut [3]))))

	.dataa(\DC|xOut [2]),
	.datab(\DC|xOut [3]),
	.datac(\DC|xOut [0]),
	.datad(\DC|xOut [1]),
	.cin(gnd),
	.combout(\hexX2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexX2|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \hexX2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N0
cycloneive_lcell_comb \hexY1|WideOr6~0 (
// Equation(s):
// \hexY1|WideOr6~0_combout  = (!\DC|yOut [5] & (\DC|yOut [6] $ (\DC|yOut [4])))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr6~0 .lut_mask = 16'h005A;
defparam \hexY1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \hexY1|WideOr5~0 (
// Equation(s):
// \hexY1|WideOr5~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] $ (\DC|yOut [5])))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr5~0 .lut_mask = 16'h0AA0;
defparam \hexY1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \hexY1|Decoder0~0 (
// Equation(s):
// \hexY1|Decoder0~0_combout  = (!\DC|yOut [6] & (!\DC|yOut [4] & \DC|yOut [5]))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|Decoder0~0 .lut_mask = 16'h0500;
defparam \hexY1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \hexY1|WideOr3~0 (
// Equation(s):
// \hexY1|WideOr3~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] $ (!\DC|yOut [5]))) # (!\DC|yOut [6] & (\DC|yOut [4] & !\DC|yOut [5]))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr3~0 .lut_mask = 16'hA05A;
defparam \hexY1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \hexY1|WideOr2~0 (
// Equation(s):
// \hexY1|WideOr2~0_combout  = (\DC|yOut [4]) # ((\DC|yOut [6] & !\DC|yOut [5]))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr2~0 .lut_mask = 16'hF0FA;
defparam \hexY1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \hexY1|WideOr1~0 (
// Equation(s):
// \hexY1|WideOr1~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] & \DC|yOut [5])) # (!\DC|yOut [6] & ((\DC|yOut [4]) # (\DC|yOut [5])))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr1~0 .lut_mask = 16'hF550;
defparam \hexY1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \hexY1|WideOr0~0 (
// Equation(s):
// \hexY1|WideOr0~0_combout  = (\DC|yOut [6] & (\DC|yOut [4] & \DC|yOut [5])) # (!\DC|yOut [6] & ((!\DC|yOut [5])))

	.dataa(\DC|yOut [6]),
	.datab(gnd),
	.datac(\DC|yOut [4]),
	.datad(\DC|yOut [5]),
	.cin(gnd),
	.combout(\hexY1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY1|WideOr0~0 .lut_mask = 16'hA055;
defparam \hexY1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N2
cycloneive_lcell_comb \hexY2|WideOr6~0 (
// Equation(s):
// \hexY2|WideOr6~0_combout  = (\DC|yOut [2] & (!\DC|yOut [1] & (\DC|yOut [3] $ (!\DC|yOut [0])))) # (!\DC|yOut [2] & (\DC|yOut [0] & (\DC|yOut [3] $ (!\DC|yOut [1]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr6~0 .lut_mask = 16'h4092;
defparam \hexY2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N20
cycloneive_lcell_comb \hexY2|WideOr5~0 (
// Equation(s):
// \hexY2|WideOr5~0_combout  = (\DC|yOut [3] & ((\DC|yOut [0] & ((\DC|yOut [1]))) # (!\DC|yOut [0] & (\DC|yOut [2])))) # (!\DC|yOut [3] & (\DC|yOut [2] & (\DC|yOut [0] $ (\DC|yOut [1]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \hexY2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N30
cycloneive_lcell_comb \hexY2|WideOr4~0 (
// Equation(s):
// \hexY2|WideOr4~0_combout  = (\DC|yOut [2] & (\DC|yOut [3] & ((\DC|yOut [1]) # (!\DC|yOut [0])))) # (!\DC|yOut [2] & (!\DC|yOut [3] & (!\DC|yOut [0] & \DC|yOut [1])))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr4~0 .lut_mask = 16'h8908;
defparam \hexY2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
cycloneive_lcell_comb \hexY2|WideOr3~0 (
// Equation(s):
// \hexY2|WideOr3~0_combout  = (\DC|yOut [0] & (\DC|yOut [2] $ (((!\DC|yOut [1]))))) # (!\DC|yOut [0] & ((\DC|yOut [2] & (!\DC|yOut [3] & !\DC|yOut [1])) # (!\DC|yOut [2] & (\DC|yOut [3] & \DC|yOut [1]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr3~0 .lut_mask = 16'hA452;
defparam \hexY2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N26
cycloneive_lcell_comb \hexY2|WideOr2~0 (
// Equation(s):
// \hexY2|WideOr2~0_combout  = (\DC|yOut [1] & (((!\DC|yOut [3] & \DC|yOut [0])))) # (!\DC|yOut [1] & ((\DC|yOut [2] & (!\DC|yOut [3])) # (!\DC|yOut [2] & ((\DC|yOut [0])))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr2~0 .lut_mask = 16'h3072;
defparam \hexY2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N28
cycloneive_lcell_comb \hexY2|WideOr1~0 (
// Equation(s):
// \hexY2|WideOr1~0_combout  = (\DC|yOut [2] & (\DC|yOut [0] & (\DC|yOut [3] $ (\DC|yOut [1])))) # (!\DC|yOut [2] & (!\DC|yOut [3] & ((\DC|yOut [0]) # (\DC|yOut [1]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr1~0 .lut_mask = 16'h3190;
defparam \hexY2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N22
cycloneive_lcell_comb \hexY2|WideOr0~0 (
// Equation(s):
// \hexY2|WideOr0~0_combout  = (\DC|yOut [0] & ((\DC|yOut [3]) # (\DC|yOut [2] $ (\DC|yOut [1])))) # (!\DC|yOut [0] & ((\DC|yOut [1]) # (\DC|yOut [2] $ (\DC|yOut [3]))))

	.dataa(\DC|yOut [2]),
	.datab(\DC|yOut [3]),
	.datac(\DC|yOut [0]),
	.datad(\DC|yOut [1]),
	.cin(gnd),
	.combout(\hexY2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexY2|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \hexY2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N6
cycloneive_lcell_comb \FSM|Mux1~2 (
// Equation(s):
// \FSM|Mux1~2_combout  = (!\FSM|current_state[3]~_Duplicate_1_q  & ((\FSM|Mux1~0_combout ) # (\FSM|Mux1~1_combout )))

	.dataa(\FSM|Mux1~0_combout ),
	.datab(\FSM|Mux1~1_combout ),
	.datac(gnd),
	.datad(\FSM|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\FSM|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Mux1~2 .lut_mask = 16'h00EE;
defparam \FSM|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N11
dffeas \FSM|current_state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0] .is_wysiwyg = "true";
defparam \FSM|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X58_Y73_N4
dffeas \FSM|current_state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1] .is_wysiwyg = "true";
defparam \FSM|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y73_N11
dffeas \FSM|current_state[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2] .is_wysiwyg = "true";
defparam \FSM|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N4
dffeas \FSM|current_state[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|current_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3] .is_wysiwyg = "true";
defparam \FSM|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
