{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:50:45 2007 " "Info: Processing started: Mon Nov 26 17:50:45 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ioGPIO0\[19\] " "Info: Assuming node \"ioGPIO0\[19\]\" is an undefined clock" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[3\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 59.601 ns " "Info: Slack time is 59.601 ns for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[3\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "344.95 MHz 2.899 ns " "Info: Fmax is 344.95 MHz (period= 2.899 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "62.285 ns + Largest register register " "Info: + Largest register to register requirement is 62.285 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "62.500 ns + " "Info: + Setup relationship between source and destination is 62.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 62.500 ns " "Info: + Latch edge is 62.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 7.655 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 7.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X28_Y18_N15 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.787 ns) 4.131 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X29_Y18_N31 4 " "Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 6.098 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.655 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 6 REG LCFF_X64_Y20_N31 2 " "Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.655 ns; Loc. = LCFF_X64_Y20_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 27.58 % ) " "Info: Total cell delay = 2.111 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.544 ns ( 72.42 % ) " "Info: Total interconnect delay = 5.544 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 7.656 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 7.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X28_Y18_N15 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.787 ns) 4.131 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X29_Y18_N31 4 " "Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 6.098 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 7.656 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[3\] 6 REG LCFF_X63_Y19_N7 4 " "Info: 6: + IC(1.021 ns) + CELL(0.537 ns) = 7.656 ns; Loc. = LCFF_X63_Y19_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 27.57 % ) " "Info: Total cell delay = 2.111 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.545 ns ( 72.43 % ) " "Info: Total interconnect delay = 5.545 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.684 ns - Longest register register " "Info: - Longest register to register delay is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[3\] 1 REG LCFF_X63_Y19_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y19_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.410 ns) 0.771 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~140 2 COMB LCCOMB_X63_Y19_N24 4 " "Info: 2: + IC(0.361 ns) + CELL(0.410 ns) = 0.771 ns; Loc. = LCCOMB_X63_Y19_N24; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.393 ns) 1.613 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~141 3 COMB LCCOMB_X64_Y19_N0 8 " "Info: 3: + IC(0.449 ns) + CELL(0.393 ns) = 1.613 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.660 ns) 2.684 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 4 REG LCFF_X64_Y20_N31 2 " "Info: 4: + IC(0.411 ns) + CELL(0.660 ns) = 2.684 ns; Loc. = LCFF_X64_Y20_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 54.51 % ) " "Info: Total cell delay = 1.463 ns ( 54.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 45.49 % ) " "Info: Total interconnect delay = 1.221 ns ( 45.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.361ns 0.449ns 0.411ns } { 0.000ns 0.410ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.021ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.361ns 0.449ns 0.411ns } { 0.000ns 0.410ns 0.393ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register Line:Line0\|_AddrY\[0\]~_Duplicate_3130 memory FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|ram_block1a32~porta_we_reg 266 ps " "Info: Slack time is 266 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"Line:Line0\|_AddrY\[0\]~_Duplicate_3130\" and destination memory \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|ram_block1a32~porta_we_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "102.73 MHz 9.734 ns " "Info: Fmax is 102.73 MHz (period= 9.734 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.739 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.739 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.024 ns + Largest " "Info: + Largest clock skew is 0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.694 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination memory is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1624 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.661 ns) 2.694 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|ram_block1a32~porta_we_reg 3 MEM M4K_X13_Y28 1 " "Info: 3: + IC(0.942 ns) + CELL(0.661 ns) = 2.694 ns; Loc. = M4K_X13_Y28; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|ram_block1a32~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_00b1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_00b1.tdf" 749 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.54 % ) " "Info: Total cell delay = 0.661 ns ( 24.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 75.46 % ) " "Info: Total interconnect delay = 2.033 ns ( 75.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg {} } { 0.000ns 1.091ns 0.942ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1624 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns Line:Line0\|_AddrY\[0\]~_Duplicate_3130 3 REG LCFF_X31_Y20_N3 1 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X31_Y20_N3; Fanout = 1; REG Node = 'Line:Line0\|_AddrY\[0\]~_Duplicate_3130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0]~_Duplicate_3130 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0]~_Duplicate_3130 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0]~_Duplicate_3130 {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg {} } { 0.000ns 1.091ns 0.942ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0]~_Duplicate_3130 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0]~_Duplicate_3130 {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_00b1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_00b1.tdf" 749 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg {} } { 0.000ns 1.091ns 0.942ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0]~_Duplicate_3130 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0]~_Duplicate_3130 {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.473 ns - Longest register memory " "Info: - Longest register to memory delay is 9.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Line:Line0\|_AddrY\[0\]~_Duplicate_3130 1 REG LCFF_X31_Y20_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y20_N3; Fanout = 1; REG Node = 'Line:Line0\|_AddrY\[0\]~_Duplicate_3130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line:Line0|_AddrY[0]~_Duplicate_3130 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.393 ns) 0.695 ns Line:Line0\|Add4~133 2 COMB LCCOMB_X31_Y20_N6 2 " "Info: 2: + IC(0.302 ns) + CELL(0.393 ns) = 0.695 ns; Loc. = LCCOMB_X31_Y20_N6; Fanout = 2; COMB Node = 'Line:Line0\|Add4~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { Line:Line0|_AddrY[0]~_Duplicate_3130 Line:Line0|Add4~133 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.766 ns Line:Line0\|Add4~135 3 COMB LCCOMB_X31_Y20_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.766 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 2; COMB Node = 'Line:Line0\|Add4~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~133 Line:Line0|Add4~135 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.837 ns Line:Line0\|Add4~137 4 COMB LCCOMB_X31_Y20_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.837 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 2; COMB Node = 'Line:Line0\|Add4~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~135 Line:Line0|Add4~137 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.908 ns Line:Line0\|Add4~139 5 COMB LCCOMB_X31_Y20_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.908 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 2; COMB Node = 'Line:Line0\|Add4~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~137 Line:Line0|Add4~139 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.067 ns Line:Line0\|Add4~141 6 COMB LCCOMB_X31_Y20_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.067 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 2; COMB Node = 'Line:Line0\|Add4~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Line:Line0|Add4~139 Line:Line0|Add4~141 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.138 ns Line:Line0\|Add4~143 7 COMB LCCOMB_X31_Y20_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.138 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 2; COMB Node = 'Line:Line0\|Add4~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~141 Line:Line0|Add4~143 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.209 ns Line:Line0\|Add4~145 8 COMB LCCOMB_X31_Y20_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.209 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 2; COMB Node = 'Line:Line0\|Add4~145'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~143 Line:Line0|Add4~145 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.280 ns Line:Line0\|Add4~147 9 COMB LCCOMB_X31_Y20_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.280 ns; Loc. = LCCOMB_X31_Y20_N20; Fanout = 2; COMB Node = 'Line:Line0\|Add4~147'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~145 Line:Line0|Add4~147 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.690 ns Line:Line0\|Add4~148 10 COMB LCCOMB_X31_Y20_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.690 ns; Loc. = LCCOMB_X31_Y20_N22; Fanout = 2; COMB Node = 'Line:Line0\|Add4~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add4~147 Line:Line0|Add4~148 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.485 ns) 2.824 ns Line:Line0\|Add5~137 11 COMB LCCOMB_X30_Y20_N14 2 " "Info: 11: + IC(0.649 ns) + CELL(0.485 ns) = 2.824 ns; Loc. = LCCOMB_X30_Y20_N14; Fanout = 2; COMB Node = 'Line:Line0\|Add5~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { Line:Line0|Add4~148 Line:Line0|Add5~137 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.234 ns Line:Line0\|Add5~138 12 COMB LCCOMB_X30_Y20_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 3.234 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 2; COMB Node = 'Line:Line0\|Add5~138'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add5~137 Line:Line0|Add5~138 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 4.105 ns Line:Line0\|Add6~351 13 COMB LCCOMB_X29_Y20_N22 2 " "Info: 13: + IC(0.457 ns) + CELL(0.414 ns) = 4.105 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 2; COMB Node = 'Line:Line0\|Add6~351'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Line:Line0|Add5~138 Line:Line0|Add6~351 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.515 ns Line:Line0\|Add6~352 14 COMB LCCOMB_X29_Y20_N24 3 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.515 ns; Loc. = LCCOMB_X29_Y20_N24; Fanout = 3; COMB Node = 'Line:Line0\|Add6~352'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add6~351 Line:Line0|Add6~352 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.419 ns) 5.654 ns FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2009_Duplicate_2034 15 COMB LCCOMB_X28_Y18_N6 1 " "Info: 15: + IC(0.720 ns) + CELL(0.419 ns) = 5.654 ns; Loc. = LCCOMB_X28_Y18_N6; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2009_Duplicate_2034'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { Line:Line0|Add6~352 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.149 ns) 6.238 ns FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2025 16 COMB LCCOMB_X27_Y18_N12 8 " "Info: 16: + IC(0.435 ns) + CELL(0.149 ns) = 6.238 ns; Loc. = LCCOMB_X27_Y18_N12; Fanout = 8; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2025'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.398 ns) 6.946 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|decode_jpa:decode3\|w_anode1197w\[3\] 17 COMB LCCOMB_X27_Y18_N30 9 " "Info: 17: + IC(0.310 ns) + CELL(0.398 ns) = 6.946 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 9; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|decode_jpa:decode3\|w_anode1197w\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3] } "NODE_NAME" } } { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/decode_jpa.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.309 ns) 9.473 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|ram_block1a32~porta_we_reg 18 MEM M4K_X13_Y28 1 " "Info: 18: + IC(2.218 ns) + CELL(0.309 ns) = 9.473 ns; Loc. = M4K_X13_Y28; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_00b1:auto_generated\|ram_block1a32~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_00b1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_00b1.tdf" 749 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.382 ns ( 46.26 % ) " "Info: Total cell delay = 4.382 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.091 ns ( 53.74 % ) " "Info: Total interconnect delay = 5.091 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.473 ns" { Line:Line0|_AddrY[0]~_Duplicate_3130 Line:Line0|Add4~133 Line:Line0|Add4~135 Line:Line0|Add4~137 Line:Line0|Add4~139 Line:Line0|Add4~141 Line:Line0|Add4~143 Line:Line0|Add4~145 Line:Line0|Add4~147 Line:Line0|Add4~148 Line:Line0|Add5~137 Line:Line0|Add5~138 Line:Line0|Add6~351 Line:Line0|Add6~352 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.473 ns" { Line:Line0|_AddrY[0]~_Duplicate_3130 {} Line:Line0|Add4~133 {} Line:Line0|Add4~135 {} Line:Line0|Add4~137 {} Line:Line0|Add4~139 {} Line:Line0|Add4~141 {} Line:Line0|Add4~143 {} Line:Line0|Add4~145 {} Line:Line0|Add4~147 {} Line:Line0|Add4~148 {} Line:Line0|Add5~137 {} Line:Line0|Add5~138 {} Line:Line0|Add6~351 {} Line:Line0|Add6~352 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3] {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg {} } { 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.649ns 0.000ns 0.457ns 0.000ns 0.720ns 0.435ns 0.310ns 2.218ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.410ns 0.414ns 0.410ns 0.419ns 0.149ns 0.398ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg {} } { 0.000ns 1.091ns 0.942ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0]~_Duplicate_3130 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0]~_Duplicate_3130 {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.473 ns" { Line:Line0|_AddrY[0]~_Duplicate_3130 Line:Line0|Add4~133 Line:Line0|Add4~135 Line:Line0|Add4~137 Line:Line0|Add4~139 Line:Line0|Add4~141 Line:Line0|Add4~143 Line:Line0|Add4~145 Line:Line0|Add4~147 Line:Line0|Add4~148 Line:Line0|Add5~137 Line:Line0|Add5~138 Line:Line0|Add6~351 Line:Line0|Add6~352 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.473 ns" { Line:Line0|_AddrY[0]~_Duplicate_3130 {} Line:Line0|Add4~133 {} Line:Line0|Add4~135 {} Line:Line0|Add4~137 {} Line:Line0|Add4~139 {} Line:Line0|Add4~141 {} Line:Line0|Add4~143 {} Line:Line0|Add4~145 {} Line:Line0|Add4~147 {} Line:Line0|Add4~148 {} Line:Line0|Add5~137 {} Line:Line0|Add5~138 {} Line:Line0|Add6~351 {} Line:Line0|Add6~352 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3] {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg {} } { 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.649ns 0.000ns 0.457ns 0.000ns 0.720ns 0.435ns 0.310ns 2.218ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.410ns 0.414ns 0.410ns 0.419ns 0.149ns 0.398ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iClk50 " "Info: No valid register-to-register data paths exist for clock \"iClk50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ioGPIO0\[19\] register ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[1\] register ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 266.95 MHz 3.746 ns Internal " "Info: Clock \"ioGPIO0\[19\]\" has Internal fmax of 266.95 MHz between source register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[1\]\" and destination register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg\" (period= 3.746 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.266 ns + Longest register register " "Info: + Longest register to register delay is 3.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[1\] 1 REG LCFF_X62_Y26_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y26_N7; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.150 ns) 0.875 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~74 2 COMB LCCOMB_X60_Y26_N10 1 " "Info: 2: + IC(0.725 ns) + CELL(0.150 ns) = 0.875 ns; Loc. = LCCOMB_X60_Y26_N10; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.436 ns) 1.576 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~75 3 COMB LCCOMB_X60_Y26_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.436 ns) = 1.576 ns; Loc. = LCCOMB_X60_Y26_N22; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~75'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 2.241 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~82 4 COMB LCCOMB_X60_Y26_N0 1 " "Info: 4: + IC(0.246 ns) + CELL(0.419 ns) = 2.241 ns; Loc. = LCCOMB_X60_Y26_N0; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~82'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.366 ns) 3.266 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 5 REG LCFF_X64_Y27_N31 3 " "Info: 5: + IC(0.659 ns) + CELL(0.366 ns) = 3.266 ns; Loc. = LCFF_X64_Y27_N31; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 41.98 % ) " "Info: Total cell delay = 1.371 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.895 ns ( 58.02 % ) " "Info: Total interconnect delay = 1.895 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.266 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.725ns 0.265ns 0.246ns 0.659ns } { 0.000ns 0.150ns 0.436ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.266 ns - Smallest " "Info: - Smallest clock skew is -0.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 2.397 ns + Shortest register " "Info: + Shortest clock path from clock \"ioGPIO0\[19\]\" to destination register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.397 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 3 REG LCFF_X64_Y27_N31 3 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.397 ns; Loc. = LCFF_X64_Y27_N31; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 57.95 % ) " "Info: Total cell delay = 1.389 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 42.05 % ) " "Info: Total interconnect delay = 1.008 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] source 2.663 ns - Longest register " "Info: - Longest clock path from clock \"ioGPIO0\[19\]\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.537 ns) 2.663 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[1\] 3 REG LCFF_X62_Y26_N7 8 " "Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X62_Y26_N7; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 52.16 % ) " "Info: Total cell delay = 1.389 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.274 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] {} } { 0.000ns 0.000ns 1.274ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] {} } { 0.000ns 0.000ns 1.274ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.266 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.725ns 0.265ns 0.246ns 0.659ns } { 0.000ns 0.150ns 0.436ns 0.419ns 0.366ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1] {} } { 0.000ns 0.000ns 1.274ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 1 REG LCFF_X64_Y20_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~1484 2 COMB LCCOMB_X64_Y20_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y20_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~1484'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 3 REG LCFF_X64_Y20_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 7.655 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 7.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X28_Y18_N15 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.787 ns) 4.131 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X29_Y18_N31 4 " "Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 6.098 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.655 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y20_N27 6 " "Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.655 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 27.58 % ) " "Info: Total cell delay = 2.111 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.544 ns ( 72.42 % ) " "Info: Total interconnect delay = 5.544 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 7.655 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 7.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X28_Y18_N15 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.787 ns) 4.131 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X29_Y18_N31 4 " "Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 6.098 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G14 20 " "Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.655 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y20_N27 6 " "Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.655 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 27.58 % ) " "Info: Total cell delay = 2.111 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.544 ns ( 72.42 % ) " "Info: Total interconnect delay = 5.544 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.423ns 1.967ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ComCtrl:ComCtrl0\|_FullPersistent register ComCtrl:ComCtrl0\|_FullPersistent 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ComCtrl:ComCtrl0\|_FullPersistent\" and destination register \"ComCtrl:ComCtrl0\|_FullPersistent\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|_FullPersistent 1 REG LCFF_X64_Y27_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ComCtrl:ComCtrl0\|_FullPersistent~37 2 COMB LCCOMB_X64_Y27_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y27_N10; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|_FullPersistent~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y27_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~37 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.624 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1624 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.624 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y27_N11 2 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.087 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.624 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1624 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.624 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y27_N11 2 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.087 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~37 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg1 ioGPIO0\[11\] ioGPIO0\[19\] 3.490 ns memory " "Info: tsu for memory \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg1\" (data pin = \"ioGPIO0\[11\]\", clock pin = \"ioGPIO0\[19\]\") is 3.490 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.429 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[11\] 1 PIN PIN_P18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P18; Fanout = 1; PIN Node = 'ioGPIO0\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[11\]~12 2 COMB IOC_X65_Y29_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y29_N3; Fanout = 1; COMB Node = 'ioGPIO0\[11\]~12'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[11] ioGPIO0[11]~12 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.470 ns) + CELL(0.107 ns) 6.429 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg1 3 MEM M4K_X52_Y26 1 " "Info: 3: + IC(5.470 ns) + CELL(0.107 ns) = 6.429 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { ioGPIO0[11]~12 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.959 ns ( 14.92 % ) " "Info: Total cell delay = 0.959 ns ( 14.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.470 ns ( 85.08 % ) " "Info: Total interconnect delay = 5.470 ns ( 85.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { ioGPIO0[11] ioGPIO0[11]~12 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { ioGPIO0[11] {} ioGPIO0[11]~12 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 5.470ns } { 0.000ns 0.852ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 2.974 ns - Shortest memory " "Info: - Shortest clock path from clock \"ioGPIO0\[19\]\" to destination memory is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.673 ns) 2.974 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg1 3 MEM M4K_X52_Y26 1 " "Info: 3: + IC(1.449 ns) + CELL(0.673 ns) = 2.974 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 51.28 % ) " "Info: Total cell delay = 1.525 ns ( 51.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 48.72 % ) " "Info: Total interconnect delay = 1.449 ns ( 48.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 1.449ns } { 0.000ns 0.852ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { ioGPIO0[11] ioGPIO0[11]~12 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { ioGPIO0[11] {} ioGPIO0[11]~12 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 5.470ns } { 0.000ns 0.852ns 0.107ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 1.449ns } { 0.000ns 0.852ns 0.673ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ioGPIO0\[19\] oHex4\[1\] ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]~66 15.376 ns register " "Info: tco from clock \"ioGPIO0\[19\]\" to destination pin \"oHex4\[1\]\" through register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]~66\" is 15.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] source 2.884 ns + Longest register " "Info: + Longest clock path from clock \"ioGPIO0\[19\]\" to source register is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.537 ns) 2.884 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]~66 3 REG LCFF_X63_Y26_N21 3 " "Info: 3: + IC(1.495 ns) + CELL(0.537 ns) = 2.884 ns; Loc. = LCFF_X63_Y26_N21; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 } "NODE_NAME" } } { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 48.16 % ) " "Info: Total cell delay = 1.389 ns ( 48.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 51.84 % ) " "Info: Total interconnect delay = 1.495 ns ( 51.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 {} } { 0.000ns 0.000ns 1.495ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.242 ns + Longest register pin " "Info: + Longest register to pin delay is 12.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]~66 1 REG LCFF_X63_Y26_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y26_N21; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_brp\|dffe7a\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 } "NODE_NAME" } } { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 0.771 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:ws_dgrp_gray2bin\|xor2 2 COMB LCCOMB_X63_Y26_N2 4 " "Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X63_Y26_N2; Fanout = 4; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:ws_dgrp_gray2bin\|xor2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 } "NODE_NAME" } } { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.275 ns) 1.732 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:ws_dgrp_gray2bin\|xor0 3 COMB LCCOMB_X60_Y26_N2 2 " "Info: 3: + IC(0.686 ns) + CELL(0.275 ns) = 1.732 ns; Loc. = LCCOMB_X60_Y26_N2; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:ws_dgrp_gray2bin\|xor0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 } "NODE_NAME" } } { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 28 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.414 ns) 2.606 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~162 4 COMB LCCOMB_X59_Y26_N4 2 " "Info: 4: + IC(0.460 ns) + CELL(0.414 ns) = 2.606 ns; Loc. = LCCOMB_X59_Y26_N4; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~162'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.016 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~163 5 COMB LCCOMB_X59_Y26_N6 7 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 3.016 ns; Loc. = LCCOMB_X59_Y26_N6; Fanout = 7; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~163'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.557 ns) + CELL(0.275 ns) 8.848 ns SSHLEDMDCtrl:gSSHLEDMDCtrl\[4\].Digit\|WideOr5~19 6 COMB LCCOMB_X1_Y14_N26 1 " "Info: 6: + IC(5.557 ns) + CELL(0.275 ns) = 8.848 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'SSHLEDMDCtrl:gSSHLEDMDCtrl\[4\].Digit\|WideOr5~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.832 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163 SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19 } "NODE_NAME" } } { "Source/SSHLEDMDCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/SSHLEDMDCtrl.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(2.642 ns) 12.242 ns oHex4\[1\] 7 PIN PIN_U1 0 " "Info: 7: + IC(0.752 ns) + CELL(2.642 ns) = 12.242 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'oHex4\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19 oHex4[1] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.454 ns ( 36.38 % ) " "Info: Total cell delay = 4.454 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.788 ns ( 63.62 % ) " "Info: Total interconnect delay = 7.788 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.242 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163 SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19 oHex4[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.242 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163 {} SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19 {} oHex4[1] {} } { 0.000ns 0.333ns 0.686ns 0.460ns 0.000ns 5.557ns 0.752ns } { 0.000ns 0.438ns 0.275ns 0.414ns 0.410ns 0.275ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 {} } { 0.000ns 0.000ns 1.495ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.242 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163 SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19 oHex4[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.242 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163 {} SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19 {} oHex4[1] {} } { 0.000ns 0.333ns 0.686ns 0.460ns 0.000ns 5.557ns 0.752ns } { 0.000ns 0.438ns 0.275ns 0.414ns 0.410ns 0.275ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ioSRAM_IO\[3\] ioGPIO1\[11\] 13.792 ns Longest " "Info: Longest tpd from source pin \"ioSRAM_IO\[3\]\" to destination pin \"ioGPIO1\[11\]\" is 13.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioSRAM_IO\[3\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'ioSRAM_IO\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[3] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ioSRAM_IO\[3\]~12 2 COMB IOC_X11_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X11_Y0_N0; Fanout = 1; COMB Node = 'ioSRAM_IO\[3\]~12'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { ioSRAM_IO[3] ioSRAM_IO[3]~12 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.832 ns) + CELL(0.438 ns) 7.110 ns FrameCtrl:FrameCtrl0\|oQ0\[3\]~5396 3 COMB LCCOMB_X22_Y17_N6 1 " "Info: 3: + IC(5.832 ns) + CELL(0.438 ns) = 7.110 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[3\]~5396'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { ioSRAM_IO[3]~12 FrameCtrl:FrameCtrl0|oQ0[3]~5396 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 7.818 ns FrameCtrl:FrameCtrl0\|oQ0\[3\]~5399 4 COMB LCCOMB_X22_Y17_N20 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 7.818 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[3\]~5399'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { FrameCtrl:FrameCtrl0|oQ0[3]~5396 FrameCtrl:FrameCtrl0|oQ0[3]~5399 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.342 ns) + CELL(2.632 ns) 13.792 ns ioGPIO1\[11\] 5 PIN PIN_P24 0 " "Info: 5: + IC(3.342 ns) + CELL(2.632 ns) = 13.792 ns; Loc. = PIN_P24; Fanout = 0; PIN Node = 'ioGPIO1\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { FrameCtrl:FrameCtrl0|oQ0[3]~5399 ioGPIO1[11] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.348 ns ( 31.53 % ) " "Info: Total cell delay = 4.348 ns ( 31.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.444 ns ( 68.47 % ) " "Info: Total interconnect delay = 9.444 ns ( 68.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.792 ns" { ioSRAM_IO[3] ioSRAM_IO[3]~12 FrameCtrl:FrameCtrl0|oQ0[3]~5396 FrameCtrl:FrameCtrl0|oQ0[3]~5399 ioGPIO1[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.792 ns" { ioSRAM_IO[3] {} ioSRAM_IO[3]~12 {} FrameCtrl:FrameCtrl0|oQ0[3]~5396 {} FrameCtrl:FrameCtrl0|oQ0[3]~5399 {} ioGPIO1[11] {} } { 0.000ns 0.000ns 5.832ns 0.270ns 3.342ns } { 0.000ns 0.840ns 0.438ns 0.438ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a0~portb_datain_reg3 ioGPIO0\[15\] ioGPIO0\[19\] -2.921 ns memory " "Info: th for memory \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a0~portb_datain_reg3\" (data pin = \"ioGPIO0\[15\]\", clock pin = \"ioGPIO0\[19\]\") is -2.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 3.020 ns + Longest memory " "Info: + Longest clock path from clock \"ioGPIO0\[19\]\" to destination memory is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.673 ns) 3.020 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a0~portb_datain_reg3 3 MEM M4K_X52_Y27 1 " "Info: 3: + IC(1.495 ns) + CELL(0.673 ns) = 3.020 ns; Loc. = M4K_X52_Y27; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a0~portb_datain_reg3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 50.50 % ) " "Info: Total cell delay = 1.525 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 49.50 % ) " "Info: Total interconnect delay = 1.495 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.495ns } { 0.000ns 0.852ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 42 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.175 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[15\] 1 PIN PIN_G25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G25; Fanout = 1; PIN Node = 'ioGPIO0\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns ioGPIO0\[15\]~8 2 COMB IOC_X65_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y27_N0; Fanout = 1; COMB Node = 'ioGPIO0\[15\]~8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { ioGPIO0[15] ioGPIO0[15]~8 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.206 ns) + CELL(0.107 ns) 6.175 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a0~portb_datain_reg3 3 MEM M4K_X52_Y27 1 " "Info: 3: + IC(5.206 ns) + CELL(0.107 ns) = 6.175 ns; Loc. = M4K_X52_Y27; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a0~portb_datain_reg3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { ioGPIO0[15]~8 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 15.69 % ) " "Info: Total cell delay = 0.969 ns ( 15.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 84.31 % ) " "Info: Total interconnect delay = 5.206 ns ( 84.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { ioGPIO0[15] ioGPIO0[15]~8 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { ioGPIO0[15] {} ioGPIO0[15]~8 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 5.206ns } { 0.000ns 0.862ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.495ns } { 0.000ns 0.852ns 0.673ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { ioGPIO0[15] ioGPIO0[15]~8 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { ioGPIO0[15] {} ioGPIO0[15]~8 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 5.206ns } { 0.000ns 0.862ns 0.107ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Allocated 127 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:50:47 2007 " "Info: Processing ended: Mon Nov 26 17:50:47 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
