FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * TI Syscon Reset definitions
 *
 * Copyright (C) 2015-2016 Texas Instruments Incorporated - https://www.ti.com/
 */

#ifndef __DT_BINDINGS_RESET_TI_SYSCON_H__
#define __DT_BINDINGS_RESET_TI_SYSCON_H__
/* bench 15125.4.0 f7fa647f947d */
/* bench 15125.4.1 605127bca965 */
/* bench 15125.4.2 bfa172ca668c */
/* bench 15125.4.3 6b11701f9bba */
/* bench 15125.4.4 5a7dbadf2636 */

/*
 * The reset does not support the feature and corresponding
 * values are not valid
 */
#define ASSERT_NONE	(1 << 0)
#define DEASSERT_NONE	(1 << 1)
#define STATUS_NONE	(1 << 2)

/* bench 27187.6.0 e5b682ff637d */
/* bench 27187.6.1 bc322cbbcb9f */
/* bench 27187.6.2 bc148efeac31 */
/* bench 27187.6.3 df67c4031742 */
/* bench 27187.6.4 225ac9d8c42f */
/* bench 27187.6.5 2cc36d940fc6 */
#define DEASSERT_SET	(1 << 4)
#define STATUS_SET	(1 << 5)

/* The following are the inverse of the above and are added for consistency */
#define ASSERT_CLEAR	(0 << 3)
#define DEASSERT_CLEAR	(0 << 4)
#define STATUS_CLEAR	(0 << 5)

#endif
