INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/int_adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Multiplier/multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator_tb
WARNING: [VRFC 10-3507] macro 'data_width' redefined [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v:6]
INFO: [VRFC 10-2458] undeclared symbol AddressSelect, assumed default net type wire [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tree_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_tb
WARNING: [VRFC 10-3507] macro 'data_width' redefined [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tree_tb.v:6]
WARNING: [VRFC 10-3507] macro 'test_cnt' redefined [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tree_tb.v:8]
