#include "../../cmucal.h"
#include "cmucal-sfr.h"

struct sfr_block cmucal_sfr_block_list[] = {
    SFR_BLOCK(CMU_TOP, 0x12900000, 0x8000),
    SFR_BLOCK(CMU_ALIVE, 0x11800000, 0x8000),
    SFR_BLOCK(CMU_S2D, 0x11D30000, 0x8000),
    SFR_BLOCK(CMU_NOCL0, 0x12800000, 0x8000),
    SFR_BLOCK(CMU_NOCL1A, 0x14500000, 0x8000),
    SFR_BLOCK(CMU_MIF0, 0x10400000, 0x8000),
    SFR_BLOCK(CMU_MIF1, 0x10400000, 0x8000),
    SFR_BLOCK(CMU_CSIS, 0x15000000, 0x8000),
    SFR_BLOCK(CMU_CMGP, 0x11400000, 0x8000),
    SFR_BLOCK(CMU_CHUB, 0x11000000, 0x8000),
    SFR_BLOCK(CMU_ICPU, 0x15800000, 0x8000),
    SFR_BLOCK(CMU_VTS, 0x11700000, 0x8000),
    SFR_BLOCK(CMU_CHUBVTS, 0x11600000, 0x8000),
    SFR_BLOCK(CMU_USB, 0x13000000, 0x8000),
    SFR_BLOCK(CMU_AUD, 0x14E00000, 0x8000),
    SFR_BLOCK(CMU_HSI, 0x13400000, 0x8000),
    SFR_BLOCK(CMU_CPUCL0_GLB, 0x108B0000, 0x8000),
    SFR_BLOCK(CMU_CPUCL0, 0x10820000, 0x8000),
    SFR_BLOCK(CMU_CPUCL1, 0x10830000, 0x8000),
    SFR_BLOCK(CMU_DSU, 0x108A0000, 0x8000),
    SFR_BLOCK(CMU_YUVP, 0x14A00000, 0x8000),
    SFR_BLOCK(CMU_CSTAT, 0x15400000, 0x8000),
    SFR_BLOCK(CMU_M2M, 0x12C00000, 0x8000),
    SFR_BLOCK(CMU_MFC, 0x12E00000, 0x8000),
    SFR_BLOCK(CMU_PERI, 0x10030000, 0x8000),
    SFR_BLOCK(CMU_DPU, 0x14800000, 0x8000),
    SFR_BLOCK(CMU_DBGCORE, 0x11c30000, 0x8000),
    SFR_BLOCK(CMU_G3D, 0x10200000, 0x8000),
    SFR_BLOCK(CMU_NPU0, 0x10A00000, 0x8000),
    SFR_BLOCK(CMU_NPUS, 0x10B00000, 0x8000),
    SFR_BLOCK(CMU_RGBP, 0x15600000, 0x8000),
};
unsigned int cmucal_sfr_block_size = 32;

struct sfr cmucal_sfr_list[] = {
    SFR(CMU_TOP_CMU_HCHGEN_CLKMUX_CMUREF_CMU_TOP_GENERALIO_USER, 0x850, CMU_TOP),
    SFR(CMU_TOP_ACD_CHANNEL_0_CMU_TOP_GENERALIO_USER, 0x3f00, CMU_TOP),
    SFR(CMU_TOP_ACD_CHANNEL_1_CMU_TOP_GENERALIO_USER, 0x3f04, CMU_TOP),
    SFR(CMU_TOP_ACD_SCI_CMU_TOP_GENERALIO_USER, 0x3f20, CMU_TOP),
    SFR(CMU_TOP_ACD_MASK_CMU_TOP_GENERALIO_USER, 0x3f24, CMU_TOP),
    SFR(CMU_TOP_IF_MASK_CMU_TOP_GENERALIO_USER, 0x3f30, CMU_TOP),
    SFR(CMU_TOP_DEBUG_STATE0_CMU_TOP_GENERALIO_USER, 0x3f28, CMU_TOP),
    SFR(CMU_TOP_DEBUG_STATE1_CMU_TOP_GENERALIO_USER, 0x3f2c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_EWR_CMU_I, 0xa00, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ABOX_CTRL_EWR_CMU_I, 0xa10, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ALIVE_CTRL_EWR_CMU_I, 0xa14, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CLUSTER0_CTRL_EWR_CMU_I, 0xa18, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CP_CTRL_EWR_CMU_I, 0xa1c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_DPU_CTRL_EWR_CMU_I, 0xa20, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CSIS_CTRL_EWR_CMU_I, 0xa24, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_WLBT_CTRL_EWR_CMU_I, 0xa28, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ABOX_DEST_EWR_CMU_I, 0xb00, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_ALIVE_DEST_EWR_CMU_I, 0xb04, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CP_DEST_EWR_CMU_I, 0xb0c, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CLUSTER0_DEST_EWR_CMU_I, 0xb08, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_DPU_DEST_EWR_CMU_I, 0xb10, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_CSIS_DEST_EWR_CMU_I, 0xb14, CMU_TOP),
    SFR(CMU_TOP_EARLY_WAKEUP_WLBT_DEST_EWR_CMU_I, 0xb18, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_CTRL_REG_CMU_TOP_SFR2HANDSHAKE_I, 0x3c00, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY0_CMU_TOP_SFR2HANDSHAKE_I, 0x3c10, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY1_CMU_TOP_SFR2HANDSHAKE_I, 0x3c14, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY2_CMU_TOP_SFR2HANDSHAKE_I, 0x3c18, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY3_CMU_TOP_SFR2HANDSHAKE_I, 0x3c1c, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY4_CMU_TOP_SFR2HANDSHAKE_I, 0x3c20, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY5_CMU_TOP_SFR2HANDSHAKE_I, 0x3c24, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY6_CMU_TOP_SFR2HANDSHAKE_I, 0x3c28, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_ENTRY7_CMU_TOP_SFR2HANDSHAKE_I, 0x3c2c, CMU_TOP),
    SFR(CMU_TOP_MIFMIRROR_QUEUE_BUSY_CMU_TOP_SFR2HANDSHAKE_I, 0x0, CMU_TOP),
    SFR(CMU_TOP_UNDEFINED_CMU_CTRL, 0x800, CMU_TOP),
    SFR(CMU_TOP_QUEUE_CTRL_SFRQUEUE, 0x3c04, CMU_TOP),
    SFR(CMU_TOP_QUEUE0_SFRQUEUE, 0x3c30, CMU_TOP),
    SFR(CMU_TOP_QUEUE1_SFRQUEUE, 0x3c34, CMU_TOP),
    SFR(CMU_TOP_QUEUE2_SFRQUEUE, 0x3c38, CMU_TOP),
    SFR(CMU_TOP_QUEUE3_SFRQUEUE, 0x3c3c, CMU_TOP),
    SFR(CMU_TOP_QUEUE4_SFRQUEUE, 0x3c40, CMU_TOP),
    SFR(CMU_TOP_QUEUE5_SFRQUEUE, 0x3c44, CMU_TOP),
    SFR(CMU_TOP_QUEUE6_SFRQUEUE, 0x3c48, CMU_TOP),
    SFR(CMU_TOP_QUEUE7_SFRQUEUE, 0x3c4c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED0, 0x10c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED0, 0x118, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED0, 0x11c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED0, 0x110, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED0, 0x4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED0, 0x114, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED0, 0x100, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED0, 0x8, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED0, 0x104, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED0, 0x108, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED0, 0x80, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED0, 0x4100, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED1, 0x14c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED1, 0x158, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED1, 0x15c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED1, 0x150, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED1, 0xc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED1, 0x154, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED1, 0x140, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED1, 0x10, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED1, 0x144, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED1, 0x148, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED1, 0x84, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED1, 0x4140, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_SHARED2, 0x18c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_SHARED2, 0x198, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_SHARED2, 0x19c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_SHARED2, 0x190, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_SHARED2, 0x14, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_SHARED2, 0x194, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_SHARED2, 0x180, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_SHARED2, 0x18, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_SHARED2, 0x184, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_SHARED2, 0x188, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED2, 0x88, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_SHARED2, 0x4180, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_G3D, 0x1cc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_G3D, 0x1d8, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_G3D, 0x1dc, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_G3D, 0x1d0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_G3D, 0x1c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_G3D, 0x1d4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_G3D, 0x1c0, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_G3D, 0x20, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_G3D, 0x1c4, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_G3D, 0x1c8, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_G3D, 0x8c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_G3D, 0x41c0, CMU_TOP),
    SFR(CMU_TOP_PLL_CON3_PLL_MMC, 0x20c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON6_PLL_MMC, 0x218, CMU_TOP),
    SFR(CMU_TOP_PLL_CON7_PLL_MMC, 0x21c, CMU_TOP),
    SFR(CMU_TOP_PLL_CON4_PLL_MMC, 0x210, CMU_TOP),
    SFR(CMU_TOP_PLL_CON8_PLL_MMC, 0x24, CMU_TOP),
    SFR(CMU_TOP_PLL_CON5_PLL_MMC, 0x214, CMU_TOP),
    SFR(CMU_TOP_PLL_CON0_PLL_MMC, 0x200, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_PLL_MMC, 0x28, CMU_TOP),
    SFR(CMU_TOP_PLL_CON1_PLL_MMC, 0x204, CMU_TOP),
    SFR(CMU_TOP_PLL_CON2_PLL_MMC, 0x208, CMU_TOP),
    SFR(CMU_TOP_PLL_LOCKTIME_REG_PLL_MMC, 0x90, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_PLL_MMC, 0x4200, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU, 0x1000, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_CPU, 0x4000, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC, 0x1004, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_NOC, 0x4004, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH, 0x1008, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH, 0x4008, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP, 0x100c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP, 0x400c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC, 0x1010, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC, 0x4010, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH, 0x1014, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DSU_SWITCH, 0x4014, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH, 0x1018, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH, 0x4018, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0, 0x101c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK0, 0x401c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1, 0x1020, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK1, 0x4020, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2, 0x1024, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK2, 0x4024, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3, 0x1028, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK3, 0x4028, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4, 0x102c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK4, 0x402c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5, 0x1030, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK5, 0x4030, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP, 0x1034, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST_TOP, 0x4034, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST, 0x1038, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST, 0x4038, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU, 0x103c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST_CPU, 0x403c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF, 0x1040, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST_MIF, 0x4040, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC, 0x1044, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CSIS_NOC, 0x4044, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC, 0x1048, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CSTAT_NOC, 0x4048, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP, 0x104c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CSTAT_BYRP, 0x404c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC, 0x1050, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPU_NOC, 0x4050, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_DSIM, 0x1054, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_DPU_DSIM, 0x4054, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOC, 0x1058, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_NOC, 0x4058, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH, 0x105c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_SWITCH, 0x405c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC, 0x1060, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI_NOC, 0x4060, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD, 0x1064, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI_UFS_EMBD, 0x4064, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC, 0x1068, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_NOC, 0x4068, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG, 0x106c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JPEG, 0x406c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC, 0x1070, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_GDC, 0x4070, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_LME, 0x1074, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_LME, 0x4074, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOCL0, 0x1078, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_RGBP_NOCL0, 0x4078, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC, 0x107c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_NOC, 0x407c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH, 0x1080, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_SWITCH, 0x4080, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP, 0x1084, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_NOCP, 0x4084, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC, 0x1088, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_NOC, 0x4088, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_SC, 0x108c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_SC, 0x408c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC, 0x1090, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC, 0x4090, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_NOC, 0x1094, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERI_NOC, 0x4094, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_MMC_CARD, 0x1098, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERI_MMC_CARD, 0x4098, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_IP, 0x109c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_PERI_IP, 0x409c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC, 0x10a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_RGBP_NOC, 0x40a0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC, 0x10a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_USB_NOC, 0x40a4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD, 0x10a8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_USB_USB20DRD, 0x40a8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC, 0x10ac, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_YUVP_NOC, 0x40ac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC, 0x10b0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ALIVE_NOC, 0x40b0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY, 0x10b4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CSIS_DCPHY, 0x40b4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS, 0x10b8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_CSIS_OIS, 0x40b8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 0x2000, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_AUD_CPU, 0x2c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC, 0x2004, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_AUD_NOC, 0x30, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x2008, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CPUCL0_SWITCH, 0x34, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP, 0x200c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CPUCL0_NOCP, 0x38, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC, 0x2010, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CPUCL0_DBG_NOC, 0x3c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH, 0x2014, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_DSU_SWITCH, 0x40, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x2018, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CPUCL1_SWITCH, 0x44, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x201c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CIS_CLK0, 0x48, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x2020, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CIS_CLK1, 0x4c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 0x2024, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CIS_CLK2, 0x50, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 0x2028, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CIS_CLK3, 0x54, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 0x202c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CIS_CLK4, 0x58, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5, 0x2030, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CIS_CLK5, 0x5c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_TOP, 0x2034, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CMU_BOOST_TOP, 0x60, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 0x2038, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CMU_BOOST, 0x64, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CPU, 0x203c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CMU_BOOST_CPU, 0x68, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MIF, 0x2040, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CMU_BOOST_MIF, 0x6c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC, 0x2044, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CSIS_NOC, 0x70, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_NOC, 0x2048, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CSTAT_NOC, 0x74, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_BYRP, 0x204c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CSTAT_BYRP, 0x78, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_NOC, 0x2050, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_DPU_NOC, 0x7c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_DSIM, 0x2054, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_DPU_DSIM, 0x94, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x2058, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_G3D_SWITCH, 0x98, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_NOC, 0x205c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_HSI_NOC, 0x9c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_UFS_EMBD, 0x2060, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_HSI_UFS_EMBD, 0xa0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC, 0x2064, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_M2M_NOC, 0xa4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG, 0x2068, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_M2M_JPEG, 0xa8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_GDC, 0x206c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_M2M_GDC, 0xac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_LME, 0x2070, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_M2M_LME, 0xb0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOCL0, 0x2074, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_RGBP_NOCL0, 0xb4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_NOC, 0x2078, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_MFC_NOC, 0xb8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH, 0x207c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_MIF_SWITCH, 0xbc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP, 0x2080, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_MIF_NOCP, 0xc0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC, 0x2084, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_NOCL0_NOC, 0xc4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_SC, 0x2088, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_NOCL0_SC, 0xc8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC, 0x208c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_NOCL1A_NOC, 0xcc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_NOC, 0x2090, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_PERI_NOC, 0xd0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_MMC_CARD, 0x2094, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_PERI_MMC_CARD, 0xd4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_IP, 0x2098, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_PERI_IP, 0xd8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOC, 0x209c, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_RGBP_NOC, 0xdc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_NOC, 0x20a0, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_USB_NOC, 0xe0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_USB20DRD, 0x20a4, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_USB_USB20DRD, 0xe4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC, 0x20a8, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_YUVP_NOC, 0xe8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC, 0x20ac, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_ALIVE_NOC, 0xec, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_DCPHY, 0x20b0, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CSIS_DCPHY, 0xf0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS, 0x20b4, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_CSIS_OIS, 0xf4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU, 0x1800, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_CPU, 0x5800, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC, 0x1804, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_NOC, 0x5804, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x1808, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_SWITCH, 0x5808, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP, 0x180c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_NOCP, 0x580c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC, 0x1810, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_DBG_NOC, 0x5810, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH, 0x1814, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DSU_SWITCH, 0x5814, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x1818, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1_SWITCH, 0x5818, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x181c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK0, 0x581c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1820, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK1, 0x5820, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2, 0x1824, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK2, 0x5824, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3, 0x1828, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK3, 0x5828, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4, 0x182c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK4, 0x582c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5, 0x1830, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK5, 0x5830, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP, 0x1834, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST_TOP, 0x5834, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST, 0x1838, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST, 0x5838, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC, 0x183c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CSIS_NOC, 0x583c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU, 0x1840, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST_CPU, 0x5840, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF, 0x1844, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST_MIF, 0x5844, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC, 0x1848, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CSTAT_NOC, 0x5848, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP, 0x184c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CSTAT_BYRP, 0x584c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC, 0x1850, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DPU_NOC, 0x5850, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_DSIM, 0x1854, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_DPU_DSIM, 0x5854, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x1858, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_SWITCH, 0x5858, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC, 0x185c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI_NOC, 0x585c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD, 0x1860, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI_UFS_EMBD, 0x5860, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC, 0x1864, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_NOC, 0x5864, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG, 0x1868, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JPEG, 0x5868, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC, 0x186c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_GDC, 0x586c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_LME, 0x1870, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_LME, 0x5870, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOCL0, 0x1874, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_RGBP_NOCL0, 0x5874, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC, 0x1878, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_NOC, 0x5878, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP, 0x187c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_NOCP, 0x587c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC, 0x1880, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_NOC, 0x5880, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_SC, 0x1884, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_SC, 0x5884, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC, 0x1888, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1A_NOC, 0x5888, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_NOC, 0x188c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERI_NOC, 0x588c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_MMC_CARD, 0x1890, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERI_MMC_CARD, 0x5890, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_IP, 0x1894, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_PERI_IP, 0x5894, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC, 0x1898, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_RGBP_NOC, 0x5898, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC, 0x189c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_USB_NOC, 0x589c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD, 0x18a0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_USB_USB20DRD, 0x58a0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC, 0x18a4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_YUVP_NOC, 0x58a4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC, 0x18a8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_ALIVE_NOC, 0x58a8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY, 0x18ac, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CSIS_DCPHY, 0x58ac, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS, 0x18b0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_CSIS_OIS, 0x58b0, CMU_TOP),
    SFR(CMU_TOP_CLKOUT_CON_CMU_TOP_CLKOUT0, 0x810, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CMU_TOP_CLKOUT0, 0x4810, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_AP2CP_SHARED0_CLK, 0x20b8, CMU_TOP),
    SFR(CMU_TOP_DBG_AP2CP_SHARED0_CLK, 0xf8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_AP2CP_SHARED1_CLK, 0x20bc, CMU_TOP),
    SFR(CMU_TOP_DBG_AP2CP_SHARED1_CLK, 0xfc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_AP2CP_SHARED2_CLK, 0x20c0, CMU_TOP),
    SFR(CMU_TOP_DBG_AP2CP_SHARED2_CLK, 0x120, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_AP2CP_HISPEEDY_CLK, 0x20c4, CMU_TOP),
    SFR(CMU_TOP_DBG_AP2CP_HISPEEDY_CLK, 0x124, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOC, 0x20c8, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_G3D_NOC, 0x128, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0, 0x10bc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOCD_0, 0x40bc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_0, 0x20cc, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_ICPU_NOCD_0, 0x12c, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0, 0x18b4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOCD_0, 0x58b4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1, 0x10c0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOCD_1, 0x40c0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_1, 0x20d0, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_ICPU_NOCD_1, 0x130, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1, 0x18b8, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOCD_1, 0x58b8, CMU_TOP),
    SFR(CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPUS_NOC, 0x134, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NPUS_NOC, 0x40c4, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUS_NOC, 0x20d4, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_NPUS_NOC, 0x138, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NPUS_NOC, 0x18bc, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NPUS_NOC, 0x58bc, CMU_TOP),
    SFR(CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPU0_NOC, 0x13c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_NPU0_NOC, 0x40c8, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPU0_NOC, 0x20d8, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_NPU0_NOC, 0x160, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_DIV_CLKCMU_NPU0_NOC, 0x18c0, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DIV_CLKCMU_NPU0_NOC, 0x58c0, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC_0_ALT, 0x20dc, CMU_TOP),
    SFR(CMU_TOP_DBG_GATE_CLKCMU_ICPU_NOC_0_ALT, 0x164, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC_0, 0x10c4, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC_0, 0x40cc, CMU_TOP),
    SFR(CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF, 0x10c8, CMU_TOP),
    SFR(CMU_TOP_HCHGEN_CLKMUX_CMU_CUSTOM_TOP_MUX_CMUREF, 0x840, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF, 0x40d0, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_CMU_CUSTOM_TOP_MUX_CMUREF_QCH, 0x3000, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF_QCH, 0x7000, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0, 0x3004, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK0, 0x7004, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1, 0x3008, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK1, 0x7008, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2, 0x300c, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK2, 0x700c, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3, 0x3010, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK3, 0x7010, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4, 0x3014, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK4, 0x7014, CMU_TOP),
    SFR(CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5, 0x3018, CMU_TOP),
    SFR(CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK5, 0x7018, CMU_TOP),
    SFR(CMU_ALIVE_SPARE0_SPARE, 0xa00, CMU_ALIVE),
    SFR(CMU_ALIVE_SPARE1_SPARE, 0xa04, CMU_ALIVE),
    SFR(CMU_ALIVE_UNDEFINED_CMU_CTRL, 0x800, CMU_ALIVE),
    SFR(CMU_ALIVE_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER, 0x600, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER, 0x604, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_USER, 0x4600, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI, 0x2000, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CMGP_PERI, 0x4000, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_NOC, 0x2004, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CMGP_NOC, 0x4004, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_AP2GNSS, 0x2008, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_AP2GNSS, 0x4008, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC, 0x1800, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC, 0x5800, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_AP2GNSS, 0x1000, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_AP2GNSS, 0x400c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_PERI, 0x1004, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_PERI, 0x4010, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER, 0x610, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER, 0x614, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_ALIVE_NOC_USER, 0x4604, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_PERI_ALIVE, 0x1804, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CMGP_PERI_ALIVE, 0x5804, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_NOC, 0x1808, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CMGP_NOC, 0x5808, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART, 0x180c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_UART, 0x580c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC, 0x1008, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_NOC, 0x4014, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC, 0x100c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_NOC, 0x4018, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUBVTS_NOC, 0x1010, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CHUBVTS_NOC, 0x401c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUBVTS_NOC, 0x200c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CHUBVTS_NOC, 0x4020, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUBVTS_NOC, 0x1810, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CHUBVTS_NOC, 0x5810, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_PMU_SUB, 0x1014, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_PMU_SUB, 0x4024, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_PMU_SUB, 0x1814, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_PMU_SUB, 0x5814, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_I2C0, 0x1018, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_I2C0, 0x4028, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_I2C0, 0x1818, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_I2C0, 0x5818, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_USI0, 0x181c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_USI0, 0x581c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART, 0x101c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_DBGCORE_UART, 0x402c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_USI0, 0x1020, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_USI0, 0x4030, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI, 0x1024, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_SPMI, 0x4034, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_SPMI_USER, 0x620, CMU_ALIVE),
    SFR(CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_SPMI_USER, 0x624, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_SPMI_USER, 0x4608, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB, 0x2010, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CHUB, 0x4038, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP, 0x2014, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CMGP, 0x403c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLKOUT_CON_CMU_ALIVE_CLKOUT0, 0x810, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_CMU_ALIVE_CLKOUT0, 0x4810, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON3_RCO_400, 0x10c, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON4_RCO_400, 0x110, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON0_RCO_400, 0x100, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_LOCKTIME_RCO_400, 0x0, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON1_RCO_400, 0x104, CMU_ALIVE),
    SFR(CMU_ALIVE_OSC_CON2_RCO_400, 0x108, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RCO_400, 0x4100, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC, 0x1028, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_DBGCORE_NOC, 0x4040, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_DBGCORE_NOC, 0x2018, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_DBGCORE_NOC, 0x4044, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_NOC, 0x1820, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_NOC, 0x5820, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUB_PERI, 0x102c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CHUB_PERI, 0x4048, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB_PERI, 0x201c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CHUB_PERI, 0x404c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUB_PERI, 0x1824, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CHUB_PERI, 0x5824, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_ECU, 0x1828, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_ECU, 0x5828, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI, 0x182c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_SPMI, 0x582c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_USER, 0x1030, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER_USER, 0x4050, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x3000, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GREBEINTEGRATION_QCH_GREBE, 0x7000, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x3004, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_GREBEINTEGRATION_QCH_DBG, 0x7004, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x2020, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x4054, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK, 0x2024, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK, 0x4058, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RTC_1_QCH, 0x3008, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RTC_1_QCH, 0x7008, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM, 0x2028, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM, 0x405c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM_QCH, 0x300c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM_QCH, 0x700c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK, 0x202c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK, 0x4060, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RTC_S_QCH, 0x3010, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RTC_S_QCH, 0x7010, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x2030, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, 0x4064, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_CLKMON_QCH, 0x3014, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_CLKMON_QCH, 0x7014, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x2034, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x4068, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH, 0x3018, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_S_QCH, 0x7018, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK, 0x2038, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK, 0x406c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_PMU_QCH_PMU, 0x301c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_PMU_QCH_PMU, 0x701c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_PMU_QCH_PMLINK, 0x3020, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_PMU_QCH_PMLINK, 0x7020, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, 0x203c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, 0x4070, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH, 0x3024, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_CP_CHUB_QCH, 0x7024, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK, 0x2040, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK, 0x4074, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH, 0x3028, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ECU_ALIVE_QCH, 0x7028, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK, 0x2044, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK, 0x4078, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH, 0x302c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_D_TZPC_ALIVE_QCH, 0x702c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x2048, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x407c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH, 0x3030, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_QCH, 0x7030, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, 0x204c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, 0x4080, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH, 0x3034, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_GNSS_CHUB_QCH, 0x7034, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x2050, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x4084, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH, 0x3038, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_QCH, 0x7038, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK, 0x2054, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK, 0x4088, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH, 0x303c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_S2PC_ALIVE_QCH, 0x703c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK, 0x2058, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK, 0x408c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH, 0x3040, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_MODEMALIVE_QCH, 0x7040, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_P_MODEMALIVE_PCH, 0x3044, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_MODEMALIVE_PCH, 0x7044, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x205c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x4090, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH, 0x3048, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_VTS_QCH, 0x7048, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK, 0x2060, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK, 0x4094, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_WLBT_CHUB_QCH, 0x304c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_WLBT_CHUB_QCH, 0x704c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK, 0x2064, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK, 0x4098, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_APM_QCH, 0x3050, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_APM_QCH, 0x7050, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_P_APM_PCH, 0x3054, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_APM_PCH, 0x7054, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, 0x2068, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, 0x409c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH, 0x3058, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_CHUB_QCH, 0x7058, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK, 0x206c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK, 0x40a0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH, 0x305c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_AUD_QCH, 0x705c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK, 0x2070, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK, 0x40a4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK, 0x2074, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK, 0x40a8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_WLBT_PMU_QCH, 0x3060, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_WLBT_PMU_QCH, 0x7060, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK, 0x2078, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK, 0x40ac, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_WDT_ALIVE_QCH, 0x3064, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_WDT_ALIVE_QCH, 0x7064, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, 0x207c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, 0x40b0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK, 0x2080, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK, 0x40b4, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_INTMEM_0, 0x3068, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_INTMEM_0, 0x7068, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK, 0x2084, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK, 0x40b8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_INTMEM_QCH, 0x306c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_INTMEM_QCH, 0x706c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK, 0x2088, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK, 0x40bc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RTC_0_QCH, 0x3070, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RTC_0_QCH, 0x7070, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK, 0x208c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK, 0x40c0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH, 0x3074, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_P_ALIVECMGP_QCH, 0x7074, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_P_ALIVECMGP_PCH, 0x3078, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_P_ALIVECMGP_PCH, 0x7078, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, 0x2090, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, 0x40c4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH, 0x307c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_CHUB_QCH, 0x707c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, 0x2094, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, 0x40c8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH, 0x3080, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_QCH, 0x7080, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK, 0x2098, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK, 0x40cc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH, 0x3084, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MCT_ALIVE_QCH, 0x7084, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK, 0x209c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK, 0x40d0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_WLBT_QCH, 0x3088, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_WLBT_QCH, 0x7088, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x20a0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x40d4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x20a4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x40d8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x20a8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x40dc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_ROM_CRC32_HOST_QCH, 0x308c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_ROM_CRC32_HOST_QCH, 0x708c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, 0x20ac, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, 0x40e0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH, 0x3090, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_QCH, 0x7090, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK, 0x20b0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK, 0x40e4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_WLAN_QCH, 0x3094, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_WLAN_QCH, 0x7094, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, 0x20b4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, 0x40e8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH, 0x3098, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_GNSS_QCH, 0x7098, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x20b8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x40ec, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_PMU_INTR_GEN_QCH, 0x309c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_PMU_INTR_GEN_QCH, 0x709c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK, 0x20bc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK, 0x40f0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH, 0x30a0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_P_ALIVECHUBVTS_QCH, 0x70a0, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_PCH, 0x30a4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_P_ALIVECHUBVTS_PCH, 0x70a4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK, 0x20c0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK, 0x40f4, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH, 0x30a8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_D_DBGCORE_INT_QCH, 0x70a8, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_MI_D_DBGCORE_INT_PCH, 0x30ac, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_MI_D_DBGCORE_INT_PCH, 0x70ac, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK, 0x20c4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK, 0x40f8, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_CP_WPAN_QCH, 0x30b0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_CP_WPAN_QCH, 0x70b0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK, 0x20c8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK, 0x40fc, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH, 0x30b4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SYSREG_ALIVE_QCH, 0x70b4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK, 0x20cc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK, 0x4104, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH, 0x30b8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_1_QCH, 0x70b8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x20d0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK, 0x4108, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK, 0x20d4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK, 0x410c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH, 0x30bc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_DBGCORE_UART_QCH, 0x70bc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x20d8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x4110, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK, 0x20dc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK, 0x4114, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_MAILBOX_SHARED_SRAM_2, 0x30c0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_SHARED_SRAM_2, 0x70c0, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH, 0x30c4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_SHARED_SRAM_QCH, 0x70c4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK, 0x20e0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK, 0x4118, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH, 0x30c8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_D_CHUBVTSALIVE_QCH, 0x70c8, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_PCH, 0x30cc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_D_CHUBVTSALIVE_PCH, 0x70cc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, 0x20e4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, 0x411c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH, 0x30d0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_GNSS_QCH, 0x70d0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK, 0x20e8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK, 0x4120, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SWEEPER_P_ALIVE_QCH, 0x30d4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SWEEPER_P_ALIVE_QCH, 0x70d4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x20ec, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x4124, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x30d8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_GPIO_ALIVE_QCH, 0x70d8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK, 0x20f0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK, 0x4128, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_WLBT_AUD_QCH, 0x30dc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_WLBT_AUD_QCH, 0x70dc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK, 0x20f4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK, 0x412c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH, 0x30e0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_D_GNSSALIVE_QCH, 0x70e0, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_D_GNSSALIVE_PCH, 0x30e4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_D_GNSSALIVE_PCH, 0x70e4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x20f8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x4130, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH, 0x30e8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_APM_AP_QCH, 0x70e8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK, 0x20fc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK, 0x4134, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB, 0x30ec, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APM_DTA_QCH_APB, 0x70ec, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, 0x2100, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, 0x4138, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH, 0x30f0, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_HW_SCANDUMP_CLKSTOP_CTRL_QCH, 0x70f0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK, 0x2104, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK, 0x413c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK, 0x2108, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK, 0x4140, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_CP_WLAN_QCH, 0x30f4, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_CP_WLAN_QCH, 0x70f4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK, 0x210c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK, 0x4144, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_SI_D_APM_QCH, 0x30f8, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_D_APM_QCH, 0x70f8, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_SI_D_APM_PCH, 0x30fc, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_SI_D_APM_PCH, 0x70fc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, 0x2110, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, 0x4148, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH, 0x3100, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_QCH, 0x7100, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, 0x2114, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, 0x414c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH, 0x3104, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_CP_GNSS_QCH, 0x7104, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK, 0x2118, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK, 0x4150, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_I2C_ALIVE0_QCH, 0x3108, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_I2C_ALIVE0_QCH, 0x7108, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK, 0x211c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK, 0x4154, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_WLBT_QCH, 0x310c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_WLBT_QCH, 0x710c, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_WLBT_PCH, 0x3110, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_WLBT_PCH, 0x7110, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, 0x2120, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, 0x4158, CMU_ALIVE),
    SFR(CMU_ALIVE_MEMPG_CON_XIU_DP_ALIVE_1, 0x3114, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_XIU_DP_ALIVE_1, 0x7114, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2124, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x415c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3118, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_APBIF_PMU_ALIVE_QCH, 0x7118, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK, 0x2128, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK, 0x4160, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_LH_AXI_SI_P_APM_INT_QCH, 0x311c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_P_APM_INT_QCH, 0x711c, CMU_ALIVE),
    SFR(CMU_ALIVE_PCH_CON_LH_AXI_SI_P_APM_INT_PCH, 0x3120, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_LH_AXI_SI_P_APM_INT_PCH, 0x7120, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK, 0x212c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK, 0x4164, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_VTS_CHUB_QCH, 0x3124, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_VTS_CHUB_QCH, 0x7124, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK, 0x2130, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK, 0x4168, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK, 0x2134, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK, 0x416c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_GREBE_QCH, 0x3128, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_GREBE_QCH, 0x7128, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x2138, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x4170, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x312c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_DBGCORE_QCH, 0x712c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK, 0x213c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK, 0x4174, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_GNSS_WLBT_QCH, 0x3130, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_GNSS_WLBT_QCH, 0x7130, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK, 0x2140, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK, 0x4178, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_MAILBOX_AP_WPAN_QCH, 0x3134, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_MAILBOX_AP_WPAN_QCH, 0x7134, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK, 0x2144, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK, 0x417c, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH, 0x3138, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_CMU_ALIVE_QCH, 0x7138, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK, 0x2148, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK, 0x4180, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH, 0x313c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_VGEN_LITE_ALIVE_QCH, 0x713c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK, 0x214c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK, 0x4184, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_USI_ALIVE0_QCH, 0x3140, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_USI_ALIVE0_QCH, 0x7140, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK, 0x2150, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK, 0x4188, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK, 0x2154, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK, 0x418c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK, 0x2158, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK, 0x4190, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, 0x215c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, 0x4194, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P, 0x3144, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P, 0x7144, CMU_ALIVE),
    SFR(CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S, 0x3148, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_S, 0x7148, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x2160, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x4198, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x2164, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK, 0x419c, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK, 0x2168, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK, 0x41a0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK, 0x216c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK, 0x41a4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK, 0x2170, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK, 0x41a8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK, 0x2174, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK, 0x41ac, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK, 0x2178, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK, 0x41b0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x217c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x41b4, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK, 0x2180, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK, 0x41b8, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB, 0x2184, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB, 0x41bc, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK, 0x2188, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK, 0x41c0, CMU_ALIVE),
    SFR(CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK, 0x218c, CMU_ALIVE),
    SFR(CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK, 0x41c4, CMU_ALIVE),
    SFR(CMU_S2D_DMC_PAUSE_CMU_S2D_PAUSE_S2D, 0x8, CMU_S2D),
    SFR(CMU_S2D_DDRPHY_MODE_S2D_CMU_S2D_PHY_CLKDIV, 0xc, CMU_S2D),
    SFR(CMU_S2D_SPARE0_SPARE, 0xa00, CMU_S2D),
    SFR(CMU_S2D_SPARE1_SPARE, 0xa04, CMU_S2D),
    SFR(CMU_S2D_UNDEFINED_CMU_CTRL, 0x800, CMU_S2D),
    SFR(CMU_S2D_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_S2D),
    SFR(CMU_S2D_UNDEFINED_DIV_CLK_MIF_NOCD_S2D, 0x1800, CMU_S2D),
    SFR(CMU_S2D_DBG_DIV_CLK_MIF_NOCD_S2D, 0x0, CMU_S2D),
    SFR(CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
    SFR(CMU_S2D_PLL_CON1_CLKMUX_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CLKMUX_MIF_DDRPHY2X_S2D, 0x4600, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE, 0x1000, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_MUX_CLK_S2D_CORE, 0x4000, CMU_S2D),
    SFR(CMU_S2D_PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
    SFR(CMU_S2D_PLL_CON6_PLL_MIF_S2D, 0x118, CMU_S2D),
    SFR(CMU_S2D_PLL_CON7_PLL_MIF_S2D, 0x11c, CMU_S2D),
    SFR(CMU_S2D_PLL_CON4_PLL_MIF_S2D, 0x110, CMU_S2D),
    SFR(CMU_S2D_PLL_CON0_PLL_MIF_S2D, 0x100, CMU_S2D),
    SFR(CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D, 0x4, CMU_S2D),
    SFR(CMU_S2D_PLL_CON1_PLL_MIF_S2D, 0x104, CMU_S2D),
    SFR(CMU_S2D_PLL_CON2_PLL_MIF_S2D, 0x108, CMU_S2D),
    SFR(CMU_S2D_PLL_LOCKTIME_REG_PLL_MIF_S2D, 0x80, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_PLL_MIF_S2D, 0x4100, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_CLKBUF_S2D_SCLK, 0x2200, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CLKBUF_S2D_SCLK, 0x7200, CMU_S2D),
    SFR(CMU_S2D_UNDEFINED_CLK_SHS__CLK_MIF_SHORTSTOP_S2D, 0x820, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP_S2D, 0x4820, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2000, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x4004, CMU_S2D),
    SFR(CMU_S2D_DMYQCH_CON_BIS_S2D_QCH, 0x3000, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BIS_S2D_QCH, 0x7000, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2004, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x4008, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK, 0x2008, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK, 0x400c, CMU_S2D),
    SFR(CMU_S2D_QCH_CON_CMU_S2D_QCH, 0x3004, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_CMU_S2D_QCH, 0x7004, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x200c, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x4010, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2010, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK, 0x4014, CMU_S2D),
    SFR(CMU_S2D_QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH, 0x3008, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH, 0x7008, CMU_S2D),
    SFR(CMU_S2D_PCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_PCH, 0x300c, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_PCH, 0x700c, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2014, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x4018, CMU_S2D),
    SFR(CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2018, CMU_S2D),
    SFR(CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, 0x401c, CMU_S2D),
    SFR(CMU_NOCL0_SPARE0_SPARE, 0xa00, CMU_NOCL0),
    SFR(CMU_NOCL0_SPARE1_SPARE, 0xa04, CMU_NOCL0),
    SFR(CMU_NOCL0_UNDEFINED_CMU_CTRL, 0x800, CMU_NOCL0),
    SFR(CMU_NOCL0_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_NOCL0),
    SFR(CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_SC_USER, 0x600, CMU_NOCL0),
    SFR(CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_SC_USER, 0x604, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_SC_USER, 0x4600, CMU_NOCL0),
    SFR(CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER, 0x610, CMU_NOCL0),
    SFR(CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER, 0x614, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER, 0x4604, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP, 0x1800, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_DIV_CLK_NOCL0_NOCP, 0x5800, CMU_NOCL0),
    SFR(CMU_NOCL0_CLKOUT_CON_CMU_NOCL0_CLKOUT0, 0x810, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_CLKOUT0, 0x4810, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_MUX_NOCL0_CMUREF, 0x1000, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MUX_NOCL0_CMUREF, 0x4000, CMU_NOCL0),
    SFR(CMU_NOCL0_UNDEFINED_CMU_NOCL0_HCHGEN_CLKMUX_CMUREF, 0x840, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_CLKDOWN_GIC, 0x1004, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_MUX_CLK_NOCL0_CLKDOWN_GIC, 0x4004, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_ECU, 0x1804, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_DIV_CLK_NOCL0_ECU, 0x5804, CMU_NOCL0),
    SFR(CMU_NOCL0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_SCI, 0x844, CMU_NOCL0),
    SFR(CMU_NOCL0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_GIC, 0x848, CMU_NOCL0),
    SFR(CMU_NOCL0_DMYQCH_CON_CMU_NOCL0_CMUREF, 0x3000, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_CMUREF, 0x7000, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, 0x2000, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, 0x4008, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, 0x2004, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, 0x400c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BDU_QCH, 0x3004, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BDU_QCH, 0x7004, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK, 0x2008, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK, 0x4010, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK, 0x200c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK, 0x4014, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK, 0x4018, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D_AUD_QCH, 0x3008, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_AUD_QCH, 0x7008, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D_AUD_PCH, 0x300c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_AUD_PCH, 0x700c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK, 0x401c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH, 0x3010, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH, 0x7010, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_PCH, 0x3014, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_PCH, 0x7014, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM, 0x2018, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM, 0x4020, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK, 0x4024, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_NPUS_QCH, 0x3018, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_NPUS_QCH, 0x7018, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_NPUS_PCH, 0x301c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_NPUS_PCH, 0x701c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK, 0x2020, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK, 0x4028, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK, 0x2024, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK, 0x402c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x4030, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_CPUCL0NOCL0_QCH, 0x3020, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_CPUCL0NOCL0_QCH, 0x7020, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_CPUCL0NOCL0_PCH, 0x3024, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_CPUCL0NOCL0_PCH, 0x7024, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK, 0x202c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK, 0x4034, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1, 0x2030, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1, 0x4038, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2, 0x2034, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2, 0x403c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S1, 0x3028, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SYSMMU_D2_MODEM_QCH_S1, 0x7028, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S2, 0x302c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SYSMMU_D2_MODEM_QCH_S2, 0x702c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM, 0x2038, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM, 0x4040, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM, 0x203c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM, 0x4044, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM, 0x2040, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM, 0x4048, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM, 0x2044, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM, 0x404c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK, 0x2048, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK, 0x4050, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK, 0x4054, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_WLBT_QCH, 0x3030, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_WLBT_QCH, 0x7030, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D_WLBT_PCH, 0x3034, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_WLBT_PCH, 0x7034, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK, 0x4058, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_NPUS_QCH, 0x3038, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_NPUS_QCH, 0x7038, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_NPUS_PCH, 0x303c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_NPUS_PCH, 0x703c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK, 0x2054, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK, 0x405c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK, 0x2058, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK, 0x4060, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK, 0x205c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK, 0x4064, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2060, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4068, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, 0x3040, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, 0x7040, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH, 0x3044, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH, 0x7044, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK, 0x2064, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK, 0x406c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_CAM_NOCL0_QCH, 0x3048, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_CAM_NOCL0_QCH, 0x7048, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_CAM_NOCL0_PCH, 0x304c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_CAM_NOCL0_PCH, 0x704c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK, 0x2068, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK, 0x4070, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x206c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4074, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, 0x3050, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, 0x7050, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH, 0x3054, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH, 0x7054, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK, 0x2070, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK, 0x4078, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_CAM_NOCL0_QCH, 0x3058, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_CAM_NOCL0_QCH, 0x7058, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_CAM_NOCL0_PCH, 0x305c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_CAM_NOCL0_PCH, 0x705c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK, 0x2074, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK, 0x407c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, 0x2078, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, 0x4080, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D1_MODEM_QCH, 0x3060, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D1_MODEM_QCH, 0x7060, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D1_MODEM_PCH, 0x3064, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D1_MODEM_PCH, 0x7064, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK, 0x207c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK, 0x4084, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH, 0x3068, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_QCH, 0x7068, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D2_MODEM_PCH, 0x306c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_PCH, 0x706c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK, 0x4088, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_M2M_QCH, 0x3070, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_M2M_QCH, 0x7070, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_M2M_PCH, 0x3074, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_M2M_PCH, 0x7074, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK, 0x2084, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK, 0x408c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, 0x4090, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH, 0x3078, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_QCH, 0x7078, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D0_MODEM_PCH, 0x307c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_PCH, 0x707c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK, 0x4094, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D_HSI_QCH, 0x3080, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_HSI_QCH, 0x7080, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D_HSI_PCH, 0x3084, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_HSI_PCH, 0x7084, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK, 0x4098, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_PERI_QCH, 0x3088, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_PERI_QCH, 0x7088, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_MI_D_PERI_PCH, 0x308c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_PERI_PCH, 0x708c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK, 0x409c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_M2M_QCH, 0x3090, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_M2M_QCH, 0x7090, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_M2M_PCH, 0x3094, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_M2M_PCH, 0x7094, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x40a0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_CPUCL0NOCL0_QCH, 0x3098, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_CPUCL0NOCL0_QCH, 0x7098, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_CPUCL0NOCL0_PCH, 0x309c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_CPUCL0NOCL0_PCH, 0x709c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK, 0x40a4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SCI_LITE_D_MIF_QCH, 0x30a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SCI_LITE_D_MIF_QCH, 0x70a0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK, 0x20a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK, 0x40a8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D_SC_INT_QCH, 0x30a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_SC_INT_QCH, 0x70a4, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D_SC_INT_PCH, 0x30a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_SC_INT_PCH, 0x70a8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK, 0x20a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK, 0x40ac, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK, 0x20a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK, 0x40b0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK, 0x20ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK, 0x40b4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x20b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x40b8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK, 0x20b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK, 0x40bc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_G3D_QCH, 0x30ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_G3D_QCH, 0x70ac, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_G3D_PCH, 0x30b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_G3D_PCH, 0x70b0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x20b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x40c0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK, 0x20bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK, 0x40c4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D_MFC_QCH, 0x30b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_MFC_QCH, 0x70b4, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D_MFC_PCH, 0x30b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_MFC_PCH, 0x70b8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, 0x20c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, 0x40c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DMYQCH_CON_ADM_APB_G_BDU_QCH, 0x30bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_ADM_APB_G_BDU_QCH, 0x70bc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, 0x20c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, 0x40cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK, 0x20c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK, 0x40d0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK, 0x20cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK, 0x40d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK, 0x20d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK, 0x40d8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK, 0x20d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK, 0x40dc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK, 0x20d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK, 0x40e0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK, 0x20dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK, 0x40e4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK, 0x20e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK, 0x40e8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_G3D_QCH, 0x30c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_G3D_QCH, 0x70c0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_G3D_PCH, 0x30c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_G3D_PCH, 0x70c4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x20e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x40ec, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH, 0x30c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_QCH, 0x70c8, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_PCH, 0x30cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_PCH, 0x70cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK, 0x20e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK, 0x40f0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AST_MI_G_CAM_NOCL0_QCH, 0x30d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_CAM_NOCL0_QCH, 0x70d0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AST_MI_G_CAM_NOCL0_PCH, 0x30d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AST_MI_G_CAM_NOCL0_PCH, 0x70d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK, 0x20ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK, 0x40f4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_VGEN_LITE_NOCL0_QCH, 0x30d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_VGEN_LITE_NOCL0_QCH, 0x70d8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, 0x20f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, 0x40f8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK, 0x20f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK, 0x40fc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK, 0x20f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK, 0x4100, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D0_MODEM_QCH, 0x30dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D0_MODEM_QCH, 0x70dc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK, 0x20fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK, 0x4104, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_P_CLUSTER0_QCH, 0x30e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_P_CLUSTER0_QCH, 0x70e0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK, 0x2100, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK, 0x4108, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM0_QCH, 0x30e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D_MEM0_QCH, 0x70e4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK, 0x2104, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK, 0x410c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_HSI_QCH, 0x30e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_HSI_QCH, 0x70e8, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_HSI_PCH, 0x30ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_HSI_PCH, 0x70ec, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK, 0x2108, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK, 0x4110, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPU0_QCH, 0x30f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NPU0_QCH, 0x70f0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_NPU0_PCH, 0x30f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NPU0_PCH, 0x70f4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK, 0x210c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK, 0x4114, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM1_QCH, 0x30f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D_MEM1_QCH, 0x70f8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, 0x2110, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, 0x4118, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH, 0x30fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_QCH, 0x70fc, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF1_PCH, 0x3100, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_PCH, 0x7100, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK, 0x2114, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK, 0x411c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BAAW_P_WLBT_QCH, 0x3104, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BAAW_P_WLBT_QCH, 0x7104, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK, 0x2118, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK, 0x4120, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_DP_NOCL0_QCH, 0x3108, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_DP_NOCL0_QCH, 0x7108, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK, 0x211c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK, 0x4124, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK, 0x2120, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK, 0x4128, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH, 0x310c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSTAT_QCH, 0x710c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CSTAT_PCH, 0x3110, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSTAT_PCH, 0x7110, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK, 0x2124, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK, 0x412c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_QE_D0_CPUCL0_QCH, 0x3114, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_QE_D0_CPUCL0_QCH, 0x7114, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, 0x2128, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, 0x4130, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH, 0x3118, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_QCH, 0x7118, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF0_PCH, 0x311c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_PCH, 0x711c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK, 0x212c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK, 0x4134, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_ICPU_QCH, 0x3120, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_ICPU_QCH, 0x7120, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_ICPU_PCH, 0x3124, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_ICPU_PCH, 0x7124, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK, 0x2130, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK, 0x4138, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK, 0x2134, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK, 0x413c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_D0_AXI_CPUCL0_QCH, 0x3128, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_D0_AXI_CPUCL0_QCH, 0x7128, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK, 0x2138, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK, 0x4140, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NOCL1A_QCH, 0x312c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NOCL1A_QCH, 0x712c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_NOCL1A_PCH, 0x3130, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NOCL1A_PCH, 0x7130, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, 0x213c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, 0x4144, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_YUVP_QCH, 0x3134, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_YUVP_QCH, 0x7134, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_YUVP_PCH, 0x3138, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_YUVP_PCH, 0x7138, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK, 0x2140, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK, 0x4148, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_DPU_QCH, 0x313c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_DPU_QCH, 0x713c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_DPU_PCH, 0x3140, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_DPU_PCH, 0x7140, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS, 0x2144, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS, 0x414c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, 0x2148, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, 0x4150, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, 0x214c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, 0x4154, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH, 0x3144, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_P_NOCL0_QCH, 0x7144, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x2150, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x4158, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK, 0x2154, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK, 0x415c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D_SSP_QCH, 0x3148, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D_SSP_QCH, 0x7148, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK, 0x2158, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK, 0x4160, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPUS_QCH, 0x314c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NPUS_QCH, 0x714c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_NPUS_PCH, 0x3150, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NPUS_PCH, 0x7150, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, 0x215c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, 0x4164, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH, 0x3154, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SYSREG_NOCL0_QCH, 0x7154, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK, 0x2160, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK, 0x4168, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_PPMU_D1_AXI_CPUCL0_QCH, 0x3158, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PPMU_D1_AXI_CPUCL0_QCH, 0x7158, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2164, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x416c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH, 0x315c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_QCH, 0x715c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CPUCL0_PCH, 0x3160, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_PCH, 0x7160, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK, 0x2168, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK, 0x4170, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_QE_D1_CPUCL0_QCH, 0x3164, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_QE_D1_CPUCL0_QCH, 0x7164, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x216c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x4174, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, 0x2170, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, 0x4178, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GNSS_QCH, 0x3168, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GNSS_QCH, 0x7168, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_GNSS_PCH, 0x316c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GNSS_PCH, 0x716c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK, 0x2174, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK, 0x417c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_APM_QCH, 0x3170, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_APM_QCH, 0x7170, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_APM_PCH, 0x3174, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_APM_PCH, 0x7174, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK, 0x2178, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK, 0x4180, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK, 0x217c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK, 0x4184, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_D0_MPACE_QCH, 0x3178, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_D0_MPACE_QCH, 0x7178, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK, 0x2180, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK, 0x4188, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH, 0x317c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_CMU_NOCL0_QCH, 0x717c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK, 0x2184, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK, 0x418c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_USB_QCH, 0x3180, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_USB_QCH, 0x7180, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_USB_PCH, 0x3184, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_USB_PCH, 0x7184, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, 0x2188, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, 0x4190, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_AUD_QCH, 0x3188, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_AUD_QCH, 0x7188, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_AUD_PCH, 0x318c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_AUD_PCH, 0x718c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK, 0x218c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK, 0x4194, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D_WLBT_QCH, 0x3190, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D_WLBT_QCH, 0x7190, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK, 0x2190, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK, 0x4198, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH, 0x3194, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_ECU_NOCL0_QCH, 0x7194, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK, 0x2194, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK, 0x419c, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_WOW_D1_MPACE_QCH, 0x3198, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_WOW_D1_MPACE_QCH, 0x7198, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, 0x2198, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, 0x41a0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_M2M_QCH, 0x319c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_M2M_QCH, 0x719c, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_M2M_PCH, 0x31a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_M2M_PCH, 0x71a0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x219c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x41a4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MFC_QCH, 0x31a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MFC_QCH, 0x71a4, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MFC_PCH, 0x31a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MFC_PCH, 0x71a8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, 0x21a0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, 0x41a8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_RGBP_QCH, 0x31ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_RGBP_QCH, 0x71ac, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_RGBP_PCH, 0x31b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_RGBP_PCH, 0x71b0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, 0x21a4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, 0x41ac, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_G3D_QCH, 0x31b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_G3D_QCH, 0x71b4, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_G3D_PCH, 0x31b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_G3D_PCH, 0x71b8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, 0x21a8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, 0x41b0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH, 0x31bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_D_TZPC_NOCL0_QCH, 0x71bc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK, 0x21ac, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK, 0x41b4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERI_QCH, 0x31c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERI_QCH, 0x71c0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERI_PCH, 0x31c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERI_PCH, 0x71c4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, 0x21b0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, 0x41b8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH, 0x31c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BAAW_P_MODEM_QCH, 0x71c8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, 0x21b4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, 0x41bc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH, 0x31cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_D_NOCL0_QCH, 0x71cc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK, 0x21b8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK, 0x41c0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SC_QCH, 0x31d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SC_QCH, 0x71d0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, 0x21bc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, 0x41c4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SFR_APBIF_CMU_TOPC_QCH, 0x31d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SFR_APBIF_CMU_TOPC_QCH, 0x71d4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK, 0x21c0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK, 0x41c8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BAAW_D_SC_QCH, 0x31d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BAAW_D_SC_QCH, 0x71d8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK, 0x21c4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK, 0x41cc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D1_MODEM_QCH, 0x31dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D1_MODEM_QCH, 0x71dc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK, 0x21c8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK, 0x41d0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_TREX_PPMU_D2_MODEM_QCH, 0x31e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_TREX_PPMU_D2_MODEM_QCH, 0x71e0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, 0x21cc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, 0x41d4, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH, 0x31e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_QCH, 0x71e4, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MODEM_PCH, 0x31e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_PCH, 0x71e8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, 0x21d0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, 0x41d8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_BAAW_P_GNSS_QCH, 0x31ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BAAW_P_GNSS_QCH, 0x71ec, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, 0x21d4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, 0x41dc, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSIS_QCH, 0x31f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSIS_QCH, 0x71f0, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CSIS_PCH, 0x31f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSIS_PCH, 0x71f4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK, 0x21d8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK, 0x41e0, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_WLBT_QCH, 0x31f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_WLBT_QCH, 0x71f8, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_WLBT_PCH, 0x31fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_WLBT_PCH, 0x71fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DMYQCH_CON_PUF_QCH, 0x3200, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_PUF_QCH, 0x7200, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x21dc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x41e4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK, 0x21e0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK, 0x41e8, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK, 0x21e4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK, 0x41ec, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK, 0x21e8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK, 0x41f0, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK, 0x21ec, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK, 0x41f4, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK, 0x21f0, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK, 0x41f8, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH, 0x3204, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH, 0x7204, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK, 0x21f4, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK, 0x41fc, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK, 0x21f8, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK, 0x4200, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK, 0x21fc, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK, 0x4204, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK, 0x2200, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK, 0x4208, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_LH_AXI_SI_D_SC_INT_QCH, 0x3208, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_SI_D_SC_INT_QCH, 0x7208, CMU_NOCL0),
    SFR(CMU_NOCL0_PCH_CON_LH_AXI_SI_D_SC_INT_PCH, 0x320c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_LH_AXI_SI_D_SC_INT_PCH, 0x720c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM, 0x2204, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM, 0x420c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK, 0x2208, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK, 0x4210, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_GIC_IPCLKPORT_CLK, 0x220c, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_GIC_IPCLKPORT_CLK, 0x4214, CMU_NOCL0),
    SFR(CMU_NOCL0_QCH_CON_GIC_QCH, 0x3210, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_GIC_QCH, 0x7210, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM, 0x2210, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM, 0x4218, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK, 0x2214, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK, 0x421c, CMU_NOCL0),
    SFR(CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK, 0x2218, CMU_NOCL0),
    SFR(CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK, 0x4220, CMU_NOCL0),
    SFR(CMU_NOCL1A_SPARE0_SPARE, 0xa00, CMU_NOCL1A),
    SFR(CMU_NOCL1A_SPARE1_SPARE, 0xa04, CMU_NOCL1A),
    SFR(CMU_NOCL1A_UNDEFINED_CMU_CTRL, 0x800, CMU_NOCL1A),
    SFR(CMU_NOCL1A_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP, 0x1800, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_DIV_CLK_NOCL1A_NOCP, 0x5800, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER, 0x600, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER, 0x604, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_USER, 0x4600, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_MUX_NOCL1A_CMUREF, 0x1000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_MUX_NOCL1A_CMUREF, 0x4000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLKOUT_CON_CMU_NOCL1A_CLKOUT0, 0x810, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_CLKOUT0, 0x4810, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_ECU, 0x1804, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_DIV_CLK_NOCL1A_ECU, 0x5804, CMU_NOCL1A),
    SFR(CMU_NOCL1A_UNDEFINED_CMU_NOCL1A_HCHGEN_CLKMUX_CMUREF, 0x840, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DMYQCH_CON_CMU_NOCL1A_CMUREF, 0x3000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_CMUREF, 0x7000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A, 0x2000, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A, 0x4004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_DIT_QCH, 0x3004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_DIT_QCH, 0x7004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK, 0x2004, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK, 0x4008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_BAAW_D_NOCL1A_QCH, 0x3008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BAAW_D_NOCL1A_QCH, 0x7008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0, 0x2008, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0, 0x400c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_PDMA_NOCL1A_QCH, 0x300c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_PDMA_NOCL1A_QCH, 0x700c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x200c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x4010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK, 0x2010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK, 0x4014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x2014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x4018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2, 0x2018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2, 0x401c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SYSMMU_AXI_D_NOCL1A_QCH, 0x3010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SYSMMU_AXI_D_NOCL1A_QCH, 0x7010, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK, 0x201c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK, 0x4020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_VGEN_PDMA_QCH, 0x3014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_VGEN_PDMA_QCH, 0x7014, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK, 0x2020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK, 0x4024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_VGEN_SPDMA_QCH, 0x3018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_VGEN_SPDMA_QCH, 0x7018, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK, 0x4028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPU_QCH, 0x301c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPU_QCH, 0x701c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D1_DPU_PCH, 0x3020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPU_PCH, 0x7020, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x402c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH, 0x3024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_QCH, 0x7024, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_PCH, 0x3028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_PCH, 0x7028, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK, 0x202c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK, 0x4030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, 0x2030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, 0x4034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK, 0x4038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_USB_QCH, 0x302c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_USB_QCH, 0x702c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D_USB_PCH, 0x3030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_USB_PCH, 0x7030, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM, 0x2038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM, 0x403c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x4040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, 0x3034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, 0x7034, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH, 0x3038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH, 0x7038, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK, 0x2040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK, 0x4044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK, 0x4048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_MI_D_APM_QCH, 0x303c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_D_APM_QCH, 0x703c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_MI_D_APM_PCH, 0x3040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_D_APM_PCH, 0x7040, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x404c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, 0x3044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, 0x7044, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH, 0x3048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH, 0x7048, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK, 0x204c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK, 0x4050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK, 0x2050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK, 0x4054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK, 0x2054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK, 0x4058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK, 0x2058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK, 0x405c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_VGEN_LITE_NOCL1A_QCH, 0x304c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_VGEN_LITE_NOCL1A_QCH, 0x704c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK, 0x205c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK, 0x4060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1, 0x2060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1, 0x4064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SPDMA_NOCL1A_QCH, 0x3050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SPDMA_NOCL1A_QCH, 0x7050, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2, 0x2064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2, 0x4068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SYSMMU_D_DIT_QCH, 0x3054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SYSMMU_D_DIT_QCH, 0x7054, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK, 0x2068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK, 0x406c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPU_QCH, 0x3058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPU_QCH, 0x7058, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_LH_AXI_MI_D0_DPU_PCH, 0x305c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPU_PCH, 0x705c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK, 0x206c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK, 0x4070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_PPMU_S1_NOCL1A_QCH, 0x3060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_PPMU_S1_NOCL1A_QCH, 0x7060, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, 0x2070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, 0x4074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH, 0x3064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_D_NOCL1A_QCH, 0x7064, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK, 0x2074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK, 0x4078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SLH_AXI_MI_P_NOCL1A_QCH, 0x3068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_P_NOCL1A_QCH, 0x7068, CMU_NOCL1A),
    SFR(CMU_NOCL1A_PCH_CON_SLH_AXI_MI_P_NOCL1A_PCH, 0x306c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_P_NOCL1A_PCH, 0x706c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK, 0x2078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK, 0x407c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH, 0x3070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_ECU_NOCL1A_QCH, 0x7070, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, 0x207c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, 0x4080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH, 0x3074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_D_TZPC_NOCL1A_QCH, 0x7074, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK, 0x2080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK, 0x4084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_QE_SPDMA_QCH, 0x3078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_QE_SPDMA_QCH, 0x7078, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS, 0x2084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS, 0x4088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK, 0x2088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK, 0x408c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_PPMU_CORE0_QCH, 0x307c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_PPMU_CORE0_QCH, 0x707c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x208c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x4090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, 0x2090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, 0x4094, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH, 0x3080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_SYSREG_NOCL1A_QCH, 0x7080, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK, 0x2094, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK, 0x4098, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_QE_PDMA_QCH, 0x3084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_QE_PDMA_QCH, 0x7084, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK, 0x2098, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK, 0x409c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK, 0x209c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK, 0x40a0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_PPMU_S0_NOCL1A_QCH, 0x3088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_PPMU_S0_NOCL1A_QCH, 0x7088, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK, 0x20a0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK, 0x40a4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_TREX_PPMU_DIT_QCH, 0x308c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_TREX_PPMU_DIT_QCH, 0x708c, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK, 0x20a4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK, 0x40a8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH, 0x3090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_QCH, 0x7090, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x20a8, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x40ac, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20ac, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40b0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK, 0x20b0, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK, 0x40b4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK, 0x20b4, CMU_NOCL1A),
    SFR(CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK, 0x40b8, CMU_NOCL1A),
    SFR(CMU_MIF0_SPARE0_SPARE, 0xa00, CMU_MIF0),
    SFR(CMU_MIF0_SPARE1_SPARE, 0xa04, CMU_MIF0),
    SFR(CMU_MIF0_UNDEFINED_CMU_CTRL, 0x800, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE_CTRL_SFRQUEUE_APB, 0x3c00, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE0_SFRQUEUE_APB, 0x3c10, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE1_SFRQUEUE_APB, 0x3c14, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE2_SFRQUEUE_APB, 0x3c18, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE3_SFRQUEUE_APB, 0x3c1c, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE4_SFRQUEUE_APB, 0x3c20, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE5_SFRQUEUE_APB, 0x3c24, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE6_SFRQUEUE_APB, 0x3c28, CMU_MIF0),
    SFR(CMU_MIF0_QUEUE7_SFRQUEUE_APB, 0x3c2c, CMU_MIF0),
    SFR(CMU_MIF0_DDRPHY_MODE_CMU_PHY_CLKDIV, 0xa08, CMU_MIF0),
    SFR(CMU_MIF0_MIF_SHORTSTOP_CMU_MIF_SHORTSTOP, 0x820, CMU_MIF0),
    SFR(CMU_MIF0_UNDEFINED_CLK_SHS__CLK_MIF_SHORTSTOP, 0x824, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP, 0x4820, CMU_MIF0),
    SFR(CMU_MIF0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL, 0x840, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x600, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x604, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER, 0x4600, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x610, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x614, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CLKMUX_MIF_DDRPHY2X, 0x4604, CMU_MIF0),
    SFR(CMU_MIF0_UNDEFINED_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_DIV_CLK_MIF_NOCD, 0x5800, CMU_MIF0),
    SFR(CMU_MIF0_CLKOUT_CON_CMU_MIF_CLKOUT0, 0x810, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CMU_MIF_CLKOUT0, 0x4810, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON6_PLL_MIF_MAIN, 0x118, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON7_PLL_MIF_MAIN, 0x11c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON4_PLL_MIF_MAIN, 0x110, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_PLL_MIF_MAIN, 0x100, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_PLL_MIF_MAIN, 0x104, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON2_PLL_MIF_MAIN, 0x108, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_MAIN, 0x80, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_PLL_MIF_MAIN, 0x4100, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON6_PLL_MIF_SUB, 0x158, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON7_PLL_MIF_SUB, 0x15c, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON4_PLL_MIF_SUB, 0x150, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON0_PLL_MIF_SUB, 0x140, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON1_PLL_MIF_SUB, 0x144, CMU_MIF0),
    SFR(CMU_MIF0_PLL_CON2_PLL_MIF_SUB, 0x148, CMU_MIF0),
    SFR(CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_SUB, 0x84, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_PLL_MIF_SUB, 0x4140, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_DIV_CLK_MIF_ECU, 0x1804, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_DIV_CLK_MIF_ECU, 0x5804, CMU_MIF0),
    SFR(CMU_MIF0_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CMU_MIF_CMUREF_QCH, 0x7000, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_MUX_MIF_CMUREF, 0x1000, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_MUX_MIF_CMUREF, 0x4000, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2000, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x4004, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x3004, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH, 0x7004, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2004, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x4008, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH, 0x3008, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_D_TZPC_MIF_QCH, 0x7008, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2008, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x400c, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SYSREG_MIF_QCH, 0x300c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SYSREG_MIF_QCH, 0x700c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK, 0x200c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK, 0x4010, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_CMU_MIF_QCH, 0x3010, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_CMU_MIF_QCH, 0x7010, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x2010, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x4014, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH, 0x3014, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_QCH_ADAPTER_DMC_QCH, 0x7014, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x4018, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3018, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_QCH, 0x7018, CMU_MIF0),
    SFR(CMU_MIF0_PCH_CON_SLH_AXI_MI_P_MIF_PCH, 0x301c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_PCH, 0x701c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK, 0x2018, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK, 0x401c, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_ECU_MIF_QCH, 0x3020, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_ECU_MIF_QCH, 0x7020, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x201c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4020, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2020, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4024, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x2024, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x4028, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3024, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH, 0x7024, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK, 0x2028, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK, 0x402c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x202c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4030, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2030, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x4034, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2034, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x4038, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2038, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x403c, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK, 0x203c, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK, 0x4040, CMU_MIF0),
    SFR(CMU_MIF0_QCH_CON_DMC_QCH, 0x3028, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_DMC_QCH, 0x7028, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK, 0x2040, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK, 0x4044, CMU_MIF0),
    SFR(CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK, 0x2044, CMU_MIF0),
    SFR(CMU_MIF0_DBG_NFO_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK, 0x4048, CMU_MIF0),
    SFR(CMU_MIF1_SPARE0_SPARE, 0xa00, CMU_MIF1),
    SFR(CMU_MIF1_SPARE1_SPARE, 0xa04, CMU_MIF1),
    SFR(CMU_MIF1_UNDEFINED_CMU_CTRL, 0x800, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE_CTRL_SFRQUEUE_APB, 0x3c00, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE0_SFRQUEUE_APB, 0x3c10, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE1_SFRQUEUE_APB, 0x3c14, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE2_SFRQUEUE_APB, 0x3c18, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE3_SFRQUEUE_APB, 0x3c1c, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE4_SFRQUEUE_APB, 0x3c20, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE5_SFRQUEUE_APB, 0x3c24, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE6_SFRQUEUE_APB, 0x3c28, CMU_MIF1),
    SFR(CMU_MIF1_QUEUE7_SFRQUEUE_APB, 0x3c2c, CMU_MIF1),
    SFR(CMU_MIF1_DDRPHY_MODE_CMU_PHY_CLKDIV, 0xa08, CMU_MIF1),
    SFR(CMU_MIF1_MIF_SHORTSTOP_CMU_MIF_SHORTSTOP, 0x820, CMU_MIF1),
    SFR(CMU_MIF1_UNDEFINED_CLK_SHS__CLK_MIF_SHORTSTOP, 0x824, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP, 0x4820, CMU_MIF1),
    SFR(CMU_MIF1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL, 0x840, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x600, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x604, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER, 0x4600, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x610, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x614, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CLKMUX_MIF_DDRPHY2X, 0x4604, CMU_MIF1),
    SFR(CMU_MIF1_UNDEFINED_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_DIV_CLK_MIF_NOCD, 0x5800, CMU_MIF1),
    SFR(CMU_MIF1_CLKOUT_CON_CMU_MIF_CLKOUT0, 0x810, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CMU_MIF_CLKOUT0, 0x4810, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON6_PLL_MIF_MAIN, 0x118, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON7_PLL_MIF_MAIN, 0x11c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON4_PLL_MIF_MAIN, 0x110, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_PLL_MIF_MAIN, 0x100, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_PLL_MIF_MAIN, 0x104, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON2_PLL_MIF_MAIN, 0x108, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_MAIN, 0x80, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_PLL_MIF_MAIN, 0x4100, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON6_PLL_MIF_SUB, 0x158, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON7_PLL_MIF_SUB, 0x15c, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON4_PLL_MIF_SUB, 0x150, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON0_PLL_MIF_SUB, 0x140, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON1_PLL_MIF_SUB, 0x144, CMU_MIF1),
    SFR(CMU_MIF1_PLL_CON2_PLL_MIF_SUB, 0x148, CMU_MIF1),
    SFR(CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_SUB, 0x84, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_PLL_MIF_SUB, 0x4140, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_DIV_CLK_MIF_ECU, 0x1804, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_DIV_CLK_MIF_ECU, 0x5804, CMU_MIF1),
    SFR(CMU_MIF1_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CMU_MIF_CMUREF_QCH, 0x7000, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_MUX_MIF_CMUREF, 0x1000, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_MUX_MIF_CMUREF, 0x4000, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2000, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x4004, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x3004, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH, 0x7004, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2004, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x4008, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH, 0x3008, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_D_TZPC_MIF_QCH, 0x7008, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2008, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x400c, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SYSREG_MIF_QCH, 0x300c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SYSREG_MIF_QCH, 0x700c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK, 0x200c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK, 0x4010, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_CMU_MIF_QCH, 0x3010, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_CMU_MIF_QCH, 0x7010, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x2010, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, 0x4014, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH, 0x3014, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_QCH_ADAPTER_DMC_QCH, 0x7014, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x2014, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x4018, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3018, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_QCH, 0x7018, CMU_MIF1),
    SFR(CMU_MIF1_PCH_CON_SLH_AXI_MI_P_MIF_PCH, 0x301c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_PCH, 0x701c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK, 0x2018, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK, 0x401c, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_ECU_MIF_QCH, 0x3020, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_ECU_MIF_QCH, 0x7020, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x201c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4020, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2020, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x4024, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x2024, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x4028, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3024, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH, 0x7024, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK, 0x2028, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK, 0x402c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x202c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4030, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2030, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x4034, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2034, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x4038, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2038, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x403c, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK, 0x203c, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK, 0x4040, CMU_MIF1),
    SFR(CMU_MIF1_QCH_CON_DMC_QCH, 0x3028, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_DMC_QCH, 0x7028, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK, 0x2040, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK, 0x4044, CMU_MIF1),
    SFR(CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK, 0x2044, CMU_MIF1),
    SFR(CMU_MIF1_DBG_NFO_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK, 0x4048, CMU_MIF1),
    SFR(CMU_CSIS_SPARE0_SPARE, 0xa00, CMU_CSIS),
    SFR(CMU_CSIS_SPARE1_SPARE, 0xa04, CMU_CSIS),
    SFR(CMU_CSIS_UNDEFINED_CMU_CTRL, 0x800, CMU_CSIS),
    SFR(CMU_CSIS_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER, 0x600, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER, 0x604, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLKCMU_CSIS_NOC_USER, 0x4600, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_DIV_CLK_CSIS_NOCP, 0x1800, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_DIV_CLK_CSIS_NOCP, 0x5800, CMU_CSIS),
    SFR(CMU_CSIS_CLKOUT_CON_CMU_CSIS_CLKOUT0, 0x810, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CMU_CSIS_CLKOUT0, 0x4810, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_DCPHY_USER, 0x610, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_DCPHY_USER, 0x614, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLKCMU_CSIS_DCPHY_USER, 0x4604, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_MUX_CLK_CSIS_DCPHY, 0x1000, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLK_CSIS_DCPHY, 0x4000, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_DIV_CLK_CSIS_DCPHY, 0x1804, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_DIV_CLK_CSIS_DCPHY, 0x5804, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_OIS_USER, 0x620, CMU_CSIS),
    SFR(CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_OIS_USER, 0x624, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MUX_CLKCMU_CSIS_OIS_USER, 0x4608, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK, 0x2000, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK, 0x4004, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_VGEN_LITE0_CSIS_QCH, 0x3000, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_VGEN_LITE0_CSIS_QCH, 0x7000, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK, 0x2004, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK, 0x4008, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA, 0x2008, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA, 0x400c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0, 0x200c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0, 0x4010, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS, 0x2010, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS, 0x4014, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK, 0x2014, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK, 0x4018, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK, 0x2018, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK, 0x401c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA, 0x3004, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_DMA, 0x7004, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0, 0x3008, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF0, 0x7008, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_MCB, 0x300c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_MCB, 0x700c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_TOP, 0x3010, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP_TOP, 0x7010, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CSIS_PDP_QCH_C2_PDP, 0x3014, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_C2_PDP, 0x7014, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK, 0x201c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK, 0x4020, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1, 0x2020, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1, 0x4024, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2, 0x2024, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2, 0x4028, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S1, 0x3018, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_D1_CSIS_QCH_S1, 0x7018, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S2, 0x301c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_D1_CSIS_QCH_S2, 0x701c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1, 0x2028, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1, 0x402c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2, 0x202c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2, 0x4030, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S1, 0x3020, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_D0_CSIS_QCH_S1, 0x7020, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S2, 0x3024, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSMMU_D0_CSIS_QCH_S2, 0x7024, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM, 0x2030, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM, 0x4034, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, 0x2034, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, 0x4038, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x2038, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x403c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, 0x203c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, 0x4040, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, 0x2040, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, 0x4044, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, 0x2044, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, 0x4048, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, 0x2048, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, 0x404c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, 0x204c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, 0x4050, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, 0x2050, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, 0x4054, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH, 0x3028, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_QCH, 0x7028, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_D0_CSIS_PCH, 0x302c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_PCH, 0x702c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x2054, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, 0x4058, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK, 0x2058, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK, 0x405c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK, 0x205c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK, 0x4060, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH, 0x3030, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSISCSTAT_QCH, 0x7030, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF2_CSISCSTAT_PCH, 0x3034, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSISCSTAT_PCH, 0x7034, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK, 0x2060, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK, 0x4064, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH, 0x3038, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSISCSTAT_QCH, 0x7038, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF1_CSISCSTAT_PCH, 0x303c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSISCSTAT_PCH, 0x703c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK, 0x2064, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK, 0x4068, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, 0x2068, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, 0x406c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK, 0x206c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK, 0x4070, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH, 0x3040, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSISCSTAT_QCH, 0x7040, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AST_SI_OTF0_CSISCSTAT_PCH, 0x3044, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSISCSTAT_PCH, 0x7044, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK, 0x2070, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK, 0x4074, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK, 0x2074, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK, 0x4078, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, 0x2078, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, 0x407c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH, 0x3048, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_QCH, 0x7048, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_D1_CSIS_PCH, 0x304c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_PCH, 0x704c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK, 0x207c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK, 0x4080, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK, 0x2080, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK, 0x4084, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS3_QCH, 0x3050, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS3_QCH, 0x7050, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK, 0x2084, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK, 0x4088, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_CMU_CSIS_QCH, 0x3054, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_CMU_CSIS_QCH, 0x7054, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK, 0x2088, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK, 0x408c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS2_QCH, 0x3058, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS2_QCH, 0x7058, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK, 0x208c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK, 0x4090, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH, 0x305c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_PPMU_D1_CSIS_QCH, 0x705c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK, 0x2090, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK, 0x4094, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS1_QCH, 0x3060, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS1_QCH, 0x7060, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, 0x2094, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, 0x4098, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH, 0x3064, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SYSREG_CSIS_QCH, 0x7064, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, 0x2098, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, 0x409c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH, 0x3068, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_D_TZPC_CSIS_QCH, 0x7068, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x209c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x40a0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK, 0x20a0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK, 0x40a4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_SI_LP_OIS_MCU_INT_QCH, 0x306c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_LP_OIS_MCU_INT_QCH, 0x706c, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_SI_LP_OIS_MCU_INT_PCH, 0x3070, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_SI_LP_OIS_MCU_INT_PCH, 0x7070, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, 0x20a4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, 0x40a8, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH, 0x3074, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_QCH, 0x7074, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_SLH_AXI_MI_P_CSIS_PCH, 0x3078, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_PCH, 0x7078, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x20a8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK, 0x40ac, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK, 0x20ac, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK, 0x40b0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_PDP_M0_QCH, 0x307c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_PDP_M0_QCH, 0x707c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, 0x20b0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, 0x40b4, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, 0x20b4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, 0x40b8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, 0x20b8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, 0x40bc, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, 0x20bc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, 0x40c0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, 0x20c0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, 0x40c4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0, 0x3080, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0, 0x7080, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1, 0x3084, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1, 0x7084, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2, 0x3088, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2, 0x7088, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3, 0x308c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3, 0x708c, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4, 0x3090, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4, 0x7090, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK, 0x20c4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK, 0x40c8, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH, 0x3094, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_PPMU_D0_CSIS_QCH, 0x7094, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK, 0x20c8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK, 0x40cc, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_QE_CSIS0_QCH, 0x3098, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_QE_CSIS0_QCH, 0x7098, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20cc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40d0, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK, 0x20d0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK, 0x40d4, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, 0x20d4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, 0x40d8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x20d8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x40dc, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, 0x20dc, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, 0x40e0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH, 0x309c, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_OIS_MCU_TOP_QCH, 0x709c, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK, 0x20e0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK, 0x40e4, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSISPERI_QCH, 0x30a0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSISPERI_QCH, 0x70a0, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_SLH_AXI_SI_LP_CSISPERI_PCH, 0x30a4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSISPERI_PCH, 0x70a4, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x20e4, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x40e8, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK, 0x20e8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK, 0x40ec, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_LH_AXI_MI_LP_OIS_MCU_INT_QCH, 0x30a8, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_MI_LP_OIS_MCU_INT_QCH, 0x70a8, CMU_CSIS),
    SFR(CMU_CSIS_PCH_CON_LH_AXI_MI_LP_OIS_MCU_INT_PCH, 0x30ac, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_LH_AXI_MI_LP_OIS_MCU_INT_PCH, 0x70ac, CMU_CSIS),
    SFR(CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, 0x20ec, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, 0x40f0, CMU_CSIS),
    SFR(CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, 0x30b0, CMU_CSIS),
    SFR(CMU_CSIS_DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, 0x70b0, CMU_CSIS),
    SFR(CMU_CMGP_SPARE0_SPARE, 0xa00, CMU_CMGP),
    SFR(CMU_CMGP_SPARE1_SPARE, 0xa04, CMU_CMGP),
    SFR(CMU_CMGP_UNDEFINED_CMU_CTRL, 0x800, CMU_CMGP),
    SFR(CMU_CMGP_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC, 0x1000, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_NOC, 0x4000, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_NOC_USER, 0x600, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_NOC_USER, 0x604, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLKCMU_CMGP_NOC_USER, 0x4600, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER, 0x610, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER, 0x614, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLKCMU_CMGP_RCO_USER, 0x4604, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_PERI_USER, 0x620, CMU_CMGP),
    SFR(CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_PERI_USER, 0x624, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLKCMU_CMGP_PERI_USER, 0x4608, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0, 0x1004, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI0, 0x4004, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1, 0x1008, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI1, 0x4008, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2, 0x100c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI2, 0x400c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3, 0x1010, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI3, 0x4010, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4, 0x1014, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI4, 0x4014, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C, 0x1018, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I2C, 0x4018, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I3C, 0x101c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I3C, 0x401c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI00_USI, 0x1800, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI00_USI, 0x5800, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI01_USI, 0x1804, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI01_USI, 0x5804, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI02_USI, 0x1808, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI02_USI, 0x5808, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI03_USI, 0x180c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI03_USI, 0x580c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI04_USI, 0x1810, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI04_USI, 0x5810, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I2C, 0x1814, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI_I2C, 0x5814, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I3C, 0x1818, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI_I3C, 0x5818, CMU_CMGP),
    SFR(CMU_CMGP_CLKOUT_CON_CMU_CMGP_CLKOUT0, 0x810, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_CMU_CMGP_CLKOUT0, 0x4810, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5, 0x1020, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI5, 0x4020, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6, 0x1024, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI6, 0x4024, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI05_USI, 0x181c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI05_USI, 0x581c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI06_USI, 0x1820, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI06_USI, 0x5820, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x2000, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x4028, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x2004, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x402c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, 0x4030, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x200c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x4034, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x2010, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x4038, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x2014, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x403c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x2018, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x4040, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK, 0x201c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK, 0x4044, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK, 0x2020, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK, 0x4048, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK, 0x2024, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK, 0x404c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK, 0x2028, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK, 0x4050, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, 0x202c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, 0x4054, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK, 0x2030, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK, 0x4058, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, 0x2034, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, 0x405c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x2038, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x4060, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x203c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x4064, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, 0x2040, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, 0x4068, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, 0x2044, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, 0x406c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP6_QCH, 0x3000, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP6_QCH, 0x7000, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK, 0x2048, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK, 0x4070, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP4_QCH, 0x3004, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP4_QCH, 0x7004, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, 0x204c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, 0x4074, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP5_QCH, 0x3008, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP5_QCH, 0x7008, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, 0x2050, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, 0x4078, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH, 0x300c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_D_TZPC_CMGP_QCH, 0x700c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK, 0x2054, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK, 0x407c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2WLBT_QCH, 0x3010, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2WLBT_QCH, 0x7010, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x2058, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x4080, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK, 0x205c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK, 0x4084, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP6_QCH, 0x3014, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP6_QCH, 0x7014, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, 0x2060, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, 0x4088, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH, 0x3018, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2APM_QCH, 0x7018, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x2064, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x408c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP0_QCH, 0x301c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP0_QCH, 0x701c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x2068, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x4090, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP3_QCH, 0x3020, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP3_QCH, 0x7020, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK, 0x206c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK, 0x4094, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x2070, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x4098, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP2_QCH, 0x3024, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP2_QCH, 0x7024, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x2074, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x409c, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP1_QCH, 0x3028, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP1_QCH, 0x7028, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, 0x2078, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, 0x40a0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP0_QCH, 0x302c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP0_QCH, 0x702c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x207c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x40a4, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP2_QCH, 0x3030, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP2_QCH, 0x7030, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x2080, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x40a8, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP3_QCH, 0x3034, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP3_QCH, 0x7034, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, 0x2084, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, 0x40ac, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP1_QCH, 0x3038, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP1_QCH, 0x7038, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x2088, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x40b0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH, 0x303c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2CP_QCH, 0x703c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, 0x208c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, 0x40b4, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH, 0x3040, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2CHUB_QCH, 0x7040, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, 0x2090, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, 0x40b8, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH, 0x3044, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2GNSS_QCH, 0x7044, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x2094, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x40bc, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH, 0x3048, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP2PMU_AP_QCH, 0x7048, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x2098, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x40c0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH, 0x304c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SYSREG_CMGP_QCH, 0x704c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x209c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK, 0x40c4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, 0x20a0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, 0x40c8, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I2C_CMGP4_QCH, 0x3050, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I2C_CMGP4_QCH, 0x7050, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK, 0x20a4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK, 0x40cc, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_USI_CMGP5_QCH, 0x3054, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_USI_CMGP5_QCH, 0x7054, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK, 0x20a8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK, 0x40d0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_CMU_CMGP_QCH, 0x3058, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_CMU_CMGP_QCH, 0x7058, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK, 0x20ac, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK, 0x40d4, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH, 0x305c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SLH_AXI_MI_P_ALIVECMGP_QCH, 0x705c, CMU_CMGP),
    SFR(CMU_CMGP_PCH_CON_SLH_AXI_MI_P_ALIVECMGP_PCH, 0x3060, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_SLH_AXI_MI_P_ALIVECMGP_PCH, 0x7060, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK, 0x20b0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK, 0x40d8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, 0x20b4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, 0x40dc, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH, 0x3064, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_APBIF_GPIO_CMGP_QCH, 0x7064, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x20b8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x40e0, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x20bc, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x40e4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK, 0x20c0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK, 0x40e8, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_S, 0x3068, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I3C_CMGP0_QCH_S, 0x7068, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_P, 0x306c, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I3C_CMGP0_QCH_P, 0x706c, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK, 0x20c4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK, 0x40ec, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK, 0x20c8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK, 0x40f0, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_S, 0x3070, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I3C_CMGP1_QCH_S, 0x7070, CMU_CMGP),
    SFR(CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_P, 0x3074, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_I3C_CMGP1_QCH_P, 0x7074, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK, 0x20cc, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK, 0x40f4, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK, 0x20d0, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK, 0x40f8, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK, 0x20d4, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK, 0x40fc, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK, 0x20d8, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK, 0x4100, CMU_CMGP),
    SFR(CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK, 0x20dc, CMU_CMGP),
    SFR(CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK, 0x4104, CMU_CMGP),
    SFR(CMU_CHUB_SPARE0_SPARE, 0xa00, CMU_CHUB),
    SFR(CMU_CHUB_SPARE1_SPARE, 0xa04, CMU_CHUB),
    SFR(CMU_CHUB_UNDEFINED_CMU_CTRL, 0x800, CMU_CHUB),
    SFR(CMU_CHUB_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_RCO_USER, 0x600, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_RCO_USER, 0x604, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLKCMU_CHUB_RCO_USER, 0x4600, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_PERI_USER, 0x610, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_PERI_USER, 0x614, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLKCMU_CHUB_PERI_USER, 0x4604, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_NOC_USER, 0x620, CMU_CHUB),
    SFR(CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_NOC_USER, 0x624, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLKCMU_CHUB_NOC_USER, 0x4608, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0, 0x1000, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI0, 0x4000, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1, 0x1004, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI1, 0x4004, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3, 0x1008, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI3, 0x4008, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3, 0x1800, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI3, 0x5800, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1, 0x1804, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI1, 0x5804, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0, 0x1808, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI0, 0x5808, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC, 0x100c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_NOC, 0x400c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC, 0x180c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_NOC, 0x580c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2, 0x1010, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI2, 0x4010, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2, 0x1810, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI2, 0x5810, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER, 0x1014, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_TIMER, 0x4014, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C, 0x1018, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_I2C, 0x4018, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C, 0x1814, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_I2C, 0x5814, CMU_CHUB),
    SFR(CMU_CHUB_CLKOUT_CON_CMU_CHUB_CLKOUT0, 0x810, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_CMU_CHUB_CLKOUT0, 0x4810, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK, 0x2000, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK, 0x401c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK, 0x2004, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK, 0x4020, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK, 0x4024, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x200c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4028, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_PWM_CHUB_QCH, 0x3000, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_PWM_CHUB_QCH, 0x7000, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK, 0x2010, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK, 0x402c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK, 0x2014, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK, 0x4030, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK, 0x2018, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK, 0x4034, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK, 0x201c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK, 0x4038, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, 0x2020, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, 0x403c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH, 0x3004, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_CHUB_QCH, 0x7004, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK, 0x2024, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK, 0x4040, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2WLBT_QCH, 0x3008, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2WLBT_QCH, 0x7008, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK, 0x2028, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK, 0x4044, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB0_QCH, 0x300c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB0_QCH, 0x700c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK, 0x202c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK, 0x4048, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH, 0x3010, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH, 0x7010, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, 0x2030, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, 0x404c, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_0, 0x3014, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_0, 0x7014, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_1, 0x3018, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_1, 0x7018, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_2, 0x301c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_2, 0x701c, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_3, 0x3020, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_3, 0x7020, CMU_CHUB),
    SFR(CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_4, 0x3024, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_4, 0x7024, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK, 0x2034, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK, 0x4050, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x2038, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x4054, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK, 0x203c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK, 0x4058, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_CMU_CHUB_QCH, 0x3028, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_CMU_CHUB_QCH, 0x7028, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK, 0x2040, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK, 0x405c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_APBIF_GPIO_CHUB_QCH, 0x302c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_APBIF_GPIO_CHUB_QCH, 0x702c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK, 0x2044, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK, 0x4060, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_LH_AXI_SI_P_SCHUB_INT_QCH, 0x3030, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_SI_P_SCHUB_INT_QCH, 0x7030, CMU_CHUB),
    SFR(CMU_CHUB_PCH_CON_LH_AXI_SI_P_SCHUB_INT_PCH, 0x3034, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_SI_P_SCHUB_INT_PCH, 0x7034, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK, 0x2048, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK, 0x4064, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH, 0x3038, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2APM_QCH, 0x7038, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK, 0x204c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK, 0x4068, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB2_QCH, 0x303c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB2_QCH, 0x703c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK, 0x2050, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK, 0x406c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH, 0x3040, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2AP_QCH, 0x7040, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK, 0x2054, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK, 0x4070, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_APBIF_GPIO_CHUBEINT_QCH, 0x3044, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_APBIF_GPIO_CHUBEINT_QCH, 0x7044, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, 0x2058, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, 0x4074, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_WDT_CHUB_QCH, 0x3048, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_WDT_CHUB_QCH, 0x7048, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, 0x205c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, 0x4078, CMU_CHUB),
    SFR(CMU_CHUB_ASYNCREQ_MANAGER_QCH_CM4_CHUB_QCH_CPU, 0x304c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_CM4_CHUB_QCH_CPU, 0x704c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, 0x2060, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, 0x407c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_TIMER_CHUB_QCH, 0x3050, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_TIMER_CHUB_QCH, 0x7050, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK, 0x2064, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK, 0x4080, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_LH_AXI_MI_P_MCHUB_INT_QCH, 0x3054, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_MI_P_MCHUB_INT_QCH, 0x7054, CMU_CHUB),
    SFR(CMU_CHUB_PCH_CON_LH_AXI_MI_P_MCHUB_INT_PCH, 0x3058, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_LH_AXI_MI_P_MCHUB_INT_PCH, 0x7058, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, 0x2068, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, 0x4084, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, 0x206c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, 0x4088, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I2C_CHUB1_QCH, 0x305c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I2C_CHUB1_QCH, 0x705c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK, 0x2070, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK, 0x408c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB1_QCH, 0x3060, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB1_QCH, 0x7060, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK, 0x2074, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK, 0x4090, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_USI_CHUB3_QCH, 0x3064, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_USI_CHUB3_QCH, 0x7064, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x2078, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK, 0x4094, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK, 0x207c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK, 0x4098, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I2C_CHUB3_QCH, 0x3068, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I2C_CHUB3_QCH, 0x7068, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK, 0x2080, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK, 0x409c, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, 0x2084, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, 0x40a0, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK, 0x2088, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK, 0x40a4, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK, 0x208c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK, 0x40a8, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x2090, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x40ac, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK, 0x2094, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK, 0x40b0, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I3C_CHUB_QCH_P, 0x306c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I3C_CHUB_QCH_P, 0x706c, CMU_CHUB),
    SFR(CMU_CHUB_QCH_CON_I3C_CHUB_QCH_S, 0x3070, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_I3C_CHUB_QCH_S, 0x7070, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK, 0x2098, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK, 0x40b4, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, 0x209c, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, 0x40b8, CMU_CHUB),
    SFR(CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x20a0, CMU_CHUB),
    SFR(CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK, 0x40bc, CMU_CHUB),
    SFR(CMU_ICPU_SPARE0_SPARE, 0xa00, CMU_ICPU),
    SFR(CMU_ICPU_SPARE1_SPARE, 0xa04, CMU_ICPU),
    SFR(CMU_ICPU_UNDEFINED_CMU_CTRL, 0x800, CMU_ICPU),
    SFR(CMU_ICPU_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP, 0x1800, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCP, 0x5800, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER, 0x600, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC_0_USER, 0x604, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC_0_USER, 0x4600, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOCD_1_USER, 0x610, CMU_ICPU),
    SFR(CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOCD_1_USER, 0x614, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOCD_1_USER, 0x4604, CMU_ICPU),
    SFR(CMU_ICPU_CLKOUT_CON_CMU_ICPU_CLKOUT0, 0x810, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_CMU_ICPU_CLKOUT0, 0x4810, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG, 0x1804, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_PCLKDBG, 0x5804, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK, 0x2000, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK, 0x4000, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH, 0x3000, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH, 0x7000, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK, 0x2004, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK, 0x4004, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH, 0x3004, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CORE_QCH, 0x7004, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK, 0x2008, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK, 0x4008, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK, 0x200c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK, 0x400c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH, 0x3008, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH, 0x7008, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK, 0x2010, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK, 0x4010, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_ICPU_0, 0x300c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_0, 0x700c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK, 0x2014, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK, 0x4014, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK, 0x2018, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK, 0x4018, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK, 0x201c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK, 0x401c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_SI_ICPU0_INT_QCH, 0x3010, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_ICPU0_INT_QCH, 0x7010, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_SI_ICPU0_INT_PCH, 0x3014, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_ICPU0_INT_PCH, 0x7014, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK, 0x2020, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK, 0x4020, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH, 0x3018, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_PPMU_D_ICPU_QCH, 0x7018, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK, 0x2024, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK, 0x4024, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_CMU_ICPU_QCH, 0x301c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_CMU_ICPU_QCH, 0x701c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK, 0x2028, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK, 0x4028, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH, 0x3020, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSREG_ICPU_QCH, 0x7020, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS, 0x202c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS, 0x402c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK, 0x2030, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK, 0x4030, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH, 0x3024, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_QCH, 0x7024, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_SLH_AXI_MI_P_ICPU_PCH, 0x3028, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_PCH, 0x7028, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK, 0x2034, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK, 0x4034, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH, 0x302c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_D_TZPC_ICPU_QCH, 0x702c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS, 0x2038, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS, 0x4038, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS, 0x203c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS, 0x403c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS, 0x2040, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS, 0x4040, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x2044, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x4044, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x2048, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK, 0x4048, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1, 0x204c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1, 0x404c, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_SYSMMU_D_ICPU_1, 0x3030, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSMMU_D_ICPU_1, 0x7030, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2, 0x2050, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2, 0x4050, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_SYSMMU_D_ICPU_2, 0x3034, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSMMU_D_ICPU_2, 0x7034, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S1, 0x3038, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSMMU_D_ICPU_QCH_S1, 0x7038, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S2, 0x303c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_SYSMMU_D_ICPU_QCH_S2, 0x703c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK, 0x2054, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK, 0x4054, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_SI_D_ICPU_QCH, 0x3040, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_D_ICPU_QCH, 0x7040, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_SI_D_ICPU_PCH, 0x3044, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_SI_D_ICPU_PCH, 0x7044, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK, 0x2058, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK, 0x4058, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK, 0x205c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK, 0x405c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_LH_AXI_MI_ICPU0_INT_QCH, 0x3048, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_MI_ICPU0_INT_QCH, 0x7048, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_LH_AXI_MI_ICPU0_INT_PCH, 0x304c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_LH_AXI_MI_ICPU0_INT_PCH, 0x704c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK, 0x2060, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK, 0x4060, CMU_ICPU),
    SFR(CMU_ICPU_MEMPG_CON_ICPU_3, 0x3050, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_3, 0x7050, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK, 0x2064, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK, 0x4064, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_CPU0, 0x3054, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_CPU0, 0x7054, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_NEON, 0x3058, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_NEON, 0x7058, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_PERI, 0x305c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_PERI, 0x705c, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI, 0x3060, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_CPU_SI, 0x7060, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI, 0x3064, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_PERI_MI, 0x7064, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_ICPU_PCH_CPU_SI, 0x3068, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_PCH_CPU_SI, 0x7068, CMU_ICPU),
    SFR(CMU_ICPU_PCH_CON_ICPU_PCH_PERI_MI, 0x306c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_PCH_PERI_MI, 0x706c, CMU_ICPU),
    SFR(CMU_ICPU_DMYQCH_CON_ICPU_QCH_DAP, 0x3070, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_ICPU_QCH_DAP, 0x7070, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM, 0x2068, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM, 0x4068, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK, 0x206c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK, 0x406c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK, 0x2070, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK, 0x4070, CMU_ICPU),
    SFR(CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH, 0x3074, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_VGEN_LITE_ICPU_QCH, 0x7074, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK, 0x2074, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK, 0x4074, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK, 0x2078, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK, 0x4078, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK, 0x207c, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK, 0x407c, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2080, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4080, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK, 0x2084, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK, 0x4084, CMU_ICPU),
    SFR(CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK, 0x2088, CMU_ICPU),
    SFR(CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK, 0x4088, CMU_ICPU),
    SFR(CMU_VTS_SPARE0_SPARE, 0xa00, CMU_VTS),
    SFR(CMU_VTS_SPARE1_SPARE, 0xa04, CMU_VTS),
    SFR(CMU_VTS_UNDEFINED_CMU_CTRL, 0x800, CMU_VTS),
    SFR(CMU_VTS_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_VTS),
    SFR(CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_RCO_USER, 0x600, CMU_VTS),
    SFR(CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_RCO_USER, 0x604, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_RCO_USER, 0x4600, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC, 0x1000, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLK_VTS_NOC, 0x4000, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC, 0x1800, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_NOC, 0x5800, CMU_VTS),
    SFR(CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_NOC_USER, 0x610, CMU_VTS),
    SFR(CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_NOC_USER, 0x614, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_NOC_USER, 0x4604, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC_AUD, 0x1004, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLK_VTS_DMIC_AUD, 0x4004, CMU_VTS),
    SFR(CMU_VTS_PLL_CON0_MUX_CLKCMU_AUD_DMIC_BUS_USER, 0x620, CMU_VTS),
    SFR(CMU_VTS_PLL_CON1_MUX_CLKCMU_AUD_DMIC_BUS_USER, 0x624, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MUX_CLKCMU_AUD_DMIC_BUS_USER, 0x4608, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_AUD, 0x1804, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_AUD, 0x5804, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF, 0x1808, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF, 0x5808, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2, 0x180c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF_DIV2, 0x580c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF, 0x1810, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF, 0x5810, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE, 0x1814, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_CORE, 0x5814, CMU_VTS),
    SFR(CMU_VTS_CLKOUT_CON_CMU_VTS_CLKOUT0, 0x810, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_CMU_VTS_CLKOUT0, 0x4810, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK, 0x2000, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK, 0x4008, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2004, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x400c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_GPIO_VTS_QCH, 0x3000, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_GPIO_VTS_QCH, 0x7000, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK, 0x2008, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK, 0x4010, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x200c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x4014, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH, 0x3004, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MAILBOX_AP_VTS_QCH, 0x7004, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, 0x2010, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, 0x4018, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, 0x2014, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, 0x401c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_AHB0_QCH_PCLK, 0x3008, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_AHB0_QCH_PCLK, 0x7008, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK, 0x2018, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK, 0x4020, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_LH_AXI_MI_P_MVTS_INT_QCH, 0x300c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_MI_P_MVTS_INT_QCH, 0x700c, CMU_VTS),
    SFR(CMU_VTS_PCH_CON_LH_AXI_MI_P_MVTS_INT_PCH, 0x3010, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_MI_P_MVTS_INT_PCH, 0x7010, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, 0x201c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, 0x4024, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK, 0x2020, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK, 0x4028, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS, 0x2024, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS, 0x402c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK, 0x2028, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK, 0x4030, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_HWACG_SYS_DMIC2_QCH, 0x3014, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_HWACG_SYS_DMIC2_QCH, 0x7014, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, 0x202c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, 0x4034, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, 0x2030, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, 0x4038, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_HWACG_SYS_DMIC0_QCH, 0x3018, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_HWACG_SYS_DMIC0_QCH, 0x7018, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK, 0x2034, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK, 0x403c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_TIMER_VTS_QCH, 0x301c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_TIMER_VTS_QCH, 0x701c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK, 0x2038, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK, 0x4040, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK, 0x203c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK, 0x4044, CMU_VTS),
    SFR(CMU_VTS_ASYNCREQ_MANAGER_QCH_CM4_VTS_QCH_CPU, 0x3020, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_CM4_VTS_QCH_CPU, 0x7020, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x2040, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x4048, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH, 0x3024, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_MAILBOX_ABOX_VTS_QCH, 0x7024, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK, 0x2044, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK, 0x404c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, 0x2048, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, 0x4050, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x204c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x4054, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK, 0x2050, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK, 0x4058, CMU_VTS),
    SFR(CMU_VTS_MEMPG_CON_AHB_BUSMATRIX_VTS_0, 0x3028, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_AHB_BUSMATRIX_VTS_0, 0x7028, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK, 0x2054, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK, 0x405c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK, 0x2058, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK, 0x4060, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_LH_AXI_SI_P_SVTS_INT_QCH, 0x302c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_SI_P_SVTS_INT_QCH, 0x702c, CMU_VTS),
    SFR(CMU_VTS_PCH_CON_LH_AXI_SI_P_SVTS_INT_PCH, 0x3030, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_LH_AXI_SI_P_SVTS_INT_PCH, 0x7030, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK, 0x205c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK, 0x4064, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_CMU_VTS_QCH, 0x3034, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_CMU_VTS_QCH, 0x7034, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK, 0x2060, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK, 0x4068, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK, 0x2064, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK, 0x406c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_AHB2_QCH_PCLK, 0x3038, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_AHB2_QCH_PCLK, 0x7038, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x2068, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x4070, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, 0x206c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, 0x4074, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK, 0x2070, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK, 0x4078, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK, 0x2074, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK, 0x407c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_CCLK, 0x303c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_CCLK, 0x703c, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_TX_BCLK, 0x3040, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_TX_BCLK, 0x7040, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_ACLK, 0x3044, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_ACLK, 0x7044, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_RX_BCLK, 0x3048, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_RX_BCLK, 0x7048, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_PCLK, 0x304c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_PCLK, 0x704c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x2078, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x4080, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_SYSREG_VTS_QCH, 0x3050, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SYSREG_VTS_QCH, 0x7050, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK, 0x207c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK, 0x4084, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_WDT_VTS_QCH, 0x3054, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_WDT_VTS_QCH, 0x7054, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK, 0x2080, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK, 0x4088, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, 0x2084, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, 0x408c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x2088, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x4090, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, 0x208c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, 0x4094, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2090, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x4098, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK, 0x3058, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF0_QCH_PCLK, 0x7058, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_DMIC_IF0_QCH_DMIC, 0x305c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF0_QCH_DMIC, 0x705c, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK, 0x2094, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK, 0x409c, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_PDM_DELAY_REMOVER_QCH, 0x3060, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_PDM_DELAY_REMOVER_QCH, 0x7060, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2098, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x40a0, CMU_VTS),
    SFR(CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK, 0x3064, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF1_QCH_PCLK, 0x7064, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_DMIC_IF1_QCH_DMIC, 0x3068, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_DMIC_IF1_QCH_DMIC, 0x7068, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0, 0x209c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0, 0x40a4, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK, 0x20a0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK, 0x40a8, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK, 0x20a4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK, 0x40ac, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, 0x20a8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, 0x40b0, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK, 0x20ac, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK, 0x40b4, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x20b0, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x40b8, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, 0x20b4, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, 0x40bc, CMU_VTS),
    SFR(CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, 0x20b8, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, 0x40c0, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0, 0x306c, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0, 0x706c, CMU_VTS),
    SFR(CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1, 0x3070, CMU_VTS),
    SFR(CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1, 0x7070, CMU_VTS),
    SFR(CMU_CHUBVTS_SPARE0_SPARE, 0xa00, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_SPARE1_SPARE, 0xa04, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_UNDEFINED_CMU_CTRL, 0x800, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_RCO_USER, 0x600, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON1_MUX_CLKCMU_CHUBVTS_RCO_USER, 0x604, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLKCMU_CHUBVTS_RCO_USER, 0x4600, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC, 0x1000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_NOC, 0x4000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC, 0x1800, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_NOC, 0x5800, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_NOC_USER, 0x610, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PLL_CON1_MUX_CLKCMU_CHUBVTS_NOC_USER, 0x614, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CLKCMU_CHUBVTS_NOC_USER, 0x4604, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_ECU, 0x1804, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_ECU, 0x5804, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLKOUT_CON_MUX_CHUBVTS_CLKOUT0, 0x810, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_MUX_CHUBVTS_CLKOUT0, 0x4810, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK, 0x2000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK, 0x4004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH, 0x3000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_S2PC_CHUBVTS_QCH, 0x7000, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK, 0x2004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK, 0x4008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SCHUB_INT_QCH, 0x3004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_P_SCHUB_INT_QCH, 0x7004, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_MI_P_SCHUB_INT_PCH, 0x3008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_P_SCHUB_INT_PCH, 0x7008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK, 0x2008, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK, 0x400c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH, 0x300c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BAAW_CHUB_QCH, 0x700c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK, 0x200c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK, 0x4010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK, 0x2010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK, 0x4014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH, 0x3010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_ECU_CHUBVTS_QCH, 0x7010, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK, 0x2014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK, 0x4018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH, 0x3014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SYSREG_CHUBVTS_QCH, 0x7014, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK, 0x2018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK, 0x401c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH, 0x3018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_P_ALIVECHUBVTS_QCH, 0x7018, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_PCH, 0x301c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_P_ALIVECHUBVTS_PCH, 0x701c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK, 0x201c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK, 0x4020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH, 0x3020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_D_TZPC_CHUBVTS_QCH, 0x7020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK, 0x2020, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK, 0x4024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK, 0x2024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK, 0x4028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH, 0x3024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_VGEN_LITE_CHUBVTS_QCH, 0x7024, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK, 0x2028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK, 0x402c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SVTS_INT_QCH, 0x3028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_P_SVTS_INT_QCH, 0x7028, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_MI_P_SVTS_INT_PCH, 0x302c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_P_SVTS_INT_PCH, 0x702c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x202c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x4030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK, 0x2030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK, 0x4034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SWEEPER_C_CHUBVTS_QCH, 0x3030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SWEEPER_C_CHUBVTS_QCH, 0x7030, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK, 0x2034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK, 0x4038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_BAAW_VTS_QCH, 0x3034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BAAW_VTS_QCH, 0x7034, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK, 0x2038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK, 0x403c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH, 0x3038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_D_CHUBVTSALIVE_QCH, 0x7038, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_PCH, 0x303c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_D_CHUBVTSALIVE_PCH, 0x703c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x203c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, 0x4040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK, 0x2040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK, 0x4044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MCHUB_INT_QCH, 0x3040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_P_MCHUB_INT_QCH, 0x7040, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_SI_P_MCHUB_INT_PCH, 0x3044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_P_MCHUB_INT_PCH, 0x7044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK, 0x2044, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK, 0x4048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MVTS_INT_QCH, 0x3048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_P_MVTS_INT_QCH, 0x7048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_PCH_CON_LH_AXI_SI_P_MVTS_INT_PCH, 0x304c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_P_MVTS_INT_PCH, 0x704c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK, 0x2048, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK, 0x404c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH, 0x3050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_QCH, 0x7050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK, 0x204c, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK, 0x4050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK, 0x2050, CMU_CHUBVTS),
    SFR(CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK, 0x4054, CMU_CHUBVTS),
    SFR(CMU_USB_SPARE0_SPARE, 0xa00, CMU_USB),
    SFR(CMU_USB_SPARE1_SPARE, 0xa04, CMU_USB),
    SFR(CMU_USB_UNDEFINED_CMU_CTRL, 0x800, CMU_USB),
    SFR(CMU_USB_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_USB),
    SFR(CMU_USB_PLL_CON0_MUX_CLKCMU_USB_NOC_USER, 0x600, CMU_USB),
    SFR(CMU_USB_PLL_CON1_MUX_CLKCMU_USB_NOC_USER, 0x604, CMU_USB),
    SFR(CMU_USB_DBG_NFO_MUX_CLKCMU_USB_NOC_USER, 0x4600, CMU_USB),
    SFR(CMU_USB_PLL_CON0_MUX_CLKCMU_USB_USB20DRD_USER, 0x610, CMU_USB),
    SFR(CMU_USB_PLL_CON1_MUX_CLKCMU_USB_USB20DRD_USER, 0x614, CMU_USB),
    SFR(CMU_USB_DBG_NFO_MUX_CLKCMU_USB_USB20DRD_USER, 0x4604, CMU_USB),
    SFR(CMU_USB_PLL_CON0_MUX_CLKAUD_USB_NOC_USER, 0x620, CMU_USB),
    SFR(CMU_USB_PLL_CON1_MUX_CLKAUD_USB_NOC_USER, 0x624, CMU_USB),
    SFR(CMU_USB_DBG_NFO_MUX_CLKAUD_USB_NOC_USER, 0x4608, CMU_USB),
    SFR(CMU_USB_CLK_CON_MUX_CLK_USB_NOC, 0x1000, CMU_USB),
    SFR(CMU_USB_DBG_NFO_MUX_CLK_USB_NOC, 0x4000, CMU_USB),
    SFR(CMU_USB_CLKOUT_CON_CMU_USB_CLKOUT0, 0x810, CMU_USB),
    SFR(CMU_USB_DBG_NFO_CMU_USB_CLKOUT0, 0x4810, CMU_USB),
    SFR(CMU_USB_CLK_CON_MUX_CLK_USB_USB20DRD, 0x1004, CMU_USB),
    SFR(CMU_USB_DBG_NFO_MUX_CLK_USB_USB20DRD, 0x4004, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK, 0x2000, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK, 0x4008, CMU_USB),
    SFR(CMU_USB_QCH_CON_SYSREG_USB_QCH, 0x3000, CMU_USB),
    SFR(CMU_USB_DBG_NFO_SYSREG_USB_QCH, 0x7000, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_URAM_IPCLKPORT_ACLK, 0x2004, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_URAM_IPCLKPORT_ACLK, 0x400c, CMU_USB),
    SFR(CMU_USB_MEMPG_CON_URAM_1, 0x3004, CMU_USB),
    SFR(CMU_USB_DBG_NFO_URAM_1, 0x7004, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK, 0x2008, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK, 0x4010, CMU_USB),
    SFR(CMU_USB_QCH_CON_VGEN_LITE_USB_QCH, 0x3008, CMU_USB),
    SFR(CMU_USB_DBG_NFO_VGEN_LITE_USB_QCH, 0x7008, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK, 0x200c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK, 0x4014, CMU_USB),
    SFR(CMU_USB_QCH_CON_LH_AXI_SI_D_USB_QCH, 0x300c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_LH_AXI_SI_D_USB_QCH, 0x700c, CMU_USB),
    SFR(CMU_USB_PCH_CON_LH_AXI_SI_D_USB_PCH, 0x3010, CMU_USB),
    SFR(CMU_USB_DBG_NFO_LH_AXI_SI_D_USB_PCH, 0x7010, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK, 0x2010, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK, 0x4018, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK, 0x2014, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK, 0x401c, CMU_USB),
    SFR(CMU_USB_QCH_CON_PPMU_USB_QCH, 0x3014, CMU_USB),
    SFR(CMU_USB_DBG_NFO_PPMU_USB_QCH, 0x7014, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK, 0x2018, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK, 0x4020, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK, 0x201c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK, 0x4024, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL, 0x2020, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL, 0x4028, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY, 0x2024, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY, 0x402c, CMU_USB),
    SFR(CMU_USB_MEMPG_CON_USB20DRD_TOP_0, 0x3018, CMU_USB),
    SFR(CMU_USB_DBG_NFO_USB20DRD_TOP_0, 0x7018, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK, 0x2028, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK, 0x4030, CMU_USB),
    SFR(CMU_USB_QCH_CON_SLH_AXI_MI_P_USB_QCH, 0x301c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_SLH_AXI_MI_P_USB_QCH, 0x701c, CMU_USB),
    SFR(CMU_USB_PCH_CON_SLH_AXI_MI_P_USB_PCH, 0x3020, CMU_USB),
    SFR(CMU_USB_DBG_NFO_SLH_AXI_MI_P_USB_PCH, 0x7020, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2, 0x202c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2, 0x4034, CMU_USB),
    SFR(CMU_USB_MEMPG_CON_S2MPU_D_USB_2, 0x3024, CMU_USB),
    SFR(CMU_USB_DBG_NFO_S2MPU_D_USB_2, 0x7024, CMU_USB),
    SFR(CMU_USB_QCH_CON_S2MPU_D_USB_QCH, 0x3028, CMU_USB),
    SFR(CMU_USB_DBG_NFO_S2MPU_D_USB_QCH, 0x7028, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK, 0x2030, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK, 0x4038, CMU_USB),
    SFR(CMU_USB_QCH_CON_LH_AXI_SI_D_USBAUD_QCH, 0x302c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_LH_AXI_SI_D_USBAUD_QCH, 0x702c, CMU_USB),
    SFR(CMU_USB_PCH_CON_LH_AXI_SI_D_USBAUD_PCH, 0x3030, CMU_USB),
    SFR(CMU_USB_DBG_NFO_LH_AXI_SI_D_USBAUD_PCH, 0x7030, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK, 0x2034, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK, 0x403c, CMU_USB),
    SFR(CMU_USB_QCH_CON_CMU_USB_QCH, 0x3034, CMU_USB),
    SFR(CMU_USB_DBG_NFO_CMU_USB_QCH, 0x7034, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK, 0x2038, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK, 0x4040, CMU_USB),
    SFR(CMU_USB_QCH_CON_D_TZPC_USB_QCH, 0x3038, CMU_USB),
    SFR(CMU_USB_DBG_NFO_D_TZPC_USB_QCH, 0x7038, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK, 0x203c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK, 0x4044, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2040, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4048, CMU_USB),
    SFR(CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26, 0x2044, CMU_USB),
    SFR(CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26, 0x404c, CMU_USB),
    SFR(CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_CTRL, 0x303c, CMU_USB),
    SFR(CMU_USB_DBG_NFO_USB20DRD_TOP_QCH_SLV_CTRL, 0x703c, CMU_USB),
    SFR(CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_LINK, 0x3040, CMU_USB),
    SFR(CMU_USB_DBG_NFO_USB20DRD_TOP_QCH_SLV_LINK, 0x7040, CMU_USB),
    SFR(CMU_AUD_SPARE0_SPARE, 0xa00, CMU_AUD),
    SFR(CMU_AUD_SPARE1_SPARE, 0xa04, CMU_AUD),
    SFR(CMU_AUD_UNDEFINED_CMU_CTRL, 0x800, CMU_AUD),
    SFR(CMU_AUD_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_CLKAUD_USB_NOC, 0x2000, CMU_AUD),
    SFR(CMU_AUD_DBG_CLKAUD_USB_NOC, 0x0, CMU_AUD),
    SFR(CMU_AUD_PLL_CON3_PLL_AUD, 0x10c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON6_PLL_AUD, 0x118, CMU_AUD),
    SFR(CMU_AUD_PLL_CON7_PLL_AUD, 0x11c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON4_PLL_AUD, 0x110, CMU_AUD),
    SFR(CMU_AUD_PLL_CON8_PLL_AUD, 0x4, CMU_AUD),
    SFR(CMU_AUD_PLL_CON5_PLL_AUD, 0x114, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_PLL_AUD, 0x100, CMU_AUD),
    SFR(CMU_AUD_PLL_LOCKTIME_PLL_AUD, 0x8, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_PLL_AUD, 0x104, CMU_AUD),
    SFR(CMU_AUD_PLL_CON2_PLL_AUD, 0x108, CMU_AUD),
    SFR(CMU_AUD_PLL_LOCKTIME_REG_PLL_AUD, 0x80, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_PLL_AUD, 0x4100, CMU_AUD),
    SFR(CMU_AUD_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_AUD, 0x840, CMU_AUD),
    SFR(CMU_AUD_CLKOUT_CON_CMU_AUD_CLKOUT0, 0x810, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_CMU_AUD_CLKOUT0, 0x4810, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_USB_NOC, 0x1800, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_USB_NOC, 0x5800, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP, 0x1804, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACP, 0x5804, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG, 0x1808, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_PCLKDBG, 0x5808, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP, 0x180c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCP, 0x580c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE, 0x1810, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF_CORE, 0x5810, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF, 0x1814, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF, 0x5814, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT, 0x1818, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CNT, 0x5818, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF, 0x181c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_AUDIF, 0x581c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0, 0x1820, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF0, 0x5820, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1, 0x1824, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF1, 0x5824, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2, 0x1828, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF2, 0x5828, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3, 0x182c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF3, 0x582c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4, 0x1830, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF4, 0x5830, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6, 0x1834, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF6, 0x5834, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5, 0x1838, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF5, 0x5838, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF, 0x183c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_DSIF, 0x583c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC, 0x1840, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_PCMC, 0x5840, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_ACLK, 0x1844, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_ACLK, 0x5844, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 0x600, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER, 0x604, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_CPU_USER, 0x4600, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU, 0x1000, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU, 0x4000, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU, 0x1004, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_HCHGEN_CLK_AUD_CPU, 0x4004, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU_PLL, 0x1008, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU_PLL, 0x4008, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC_PLL, 0x100c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC_PLL, 0x400c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER, 0x610, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER, 0x614, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_NOC_USER, 0x4604, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC, 0x1010, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC, 0x4010, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF, 0x1014, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_AUDIF, 0x4014, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0, 0x7300, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF0, 0x7400, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1, 0x7304, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF1, 0x7404, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2, 0x7308, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF2, 0x7408, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3, 0x730c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF3, 0x740c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4, 0x7310, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF4, 0x7410, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6, 0x7314, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF6, 0x7414, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5, 0x7318, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF5, 0x7418, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF, 0x1018, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_DSIF, 0x4018, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC, 0x101c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_PCMC, 0x401c, CMU_AUD),
    SFR(CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER, 0x620, CMU_AUD),
    SFR(CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER, 0x624, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CP_PCMC_CLK_USER, 0x4608, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU, 0x1848, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU, 0x5848, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCD, 0x184c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCD, 0x584c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLK_AUD_FM, 0x1020, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLK_AUD_FM, 0x4020, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_FM_SPDY, 0x1850, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_FM_SPDY, 0x5850, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_FM, 0x1854, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_FM, 0x5854, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK, 0x1858, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_MCLK, 0x5858, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_DIV_CLK_AUD_ECU, 0x185c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DIV_CLK_AUD_ECU, 0x585c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_MUX_CLKVTS_AUD_DMIC, 0x1024, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MUX_CLKVTS_AUD_DMIC, 0x4024, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_CLKAUD__AUD_CLKBUF, 0x2200, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_CLKAUD__AUD_CLKBUF, 0x7200, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x2004, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x4028, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2008, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x402c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x4030, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x4034, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2014, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4038, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM, 0x2018, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM, 0x403c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK, 0x201c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK, 0x4040, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH, 0x3000, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_MI_P_PERI_ASB_INT_QCH, 0x7000, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_AXI_MI_P_PERI_ASB_INT_PCH, 0x3004, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_MI_P_PERI_ASB_INT_PCH, 0x7004, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM, 0x2020, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM, 0x4044, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK, 0x2024, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK, 0x4048, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_CMU_AUD_QCH, 0x3008, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_CMU_AUD_QCH, 0x7008, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK, 0x2028, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK, 0x404c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_AXI_MI_D_USBAUD_QCH, 0x300c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_MI_D_USBAUD_QCH, 0x700c, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_AXI_MI_D_USBAUD_PCH, 0x3010, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_MI_D_USBAUD_PCH, 0x7010, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK, 0x202c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK, 0x4050, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1, 0x2030, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1, 0x4054, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_SYSMMU_AUD_3, 0x3014, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSMMU_AUD_3, 0x7014, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2, 0x2034, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2, 0x4058, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_SYSMMU_AUD_4, 0x3018, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSMMU_AUD_4, 0x7018, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S1, 0x301c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSMMU_AUD_QCH_S1, 0x701c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S2, 0x3020, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSMMU_AUD_QCH_S2, 0x7020, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, 0x2038, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, 0x405c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH, 0x3024, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MAILBOX_AUD0_QCH, 0x7024, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM, 0x203c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM, 0x4060, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x2040, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x4064, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x2044, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x4068, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x2048, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x406c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SYSREG_AUD_QCH, 0x3028, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SYSREG_AUD_QCH, 0x7028, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK, 0x204c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK, 0x4070, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK, 0x2050, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK, 0x4074, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_PCLK, 0x302c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_PCLK, 0x702c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_BCLK, 0x3030, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_BCLK, 0x7030, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_CCLK, 0x3034, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_CCLK, 0x7034, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_ACLK, 0x3038, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_ACLK, 0x7038, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x2054, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x4078, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x2058, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x407c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_PPMU_AUD_QCH, 0x303c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_PPMU_AUD_QCH, 0x703c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM, 0x205c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM, 0x4080, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x2060, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x4084, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_WDT_AUD_QCH, 0x3040, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_WDT_AUD_QCH, 0x7040, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x2064, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x4088, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH, 0x3044, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_VGEN_LITE_AUD_QCH, 0x7044, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, 0x2068, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, 0x408c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH, 0x3048, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_MAILBOX_AUD1_QCH, 0x7048, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK, 0x206c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK, 0x4090, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_AXI_SI_D_AUD_QCH, 0x304c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_SI_D_AUD_QCH, 0x704c, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_AXI_SI_D_AUD_PCH, 0x3050, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_SI_D_AUD_PCH, 0x7050, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK, 0x2070, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK, 0x4094, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x2074, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x4098, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_ABOX_0, 0x3054, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_0, 0x7054, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP, 0x2078, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP, 0x409c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB, 0x207c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB, 0x40a0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2080, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x40a4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK, 0x2084, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK, 0x40a8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK, 0x2088, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK, 0x40ac, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK, 0x208c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK, 0x40b0, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_ABOX_2, 0x3058, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_2, 0x7058, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK, 0x305c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_PCMC_CLK, 0x705c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_ACLK, 0x3060, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_ACLK, 0x7060, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP, 0x3064, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ACP, 0x7064, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB, 0x3068, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ASB, 0x7068, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF, 0x306c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK_DSIF, 0x706c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK0, 0x3070, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK0, 0x7070, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK1, 0x3074, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK1, 0x7074, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK2, 0x3078, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK2, 0x7078, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK3, 0x307c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK3, 0x707c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK4, 0x3080, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK4, 0x7080, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK5, 0x3084, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK5, 0x7084, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_BCLK6, 0x3088, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_BCLK6, 0x7088, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CNT, 0x308c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CNT, 0x708c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB, 0x3090, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ASB, 0x7090, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP, 0x3094, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ACP, 0x7094, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_C2A0, 0x3098, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_C2A0, 0x7098, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_C2A1, 0x309c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_C2A1, 0x709c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_XCLK, 0x30a0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_XCLK, 0x70a0, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CPU0, 0x30a4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU0, 0x70a4, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CPU1, 0x30a8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU1, 0x70a8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_CPU2, 0x30ac, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU2, 0x70ac, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_NEON0, 0x30b0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_NEON0, 0x70b0, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_NEON1, 0x30b4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_NEON1, 0x70b4, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_NEON2, 0x30b8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_NEON2, 0x70b8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ABOX_QCH_L2, 0x30bc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_L2, 0x70bc, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_ABOX_QCH_CPU, 0x30c0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_QCH_CPU, 0x70c0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x2090, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x40b4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x2094, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x40b8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x2098, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x40bc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x209c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x40c0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x20a0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x40c4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x20a4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x40c8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x20a8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x40cc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x20ac, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x40d0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x20b0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x40d4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x20b4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x40d8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x20b8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x40dc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x20bc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x40e0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x20c0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x40e4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, 0x20c4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, 0x40e8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK, 0x20c8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK, 0x40ec, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK, 0x20cc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK, 0x40f0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x20d0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x40f4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, 0x20d4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, 0x40f8, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH, 0x30c4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_QCH, 0x70c4, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_SLH_AXI_MI_P_AUD_PCH, 0x30c8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_PCH, 0x70c8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK, 0x20d8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK, 0x40fc, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_ECU_AUD_QCH, 0x30cc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ECU_AUD_QCH, 0x70cc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK, 0x20dc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK, 0x4104, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH, 0x30d0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_SI_P_PERI_ASB_INT_QCH, 0x70d0, CMU_AUD),
    SFR(CMU_AUD_PCH_CON_LH_AXI_SI_P_PERI_ASB_INT_PCH, 0x30d4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_LH_AXI_SI_P_PERI_ASB_INT_PCH, 0x70d4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x20e0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x4108, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x20e4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x410c, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_D_TZPC_AUD_QCH, 0x30d8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_D_TZPC_AUD_QCH, 0x70d8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK, 0x20e8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK, 0x4110, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x20ec, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x4114, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, 0x20f0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, 0x4118, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, 0x30dc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, 0x70dc, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK, 0x20f4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK, 0x411c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK, 0x20f8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK, 0x4120, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, 0x20fc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, 0x4124, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, 0x30e0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, 0x70e0, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK, 0x2100, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK, 0x4128, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH, 0x30e4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH, 0x70e4, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK, 0x2104, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK, 0x412c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, 0x2108, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, 0x4130, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_ABOX_1, 0x30e8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_ABOX_1, 0x70e8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x210c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x4134, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x2110, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x4138, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, 0x2114, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, 0x413c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP, 0x2118, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP, 0x4140, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x211c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x4144, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, 0x30ec, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, 0x70ec, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x2120, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x4148, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, 0x2124, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, 0x414c, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_DMIC_AUD1_6, 0x30f0, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD1_6, 0x70f0, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK, 0x30f4, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_PCLK, 0x70f4, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_DMIC_AUD1_QCH_DMIC, 0x30f8, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_DMIC, 0x70f8, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK, 0x2128, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK, 0x4150, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, 0x212c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, 0x4154, CMU_AUD),
    SFR(CMU_AUD_MEMPG_CON_DMIC_AUD0_5, 0x30fc, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD0_5, 0x70fc, CMU_AUD),
    SFR(CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK, 0x3100, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_PCLK, 0x7100, CMU_AUD),
    SFR(CMU_AUD_DMYQCH_CON_DMIC_AUD0_QCH_DMIC, 0x3104, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_DMIC, 0x7104, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK, 0x2130, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK, 0x4158, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x2134, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, 0x415c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK, 0x2138, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK, 0x4160, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, 0x213c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, 0x4164, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK, 0x2140, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK, 0x4168, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY, 0x2144, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY, 0x416c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK, 0x2148, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK, 0x4170, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY, 0x214c, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY, 0x4174, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x2150, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x4178, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK, 0x2154, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK, 0x417c, CMU_AUD),
    SFR(CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK, 0x2158, CMU_AUD),
    SFR(CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK, 0x4180, CMU_AUD),
    SFR(CMU_HSI_SPARE0_SPARE, 0xa00, CMU_HSI),
    SFR(CMU_HSI_SPARE1_SPARE, 0xa04, CMU_HSI),
    SFR(CMU_HSI_UNDEFINED_CMU_CTRL, 0x800, CMU_HSI),
    SFR(CMU_HSI_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_HSI),
    SFR(CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_UFS_EMBD_USER, 0x600, CMU_HSI),
    SFR(CMU_HSI_PLL_CON1_MUX_CLKCMU_HSI_UFS_EMBD_USER, 0x604, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_MUX_CLKCMU_HSI_UFS_EMBD_USER, 0x4600, CMU_HSI),
    SFR(CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_NOC_USER, 0x610, CMU_HSI),
    SFR(CMU_HSI_PLL_CON1_MUX_CLKCMU_HSI_NOC_USER, 0x614, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_MUX_CLKCMU_HSI_NOC_USER, 0x4604, CMU_HSI),
    SFR(CMU_HSI_CLKOUT_CON_CMU_HSI_CLKOUT0, 0x810, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_CMU_HSI_CLKOUT0, 0x4810, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_DIV_CLK_HSI_ECU, 0x1800, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_DIV_CLK_HSI_ECU, 0x5800, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK, 0x2000, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK, 0x4000, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_VGEN_LITE_HSI_QCH, 0x3000, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_VGEN_LITE_HSI_QCH, 0x7000, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x2004, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x4004, CMU_HSI),
    SFR(CMU_HSI_MEMPG_CON_UFS_EMBD_0, 0x3004, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_UFS_EMBD_0, 0x7004, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x2008, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x4008, CMU_HSI),
    SFR(CMU_HSI_MEMPG_CON_UFS_EMBD_1, 0x3008, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_UFS_EMBD_1, 0x7008, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK, 0x200c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK, 0x400c, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_SYSREG_HSI_QCH, 0x300c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_SYSREG_HSI_QCH, 0x700c, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK, 0x2010, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK, 0x4010, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_D_TZPC_HSI_QCH, 0x3010, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_D_TZPC_HSI_QCH, 0x7010, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK, 0x2014, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK, 0x4014, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_CMU_HSI_QCH, 0x3014, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_CMU_HSI_QCH, 0x7014, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK, 0x2018, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK, 0x4018, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_LH_AXI_SI_D_HSI_QCH, 0x3018, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_LH_AXI_SI_D_HSI_QCH, 0x7018, CMU_HSI),
    SFR(CMU_HSI_PCH_CON_LH_AXI_SI_D_HSI_PCH, 0x301c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_LH_AXI_SI_D_HSI_PCH, 0x701c, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK, 0x201c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK, 0x401c, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_ECU_HSI_QCH, 0x3020, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_ECU_HSI_QCH, 0x7020, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK, 0x2020, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK, 0x4020, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK, 0x2024, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK, 0x4024, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK, 0x2028, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK, 0x4028, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK, 0x202c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK, 0x402c, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_PPMU_HSI_QCH, 0x3024, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_PPMU_HSI_QCH, 0x7024, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK, 0x2030, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK, 0x4030, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_SLH_AXI_MI_P_HSI_QCH, 0x3028, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_SLH_AXI_MI_P_HSI_QCH, 0x7028, CMU_HSI),
    SFR(CMU_HSI_PCH_CON_SLH_AXI_MI_P_HSI_PCH, 0x302c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_SLH_AXI_MI_P_HSI_PCH, 0x702c, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK, 0x2034, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK, 0x4034, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2, 0x2038, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2, 0x4038, CMU_HSI),
    SFR(CMU_HSI_MEMPG_CON_S2MPU_D_HSI_2, 0x3030, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_S2MPU_D_HSI_2, 0x7030, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_S2MPU_D_HSI_QCH_S2, 0x3034, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_S2MPU_D_HSI_QCH_S2, 0x7034, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_GPIO_HSI_UFS_QCH, 0x3038, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_GPIO_HSI_UFS_QCH, 0x7038, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_UFS_EMBD_QCH, 0x303c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_UFS_EMBD_QCH, 0x703c, CMU_HSI),
    SFR(CMU_HSI_QCH_CON_UFS_EMBD_QCH_FMP, 0x3040, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_UFS_EMBD_QCH_FMP, 0x7040, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK, 0x203c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK, 0x403c, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2040, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4040, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x2044, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x4044, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK, 0x2048, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK, 0x4048, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK, 0x204c, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK, 0x404c, CMU_HSI),
    SFR(CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK, 0x2050, CMU_HSI),
    SFR(CMU_HSI_DBG_NFO_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK, 0x4050, CMU_HSI),
    SFR(CMU_CPUCL0_GLB_SPARE0_SPARE, 0xa00, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_SPARE1_SPARE, 0xa04, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_UNDEFINED_CMU_CTRL, 0x800, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CPUCL0_GLB_SHORTSTOP_CPUCL0_GLB_SHORTSTOP_DBG, 0x0, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_CLK_SHS__CLK_CPUCL0_GLB_SHORTSTOP, 0x2300, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CLK_SHS__CLK_CPUCL0_GLB_SHORTSTOP, 0x6200, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, 0x600, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, 0x604, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, 0x4600, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER, 0x610, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER, 0x614, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP_USER, 0x4604, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x1800, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x5800, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLKOUT_CON_CMU_CPUCL0_GLB_CLKOUT0, 0x810, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_CLKOUT0, 0x4810, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_CLKBUF_CPUCL0_GLB_NOCP, 0x2200, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CLKBUF_CPUCL0_GLB_NOCP, 0x7200, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_CLKBUF_CPUCL0_GLB_PCLK, 0x2204, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CLKBUF_CPUCL0_GLB_PCLK, 0x7204, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_GLB_ECU, 0x1804, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_GLB_ECU, 0x5804, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x2004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x4004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x2008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x4008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x200c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x400c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH, 0x3000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_D_TZPC_CPUCL0_QCH, 0x7000, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x2010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x4010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH, 0x3004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BPS_CPUCL0_QCH, 0x7004, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK, 0x4014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH, 0x3008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_QCH, 0x7008, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x2018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x4018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH, 0x300c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SYSREG_CPUCL0_QCH, 0x700c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x201c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, 0x401c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK, 0x2020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK, 0x4020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_QCH, 0x3010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_QCH, 0x7010, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK, 0x2024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK, 0x4024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH, 0x3014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_G_DBGCORE_INT_QCH, 0x7014, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_G_DBGCORE_INT_PCH, 0x3018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_G_DBGCORE_INT_PCH, 0x7018, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK, 0x2028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK, 0x4028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SFR_APBIF_CPM_DDC_QCH, 0x301c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SFR_APBIF_CPM_DDC_QCH, 0x701c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x202c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x402c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH, 0x3020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_QCH, 0x7020, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_P_CPUCL0_PCH, 0x3024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_PCH, 0x7024, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK, 0x2030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK, 0x4030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SECJTAG_SM_QCH, 0x3028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SECJTAG_SM_QCH, 0x7028, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x4034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x4038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x203c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x403c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, 0x2040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, 0x4040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, 0x302c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, 0x702c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x2044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x4044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DMYQCH_CON_CSSYS_QCH, 0x3030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_CSSYS_QCH, 0x7030, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK, 0x2048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK, 0x4048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH, 0x3034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_INT_QCH, 0x7034, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_G_CSSYS_INT_PCH, 0x3038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_INT_PCH, 0x7038, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x204c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x404c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK, 0x2050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK, 0x4050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH, 0x303c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_DBGCORE_INT_QCH, 0x703c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_G_DBGCORE_INT_PCH, 0x3040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_DBGCORE_INT_PCH, 0x7040, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x2054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x4054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK, 0x2058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK, 0x4058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH, 0x3044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH, 0x7044, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_PCH, 0x3048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_PCH, 0x7048, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK, 0x205c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK, 0x405c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH, 0x304c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_G_CSSYS_INT_QCH, 0x704c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_G_CSSYS_INT_PCH, 0x3050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_G_CSSYS_INT_PCH, 0x7050, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK, 0x2060, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK, 0x4060, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH, 0x3054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH, 0x7054, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_PCH, 0x3058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_PCH, 0x7058, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x2064, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x4064, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x2068, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x4068, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x305c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_ADM_APB_G_CLUSTER0_QCH, 0x705c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK, 0x206c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK, 0x406c, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK, 0x2070, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK, 0x4070, CMU_CPUCL0_GLB),
    SFR(CMU_CPUCL0_SPARE0_SPARE, 0xa00, CMU_CPUCL0),
    SFR(CMU_CPUCL0_SPARE1_SPARE, 0xa04, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_CMU_CTRL, 0x800, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_GAT_CLK_CPUCL0_SHORTSTOP, 0x2000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_GAT_CLK_CPUCL0_SHORTSTOP, 0x0, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_CLK_SHS__CLK_CPUCL0_SHORTSTOP, 0x2300, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLK_SHS__CLK_CPUCL0_SHORTSTOP, 0x6200, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_CMU_CPUCL0_HCHGEN_CLKMUX_CMUREF, 0x840, CMU_CPUCL0),
    SFR(CMU_CPUCL0_HCHGEN_CLKMUX_CPU_CMU_CPUCL0_HCHGEN_CLKMUX_CPU, 0x4, CMU_CPUCL0),
    SFR(CMU_CPUCL0_HCHGEN_CLKMUX_CPU_SW_CMU_CPUCL0_HCHGEN_CLKMUX_CPU, 0x8, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_MUX_CPUCL0_CMUREF, 0x1000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_MUX_CPUCL0_CMUREF, 0x4000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x600, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x604, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x4600, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CPUCL0_SHORTSTOP_CMU_CPUCL0_SHORTSTOP, 0x820, CMU_CPUCL0),
    SFR(CMU_CPUCL0_SHORTSTOP_QCH_CMU_CPUCL0_SHORTSTOP, 0x3000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_SHORTSTOP, 0x7000, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_DIV_CLK_CPUCL0_SHORTSTOP, 0x1800, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_DIV_CLK_CPUCL0_SHORTSTOP, 0x5800, CMU_CPUCL0),
    SFR(CMU_CPUCL0_UNDEFINED_DIV_CLK_CPUCL0_CPU, 0x1804, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKDIVSTEP_CON_DIV_CLK_CPUCL0_CPU, 0x838, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKDIVSTEP_DIV_CLK_CPUCL0_CPU, 0x830, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_DIV_CLK_CPUCL0_CPU, 0x5804, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKDIVSTEP_STAT_DIV_CLK_CPUCL0_CPU, 0x83c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_PLL, 0x1004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_MUX_CLK_CPUCL0_PLL, 0x4004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLKOUT_CON_CMU_CPUCL0_CLKOUT0, 0x810, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CLKOUT0, 0x4810, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_CLKBUF_CPUCL0_NOCP, 0x2200, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLKBUF_CPUCL0_NOCP, 0x7200, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON3_PLL_CPUCL0, 0x10c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON6_PLL_CPUCL0, 0x118, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON7_PLL_CPUCL0, 0x11c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON4_PLL_CPUCL0, 0x110, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON8_PLL_CPUCL0, 0xc, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON5_PLL_CPUCL0, 0x114, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON0_PLL_CPUCL0, 0x100, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_LOCKTIME_PLL_CPUCL0, 0x10, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON1_PLL_CPUCL0, 0x104, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_CON2_PLL_CPUCL0, 0x108, CMU_CPUCL0),
    SFR(CMU_CPUCL0_PLL_LOCKTIME_REG_PLL_CPUCL0, 0x80, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_PLL_CPUCL0, 0x4100, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DMYQCH_CON_CMU_CPUCL0_CMUREF, 0x3004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CMUREF, 0x7004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2004, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK, 0x4008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH, 0x3008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_QCH, 0x7008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, 0x2008, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, 0x400c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK, 0x200c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK, 0x4010, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_PCLK, 0x300c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_HTU_CPUCL0_QCH_PCLK, 0x700c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x4014, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2014, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x4018, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK, 0x2018, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK, 0x401c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK, 0x201c, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK, 0x4020, CMU_CPUCL0),
    SFR(CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_CLK, 0x3010, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_HTU_CPUCL0_QCH_CLK, 0x7010, CMU_CPUCL0),
    SFR(CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN, 0x2020, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN, 0x4024, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DMYQCH_CON_CLUSTER0_QCH, 0x3014, CMU_CPUCL0),
    SFR(CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH, 0x7014, CMU_CPUCL0),
    SFR(CMU_CPUCL1_SPARE0_SPARE, 0xa00, CMU_CPUCL1),
    SFR(CMU_CPUCL1_SPARE1_SPARE, 0xa04, CMU_CPUCL1),
    SFR(CMU_CPUCL1_UNDEFINED_CMU_CTRL, 0x800, CMU_CPUCL1),
    SFR(CMU_CPUCL1_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_GAT_CLK_CPUCL1_SHORTSTOP, 0x2000, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_GAT_CLK_CPUCL1_SHORTSTOP, 0x0, CMU_CPUCL1),
    SFR(CMU_CPUCL1_HCHGEN_CLKMUX_CPU_CMU_CPUCL1_HCHGEN_CLKMUX_CPU, 0x4, CMU_CPUCL1),
    SFR(CMU_CPUCL1_HCHGEN_CLKMUX_CPU_SW_CMU_CPUCL1_HCHGEN_CLKMUX_CPU, 0x8, CMU_CPUCL1),
    SFR(CMU_CPUCL1_UNDEFINED_CMU_CPUCL1_HCHGEN_CLKMUX_CMUREF, 0x840, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_CLKBUF_CLK_CPUCL1_NOCP, 0x2200, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CLKBUF_CLK_CPUCL1_NOCP, 0x7200, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_SHORTSTOP_CMU_CPUCL1_SHORTSTOP, 0x820, CMU_CPUCL1),
    SFR(CMU_CPUCL1_SHORTSTOP_QCH_CMU_CPUCL1_SHORTSTOP, 0x3000, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_SHORTSTOP, 0x7000, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_CLK_SHS__CLK_CPUCL1_SHORTSTOP, 0x2300, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CLK_SHS__CLK_CPUCL1_SHORTSTOP, 0x6200, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_MUX_CPUCL1_CMUREF, 0x1000, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_MUX_CPUCL1_CMUREF, 0x4000, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x600, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x604, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x4600, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_PLL, 0x1004, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_PLL, 0x4004, CMU_CPUCL1),
    SFR(CMU_CPUCL1_UNDEFINED_DIV_CLK_CPUCL1_CPU, 0x1800, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLKDIVSTEP_CON_DIV_CLK_CPUCL1_CPU, 0x838, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLKDIVSTEP_DIV_CLK_CPUCL1_CPU, 0x830, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_CPU, 0x5800, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLKDIVSTEP_STAT_DIV_CLK_CPUCL1_CPU, 0x83c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_SHORTSTOP, 0x1804, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_SHORTSTOP, 0x5804, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLKOUT_CON_CMU_CPUCL1_CLKOUT0, 0x810, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_CLKOUT0, 0x4810, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_HTU, 0x1008, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_HTU, 0x4008, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_HTU, 0x1808, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_HTU, 0x5808, CMU_CPUCL1),
    SFR(CMU_CPUCL1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_HTU, 0x86c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON3_PLL_CPUCL1, 0x10c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON6_PLL_CPUCL1, 0x118, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON7_PLL_CPUCL1, 0x11c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON4_PLL_CPUCL1, 0x110, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON8_PLL_CPUCL1, 0xc, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON5_PLL_CPUCL1, 0x114, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON0_PLL_CPUCL1, 0x100, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_LOCKTIME_PLL_CPUCL1, 0x10, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON1_PLL_CPUCL1, 0x104, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_CON2_PLL_CPUCL1, 0x108, CMU_CPUCL1),
    SFR(CMU_CPUCL1_PLL_LOCKTIME_REG_PLL_CPUCL1, 0x80, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_CLDVFS_PLL_CPUCL1, 0xa08, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_CLDVFS_MDIV_RANGE_PLL_CPUCL1, 0xa0c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_CLDVFS_MDIV_ADJ_PLL_CPUCL1, 0xa10, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_CLDVFS_EXTAFC_ADJ_PLL_CPUCL1, 0xa14, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_INTR_STATUS_PLL_CPUCL1, 0xa1c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_INTR_CLR_PLL_CPUCL1, 0xa20, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_PLL_CPUCL1, 0x4100, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CPUCL1_DEBUG_PLL_CPUCL1, 0xa24, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_CLKGATE__CPUCL1_CPM, 0x7500, CMU_CPUCL1),
    SFR(CMU_CPUCL1_UNDEFINED_CLKGATE__CPUCL1_CPM, 0x14, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CLKGATE__CPUCL1_CPM, 0x7600, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DMYQCH_CON_CMU_CPUCL1_CMUREF, 0x3004, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_CMUREF, 0x7004, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x400c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x4010, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK, 0x200c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK, 0x4014, CMU_CPUCL1),
    SFR(CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_CLK, 0x3008, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_HTU_CPUCL1_QCH_CLK, 0x7008, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK, 0x2010, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK, 0x4018, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK, 0x2014, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK, 0x401c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_PCLK, 0x300c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_HTU_CPUCL1_QCH_PCLK, 0x700c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2018, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK, 0x4020, CMU_CPUCL1),
    SFR(CMU_CPUCL1_QCH_CON_CMU_CPUCL1_QCH, 0x3010, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_QCH, 0x7010, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, 0x201c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, 0x4024, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC, 0x2020, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC, 0x4028, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DMYQCH_CON_CLUSTER0_QCH_BIG, 0x3014, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CLUSTER0_QCH_BIG, 0x7014, CMU_CPUCL1),
    SFR(CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT, 0x2024, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT, 0x402c, CMU_CPUCL1),
    SFR(CMU_CPUCL1_QCH_CON_CPM_DDC_CPUCL0_QCH, 0x3018, CMU_CPUCL1),
    SFR(CMU_CPUCL1_DBG_NFO_CPM_DDC_CPUCL0_QCH, 0x7018, CMU_CPUCL1),
    SFR(CMU_DSU_SPARE0_SPARE, 0xa00, CMU_DSU),
    SFR(CMU_DSU_SPARE1_SPARE, 0xa04, CMU_DSU),
    SFR(CMU_DSU_UNDEFINED_CMU_CTRL, 0x800, CMU_DSU),
    SFR(CMU_DSU_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_DSU),
    SFR(CMU_DSU_UNDEFINED_CMU_DSU_HCHGEN_CLKMUX_CMUREF, 0x840, CMU_DSU),
    SFR(CMU_DSU_HCHGEN_CLKMUX_CPU_CMU_DSU_HCHGEN_CLKMUX_CPU, 0x0, CMU_DSU),
    SFR(CMU_DSU_HCHGEN_CLKMUX_CPU_SW_CMU_DSU_HCHGEN_CLKMUX_CPU, 0x4, CMU_DSU),
    SFR(CMU_DSU_DSU_SHORTSTOP_CMU_DSU_SHORTSTOP, 0x820, CMU_DSU),
    SFR(CMU_DSU_SHORTSTOP_QCH_CMU_DSU_SHORTSTOP, 0x3000, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_SHORTSTOP, 0x7000, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_CLK_SHS__CLK_DSU_SHORTSTOP, 0x2300, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLK_SHS__CLK_DSU_SHORTSTOP, 0x6200, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_BUF_CLK_CLUSTER0_SCLK, 0x2200, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BUF_CLK_CLUSTER0_SCLK, 0x7200, CMU_DSU),
    SFR(CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER, 0x600, CMU_DSU),
    SFR(CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER, 0x604, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_MUX_CLKCMU_DSU_SWITCH_USER, 0x4600, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL, 0x1000, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_MUX_CLK_DSU_PLL, 0x4000, CMU_DSU),
    SFR(CMU_DSU_UNDEFINED_DIV_CLK_DSU_CLUSTER, 0x1800, CMU_DSU),
    SFR(CMU_DSU_CLKDIVSTEP_CON_DIV_CLK_DSU_CLUSTER, 0x838, CMU_DSU),
    SFR(CMU_DSU_CLKDIVSTEP_DIV_CLK_DSU_CLUSTER, 0x830, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_DSU_CLUSTER, 0x5800, CMU_DSU),
    SFR(CMU_DSU_CLKDIVSTEP_STAT_DIV_CLK_DSU_CLUSTER, 0x83c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_DSU_SHORTSTOP, 0x1804, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_DSU_SHORTSTOP, 0x5804, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ACLK, 0x1808, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ACLK, 0x5808, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK, 0x180c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ATCLK, 0x580c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PCLK, 0x1810, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_PCLK, 0x5810, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PERIPHCLK, 0x1814, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_PERIPHCLK, 0x5814, CMU_DSU),
    SFR(CMU_DSU_CLKOUT_CON_CMU_DSU_CLKOUT0, 0x810, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_CLKOUT0, 0x4810, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_CLKBUF_DSU_NOCP, 0x2204, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLKBUF_DSU_NOCP, 0x7204, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_CLKBUF_CLUSTER0_PCLK, 0x2208, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLKBUF_CLUSTER0_PCLK, 0x7208, CMU_DSU),
    SFR(CMU_DSU_PLL_CON3_PLL_DSU, 0x10c, CMU_DSU),
    SFR(CMU_DSU_PLL_CON6_PLL_DSU, 0x118, CMU_DSU),
    SFR(CMU_DSU_PLL_CON7_PLL_DSU, 0x11c, CMU_DSU),
    SFR(CMU_DSU_PLL_CON4_PLL_DSU, 0x110, CMU_DSU),
    SFR(CMU_DSU_PLL_CON8_PLL_DSU, 0x8, CMU_DSU),
    SFR(CMU_DSU_PLL_CON5_PLL_DSU, 0x114, CMU_DSU),
    SFR(CMU_DSU_PLL_CON0_PLL_DSU, 0x100, CMU_DSU),
    SFR(CMU_DSU_PLL_LOCKTIME_PLL_DSU, 0xc, CMU_DSU),
    SFR(CMU_DSU_PLL_CON1_PLL_DSU, 0x104, CMU_DSU),
    SFR(CMU_DSU_PLL_CON2_PLL_DSU, 0x108, CMU_DSU),
    SFR(CMU_DSU_PLL_LOCKTIME_REG_PLL_DSU, 0x80, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PLL_DSU, 0x4100, CMU_DSU),
    SFR(CMU_DSU_DMYQCH_CON_CMU_DSU_CMUREF_QCH, 0x3004, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_CMUREF_QCH, 0x7004, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CMU_DSU_QCH_MANAGER_DBG_PD, 0x3008, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_QCH_MANAGER_DBG_PD, 0x4050, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_MUX_DSU_CMUREF, 0x1004, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_MUX_DSU_CMUREF, 0x4004, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK, 0x2000, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK, 0x4008, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK, 0x400c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK, 0x2008, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK, 0x4010, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK, 0x200c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK, 0x4014, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x2010, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x4018, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_AXI_SI_D1_CPUCL0NOCL0_QCH, 0x300c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AXI_SI_D1_CPUCL0NOCL0_QCH, 0x7008, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_AXI_SI_D1_CPUCL0NOCL0_PCH, 0x3010, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AXI_SI_D1_CPUCL0NOCL0_PCH, 0x700c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK, 0x2014, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK, 0x401c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x2018, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK, 0x4020, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_LH_AXI_SI_D0_CPUCL0NOCL0_QCH, 0x3014, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AXI_SI_D0_CPUCL0NOCL0_QCH, 0x7010, CMU_DSU),
    SFR(CMU_DSU_PCH_CON_LH_AXI_SI_D0_CPUCL0NOCL0_PCH, 0x3018, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_LH_AXI_SI_D0_CPUCL0NOCL0_PCH, 0x7014, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK, 0x201c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK, 0x4024, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK, 0x2020, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK, 0x4028, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK, 0x2024, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK, 0x402c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK, 0x2028, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK, 0x4030, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK, 0x202c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK, 0x4034, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK, 0x2030, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK, 0x4038, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK, 0x2034, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK, 0x403c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, 0x2038, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, 0x4040, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH, 0x301c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PPC_INSTRRUN_CLUSTER0_1_QCH, 0x7018, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, 0x203c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, 0x4044, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH, 0x3020, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PPC_INSTRRET_CLUSTER0_1_QCH, 0x701c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK, 0x2040, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK, 0x4048, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, 0x2044, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, 0x404c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH, 0x3024, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PPC_INSTRRET_CLUSTER0_0_QCH, 0x7020, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK, 0x2048, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK, 0x4054, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_HTU_DSU_QCH_CLK, 0x3028, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_HTU_DSU_QCH_CLK, 0x7024, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_HTU_DSU_QCH_PCLK, 0x302c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_HTU_DSU_QCH_PCLK, 0x7028, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK, 0x204c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK, 0x4058, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, 0x2050, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, 0x405c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH, 0x3030, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_PPC_INSTRRUN_CLUSTER0_0_QCH, 0x702c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK, 0x2054, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK, 0x4060, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CMU_DSU_QCH, 0x3034, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CMU_DSU_QCH, 0x7030, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK, 0x2058, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK, 0x4064, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x205c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x4068, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK, 0x2060, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK, 0x406c, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK, 0x2064, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK, 0x4070, CMU_DSU),
    SFR(CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, 0x2068, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, 0x4074, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK, 0x3038, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_SCLK, 0x7034, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK, 0x303c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_ATCLK, 0x7038, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC, 0x3040, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_GIC, 0x703c, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x3044, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PDBGCLK, 0x7040, CMU_DSU),
    SFR(CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK, 0x3048, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PCLK, 0x7044, CMU_DSU),
    SFR(CMU_DSU_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK, 0x304c, CMU_DSU),
    SFR(CMU_DSU_DBG_NFO_CLUSTER0_QCH_PERIPHCLK, 0x7048, CMU_DSU),
    SFR(CMU_YUVP_SPARE0_SPARE, 0xa00, CMU_YUVP),
    SFR(CMU_YUVP_SPARE1_SPARE, 0xa04, CMU_YUVP),
    SFR(CMU_YUVP_UNDEFINED_CMU_CTRL, 0x800, CMU_YUVP),
    SFR(CMU_YUVP_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_YUVP),
    SFR(CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER, 0x600, CMU_YUVP),
    SFR(CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER, 0x604, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_MUX_CLKCMU_YUVP_NOC_USER, 0x4600, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP, 0x1800, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_DIV_CLK_YUVP_NOCP, 0x5800, CMU_YUVP),
    SFR(CMU_YUVP_CLKOUT_CON_CMU_YUVP_CLKOUT0, 0x810, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_CMU_YUVP_CLKOUT0, 0x4810, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK, 0x2000, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK, 0x4000, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_VGEN_LITE_D1_YUVP_QCH, 0x3000, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_VGEN_LITE_D1_YUVP_QCH, 0x7000, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK, 0x2004, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK, 0x4004, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK, 0x2008, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK, 0x4008, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK, 0x200c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK, 0x400c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_MCSC_QCH, 0x3004, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_MCSC_QCH, 0x7004, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_MCSC_QCH_C2W, 0x3008, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_MCSC_QCH_C2W, 0x7008, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_MCSC_QCH_C2R, 0x300c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_MCSC_QCH_C2R, 0x700c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, 0x2010, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, 0x4010, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x2014, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x4014, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK, 0x2018, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK, 0x4018, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_VGEN_LITE_D0_YUVP_QCH, 0x3010, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_VGEN_LITE_D0_YUVP_QCH, 0x7010, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x201c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x401c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1, 0x2020, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1, 0x4020, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2, 0x2024, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2, 0x4024, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S1, 0x3014, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSMMU_D_YUVP_QCH_S1, 0x7014, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S2, 0x3018, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSMMU_D_YUVP_QCH_S2, 0x7018, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x2028, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x4028, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK, 0x202c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK, 0x402c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK, 0x2030, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK, 0x4030, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AXI_SI_D_YUVP_QCH, 0x301c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_SI_D_YUVP_QCH, 0x701c, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AXI_SI_D_YUVP_PCH, 0x3020, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AXI_SI_D_YUVP_PCH, 0x7020, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK, 0x2034, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK, 0x4034, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK, 0x2038, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK, 0x4038, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVPRGBP_QCH, 0x3024, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVPRGBP_QCH, 0x7024, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVPRGBP_PCH, 0x3028, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVPRGBP_PCH, 0x7028, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, 0x203c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, 0x403c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, 0x2040, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, 0x4040, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1, 0x2044, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1, 0x4044, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_YUVP_QCH, 0x302c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_YUVP_QCH, 0x702c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0, 0x3030, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_YUVP_QCH_VOTF0, 0x7030, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_YUVP_QCH_VOTF1, 0x3034, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_YUVP_QCH_VOTF1, 0x7034, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK, 0x2048, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK, 0x4048, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_LH_AST_MI_OTF_RGBPYUVP_QCH, 0x3038, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_RGBPYUVP_QCH, 0x7038, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_LH_AST_MI_OTF_RGBPYUVP_PCH, 0x303c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_RGBPYUVP_PCH, 0x703c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, 0x204c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, 0x404c, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH, 0x3040, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_D_TZPC_YUVP_QCH, 0x7040, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, 0x2050, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, 0x4050, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH, 0x3044, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SYSREG_YUVP_QCH, 0x7044, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK, 0x2054, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK, 0x4054, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_CMU_YUVP_QCH, 0x3048, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_CMU_YUVP_QCH, 0x7048, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK, 0x2058, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK, 0x4058, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_PPMU_D_YUVP_QCH, 0x304c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_PPMU_D_YUVP_QCH, 0x704c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x205c, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x405c, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x2060, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x4060, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, 0x2064, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, 0x4064, CMU_YUVP),
    SFR(CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH, 0x3050, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_QCH, 0x7050, CMU_YUVP),
    SFR(CMU_YUVP_PCH_CON_SLH_AXI_MI_P_YUVP_PCH, 0x3054, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_PCH, 0x7054, CMU_YUVP),
    SFR(CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2068, CMU_YUVP),
    SFR(CMU_YUVP_DBG_NFO_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4068, CMU_YUVP),
    SFR(CMU_CSTAT_SPARE0_SPARE, 0xa00, CMU_CSTAT),
    SFR(CMU_CSTAT_SPARE1_SPARE, 0xa04, CMU_CSTAT),
    SFR(CMU_CSTAT_UNDEFINED_CMU_CTRL, 0x800, CMU_CSTAT),
    SFR(CMU_CSTAT_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_CSTAT),
    SFR(CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_BYRP_USER, 0x600, CMU_CSTAT),
    SFR(CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_BYRP_USER, 0x604, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_MUX_CLKCMU_CSTAT_BYRP_USER, 0x4600, CMU_CSTAT),
    SFR(CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER, 0x610, CMU_CSTAT),
    SFR(CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_NOC_USER, 0x614, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_MUX_CLKCMU_CSTAT_NOC_USER, 0x4604, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP, 0x1800, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_DIV_CLK_CSTAT_NOCP, 0x5800, CMU_CSTAT),
    SFR(CMU_CSTAT_CLKOUT_CON_CMU_CSTAT_CLKOUT0, 0x810, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_CMU_CSTAT_CLKOUT0, 0x4810, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK, 0x2000, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK, 0x4000, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH, 0x3000, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSISCSTAT_QCH, 0x7000, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF2_CSISCSTAT_PCH, 0x3004, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSISCSTAT_PCH, 0x7004, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK, 0x2004, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK, 0x4004, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD, 0x2008, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD, 0x4008, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS, 0x200c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS, 0x400c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH, 0x3008, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH, 0x7008, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2RD, 0x300c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_C2RD, 0x700c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2DS, 0x3010, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_C2DS, 0x7010, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK, 0x2010, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK, 0x4010, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH, 0x3014, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_VGEN_LITE_CSTAT1_QCH, 0x7014, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x2014, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x4014, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM, 0x2018, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM, 0x4018, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK, 0x201c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK, 0x401c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH, 0x3018, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_VGEN_LITE_CSTAT0_QCH, 0x7018, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x2020, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK, 0x4020, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK, 0x2024, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK, 0x4024, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK, 0x2028, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK, 0x4028, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1, 0x202c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1, 0x402c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2, 0x2030, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2, 0x4030, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S1, 0x301c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSMMU_D0_CSTAT_QCH_S1, 0x701c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S2, 0x3020, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSMMU_D0_CSTAT_QCH_S2, 0x7020, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK, 0x2034, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK, 0x4034, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AXI_SI_D0_CSTAT_QCH, 0x3024, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AXI_SI_D0_CSTAT_QCH, 0x7024, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AXI_SI_D0_CSTAT_PCH, 0x3028, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AXI_SI_D0_CSTAT_PCH, 0x7028, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK, 0x2038, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK, 0x4038, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH, 0x302c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSISCSTAT_QCH, 0x702c, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF1_CSISCSTAT_PCH, 0x3030, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSISCSTAT_PCH, 0x7030, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK, 0x203c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK, 0x403c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH, 0x3034, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSISCSTAT_QCH, 0x7034, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_MI_OTF0_CSISCSTAT_PCH, 0x3038, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSISCSTAT_PCH, 0x7038, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x2040, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x4040, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x2044, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK, 0x4044, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK, 0x2048, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK, 0x4048, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH, 0x303c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSREG_CSTAT_QCH, 0x703c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK, 0x204c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK, 0x404c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_PPMU_D1_CSTAT_QCH, 0x3040, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_PPMU_D1_CSTAT_QCH, 0x7040, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK, 0x2050, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK, 0x4050, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH, 0x3044, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_CMU_CSTAT_QCH, 0x7044, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK, 0x2054, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK, 0x4054, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH, 0x3048, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_D_TZPC_CSTAT_QCH, 0x7048, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK, 0x2058, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK, 0x4058, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH, 0x304c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_QCH, 0x704c, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_SLH_AXI_MI_P_CSTAT_PCH, 0x3050, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_PCH, 0x7050, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK, 0x205c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK, 0x405c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_PPMU_D0_CSTAT_QCH, 0x3054, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_PPMU_D0_CSTAT_QCH, 0x7054, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK, 0x2060, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK, 0x4060, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM, 0x2064, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM, 0x4064, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK, 0x2068, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK, 0x4068, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AST_SI_OTF_CSTATRGBP_QCH, 0x3058, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_SI_OTF_CSTATRGBP_QCH, 0x7058, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AST_SI_OTF_CSTATRGBP_PCH, 0x305c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AST_SI_OTF_CSTATRGBP_PCH, 0x705c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK, 0x206c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK, 0x406c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK, 0x2070, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK, 0x4070, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_VGEN_LITE_BYRP_QCH, 0x3060, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_VGEN_LITE_BYRP_QCH, 0x7060, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK, 0x2074, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK, 0x4074, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0, 0x2078, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0, 0x4078, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1, 0x207c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1, 0x407c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH, 0x3064, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_BYRP_QCH, 0x7064, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF0, 0x3068, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_BYRP_QCH_VOTF0, 0x7068, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF1, 0x306c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SIPU_BYRP_QCH_VOTF1, 0x706c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK, 0x2080, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK, 0x4080, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1, 0x2084, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1, 0x4084, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2, 0x2088, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2, 0x4088, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S1, 0x3070, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSMMU_D1_CSTAT_QCH_S1, 0x7070, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S2, 0x3074, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_SYSMMU_D1_CSTAT_QCH_S2, 0x7074, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK, 0x208c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK, 0x408c, CMU_CSTAT),
    SFR(CMU_CSTAT_QCH_CON_LH_AXI_SI_D1_CSTAT_QCH, 0x3078, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AXI_SI_D1_CSTAT_QCH, 0x7078, CMU_CSTAT),
    SFR(CMU_CSTAT_PCH_CON_LH_AXI_SI_D1_CSTAT_PCH, 0x307c, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_LH_AXI_SI_D1_CSTAT_PCH, 0x707c, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK, 0x2090, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK, 0x4090, CMU_CSTAT),
    SFR(CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2094, CMU_CSTAT),
    SFR(CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4094, CMU_CSTAT),
    SFR(CMU_M2M_SPARE0_SPARE, 0xa00, CMU_M2M),
    SFR(CMU_M2M_SPARE1_SPARE, 0xa04, CMU_M2M),
    SFR(CMU_M2M_UNDEFINED_CMU_CTRL, 0x800, CMU_M2M),
    SFR(CMU_M2M_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP, 0x1800, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_DIV_CLK_M2M_NOCP, 0x5800, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER, 0x600, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER, 0x604, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_NOC_USER, 0x4600, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER, 0x610, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER, 0x614, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JPEG_USER, 0x4604, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_GDC_USER, 0x620, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_GDC_USER, 0x624, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_GDC_USER, 0x4608, CMU_M2M),
    SFR(CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_LME_USER, 0x630, CMU_M2M),
    SFR(CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_LME_USER, 0x634, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_LME_USER, 0x460c, CMU_M2M),
    SFR(CMU_M2M_CLKOUT_CON_CMU_M2M_CLKOUT0, 0x810, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_CMU_M2M_CLKOUT0, 0x4810, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x2000, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x4000, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK, 0x2004, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK, 0x4004, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK, 0x2008, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK, 0x4008, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_MI_JPEG_INT_QCH, 0x3000, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_JPEG_INT_QCH, 0x7000, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_MI_JPEG_INT_PCH, 0x3004, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_JPEG_INT_PCH, 0x7004, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK, 0x200c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK, 0x400c, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_M2M_1, 0x3008, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_M2M_1, 0x7008, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF, 0x2010, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF, 0x4010, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1, 0x2014, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1, 0x4014, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_M2M_QCH_S1, 0x300c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_M2M_QCH_S1, 0x700c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_M2M_QCH_S2, 0x3010, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_M2M_QCH_S2, 0x7010, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x2018, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x4018, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK, 0x201c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK, 0x401c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_VGEN_LITE_D0_M2M_QCH, 0x3014, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_VGEN_LITE_D0_M2M_QCH, 0x7014, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK, 0x2020, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK, 0x4020, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_D0_M2M_QCH, 0x3018, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_D0_M2M_QCH, 0x7018, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_D0_M2M_PCH, 0x301c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_D0_M2M_PCH, 0x701c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM, 0x2024, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM, 0x4024, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM, 0x2028, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM, 0x4028, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM, 0x202c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM, 0x402c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM, 0x2030, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM, 0x4030, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM, 0x2034, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM, 0x4034, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1, 0x2038, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1, 0x4038, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_SYSMMU_D0_M2M_4, 0x3020, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D0_M2M_4, 0x7020, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2, 0x203c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2, 0x403c, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_SYSMMU_D0_M2M_5, 0x3024, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D0_M2M_5, 0x7024, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S1, 0x3028, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D0_M2M_QCH_S1, 0x7028, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S2, 0x302c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D0_M2M_QCH_S2, 0x702c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK, 0x2040, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK, 0x4040, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM, 0x2044, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM, 0x4044, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK, 0x2048, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK, 0x4048, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_PPMU_D1_M2M_QCH, 0x3030, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_PPMU_D1_M2M_QCH, 0x7030, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x204c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x404c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x2050, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x4050, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, 0x2054, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, 0x4054, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_D_TZPC_M2M_QCH, 0x3034, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_D_TZPC_M2M_QCH, 0x7034, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK, 0x2058, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK, 0x4058, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_PPMU_D0_M2M_QCH, 0x3038, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_PPMU_D0_M2M_QCH, 0x7038, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, 0x205c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, 0x405c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH, 0x303c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_QCH, 0x703c, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_SLH_AXI_MI_P_M2M_PCH, 0x3040, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_PCH, 0x7040, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK, 0x2060, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK, 0x4060, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, 0x2064, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, 0x4064, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSREG_M2M_QCH, 0x3044, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSREG_M2M_QCH, 0x7044, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK, 0x2068, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK, 0x4068, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_CMU_M2M_QCH, 0x3048, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_CMU_M2M_QCH, 0x7048, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1, 0x206c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1, 0x406c, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_SYSMMU_D1_M2M_6, 0x304c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D1_M2M_6, 0x704c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2, 0x2070, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2, 0x4070, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_SYSMMU_D1_M2M_7, 0x3050, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D1_M2M_7, 0x7050, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S1, 0x3054, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D1_M2M_QCH_S1, 0x7054, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S2, 0x3058, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_SYSMMU_D1_M2M_QCH_S2, 0x7058, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM, 0x2074, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM, 0x4074, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_CLK, 0x2078, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_GDC_IPCLKPORT_CLK, 0x4078, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_GDC_2, 0x305c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_GDC_2, 0x705c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M, 0x207c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M, 0x407c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S, 0x2080, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S, 0x4080, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_GDC_QCH, 0x3060, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_GDC_QCH, 0x7060, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_GDC_QCH_C2_M, 0x3064, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_GDC_QCH_C2_M, 0x7064, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_GDC_QCH_C2_S, 0x3068, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_GDC_QCH_C2_S, 0x7068, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK, 0x2084, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK, 0x4084, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM, 0x2088, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM, 0x4088, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK, 0x208c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK, 0x408c, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_MI_LME_INT_QCH, 0x306c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_LME_INT_QCH, 0x706c, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_MI_LME_INT_PCH, 0x3070, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_MI_LME_INT_PCH, 0x7070, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK, 0x2090, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK, 0x4090, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK, 0x2094, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK, 0x4094, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK, 0x2098, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK, 0x4098, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_VGEN_LITE_D1_M2M_QCH, 0x3074, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_VGEN_LITE_D1_M2M_QCH, 0x7074, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK, 0x209c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK, 0x409c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK, 0x20a0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK, 0x40a0, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_D1_M2M_QCH, 0x3078, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_D1_M2M_QCH, 0x7078, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_D1_M2M_PCH, 0x307c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_D1_M2M_PCH, 0x707c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM, 0x20a4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM, 0x40a4, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM, 0x20a8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM, 0x40a8, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM, 0x20ac, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM, 0x40ac, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM, 0x20b0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM, 0x40b0, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM, 0x20b4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM, 0x40b4, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, 0x20b8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, 0x40b8, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x20bc, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x40bc, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x20c0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x40c0, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x20c4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x40c4, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_JPEG_0, 0x3080, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_JPEG_0, 0x7080, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_JPEG_QCH, 0x3084, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_JPEG_QCH, 0x7084, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK, 0x20c8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK, 0x40c8, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_JPEG_INT_QCH, 0x3088, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_JPEG_INT_QCH, 0x7088, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_JPEG_INT_PCH, 0x308c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_JPEG_INT_PCH, 0x708c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LME_IPCLKPORT_CLK, 0x20cc, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LME_IPCLKPORT_CLK, 0x40cc, CMU_M2M),
    SFR(CMU_M2M_MEMPG_CON_LME_3, 0x3090, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LME_3, 0x7090, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LME_QCH, 0x3094, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LME_QCH, 0x7094, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM, 0x20d0, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM, 0x40d0, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK, 0x20d4, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK, 0x40d4, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK, 0x20d8, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK, 0x40d8, CMU_M2M),
    SFR(CMU_M2M_QCH_CON_LH_AXI_SI_LME_INT_QCH, 0x3098, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_LME_INT_QCH, 0x7098, CMU_M2M),
    SFR(CMU_M2M_PCH_CON_LH_AXI_SI_LME_INT_PCH, 0x309c, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_LH_AXI_SI_LME_INT_PCH, 0x709c, CMU_M2M),
    SFR(CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK, 0x20dc, CMU_M2M),
    SFR(CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK, 0x40dc, CMU_M2M),
    SFR(CMU_MFC_SPARE0_SPARE, 0xa00, CMU_MFC),
    SFR(CMU_MFC_SPARE1_SPARE, 0xa04, CMU_MFC),
    SFR(CMU_MFC_UNDEFINED_CMU_CTRL, 0x800, CMU_MFC),
    SFR(CMU_MFC_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_MFC),
    SFR(CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_NOC_USER, 0x600, CMU_MFC),
    SFR(CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_NOC_USER, 0x604, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_NOC_USER, 0x4600, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP, 0x1800, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_DIV_CLK_MFC_NOCP, 0x5800, CMU_MFC),
    SFR(CMU_MFC_CLKOUT_CON_CMU_MFC_CLKOUT0, 0x810, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_CMU_MFC_CLKOUT0, 0x4810, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_DIV_CLK_MFC_ECU, 0x1804, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_DIV_CLK_MFC_ECU, 0x5804, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK, 0x2000, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK, 0x4000, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2004, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x4004, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK, 0x2008, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK, 0x4008, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_LH_AXI_SI_D_MFC_QCH, 0x3000, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_D_MFC_QCH, 0x7000, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_LH_AXI_SI_D_MFC_PCH, 0x3004, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_LH_AXI_SI_D_MFC_PCH, 0x7004, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1, 0x200c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1, 0x400c, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_SYSMMU_MFC_1, 0x3008, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_MFC_1, 0x7008, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2, 0x2010, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2, 0x4010, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_SYSMMU_MFC_2, 0x300c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_MFC_2, 0x700c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S1, 0x3010, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_MFC_QCH_S1, 0x7010, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S2, 0x3014, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSMMU_MFC_QCH_S2, 0x7014, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, 0x2014, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, 0x4014, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2018, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x4018, CMU_MFC),
    SFR(CMU_MFC_MEMPG_CON_MFC_0, 0x3018, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MFC_0, 0x7018, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_MFC_QCH_VOTF, 0x301c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MFC_QCH_VOTF, 0x701c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_MFC_QCH, 0x3020, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_MFC_QCH, 0x7020, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x201c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x401c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, 0x2020, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, 0x4020, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH, 0x3024, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH, 0x7024, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, 0x2024, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, 0x4024, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH, 0x3028, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH, 0x7028, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK, 0x2028, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK, 0x4028, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, 0x202c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, 0x402c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH, 0x302c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_VGEN_LITE_MFC_QCH, 0x702c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK, 0x2030, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK, 0x4030, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK, 0x2034, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK, 0x4034, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_PPMU_D_MFC_QCH, 0x3030, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_PPMU_D_MFC_QCH, 0x7030, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK, 0x2038, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK, 0x4038, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_CMU_MFC_QCH, 0x3034, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_CMU_MFC_QCH, 0x7034, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK, 0x203c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK, 0x403c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_ECU_MFC_QCH, 0x3038, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_ECU_MFC_QCH, 0x7038, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2040, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x4040, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_D_TZPC_MFC_QCH, 0x303c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_D_TZPC_MFC_QCH, 0x703c, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x2044, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x4044, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x2048, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x4048, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x204c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x404c, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SYSREG_MFC_QCH, 0x3040, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SYSREG_MFC_QCH, 0x7040, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x2050, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x4050, CMU_MFC),
    SFR(CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH, 0x3044, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_QCH, 0x7044, CMU_MFC),
    SFR(CMU_MFC_PCH_CON_SLH_AXI_MI_P_MFC_PCH, 0x3048, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_PCH, 0x7048, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2054, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4054, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK, 0x2058, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK, 0x4058, CMU_MFC),
    SFR(CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK, 0x205c, CMU_MFC),
    SFR(CMU_MFC_DBG_NFO_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK, 0x405c, CMU_MFC),
    SFR(CMU_PERI_SPARE0_SPARE, 0xa00, CMU_PERI),
    SFR(CMU_PERI_SPARE1_SPARE, 0xa04, CMU_PERI),
    SFR(CMU_PERI_UNDEFINED_CMU_CTRL, 0x800, CMU_PERI),
    SFR(CMU_PERI_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_PERI),
    SFR(CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_MMC_CARD_USER, 0x600, CMU_PERI),
    SFR(CMU_PERI_PLL_CON1_MUX_CLKCMU_PERI_MMC_CARD_USER, 0x604, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLKCMU_PERI_MMC_CARD_USER, 0x4600, CMU_PERI),
    SFR(CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_IP_USER, 0x610, CMU_PERI),
    SFR(CMU_PERI_PLL_CON1_MUX_CLKCMU_PERI_IP_USER, 0x614, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLKCMU_PERI_IP_USER, 0x4604, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI_I2C, 0x1800, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI_I2C, 0x5800, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_UART_DBG, 0x1804, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_UART_DBG, 0x5804, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI04_USI, 0x1808, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI04_USI, 0x5808, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI03_USI, 0x180c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI03_USI, 0x580c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI02_USI, 0x1810, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI02_USI, 0x5810, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI01_USI, 0x1814, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI01_USI, 0x5814, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI00_USI, 0x1818, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI00_USI, 0x5818, CMU_PERI),
    SFR(CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_NOCP_USER, 0x620, CMU_PERI),
    SFR(CMU_PERI_PLL_CON1_MUX_CLKCMU_PERI_NOCP_USER, 0x624, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLKCMU_PERI_NOCP_USER, 0x4608, CMU_PERI),
    SFR(CMU_PERI_CLKOUT_CON_CMU_PERI_CLKOUT0, 0x810, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_CMU_PERI_CLKOUT0, 0x4810, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI00, 0x1000, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI00, 0x4000, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI01, 0x1004, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI01, 0x4004, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI02, 0x1008, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI02, 0x4008, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI03, 0x100c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI03, 0x400c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI04, 0x1010, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI04, 0x4010, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_UART_DBG, 0x1014, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_UART_DBG, 0x4014, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_I2C, 0x1018, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_I2C, 0x4018, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLKCMU_OTP, 0x181c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLKCMU_OTP, 0x581c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI05_USI_OIS, 0x101c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI05_USI_OIS, 0x401c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_MUX_CLK_PERI_USI06_USI_OIS, 0x1020, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MUX_CLK_PERI_USI06_USI_OIS, 0x4020, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI05_USI_OIS, 0x1820, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI05_USI_OIS, 0x5820, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_DIV_CLK_PERI_USI06_USI_OIS, 0x1824, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DIV_CLK_PERI_USI06_USI_OIS, 0x5824, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK, 0x2000, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK, 0x4024, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK, 0x2004, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK, 0x4028, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK, 0x402c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_GPIO_PERI_QCH_GPIO, 0x3000, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_GPIO_PERI_QCH_GPIO, 0x7000, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_WDT1_QCH, 0x3004, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_WDT1_QCH, 0x7004, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x200c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x4030, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_OTP_CON_TOP_QCH, 0x3008, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_OTP_CON_TOP_QCH, 0x7008, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_GPIO_PERIMMC_QCH_GPIO, 0x300c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_GPIO_PERIMMC_QCH_GPIO, 0x700c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_WDT0_QCH, 0x3010, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_WDT0_QCH, 0x7010, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_PWM_QCH, 0x3014, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_PWM_QCH, 0x7014, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2010, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4034, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_TMU_QCH, 0x3018, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_TMU_QCH, 0x7018, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK, 0x2014, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK, 0x4038, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK, 0x2018, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK, 0x403c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK, 0x201c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK, 0x4040, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_D_TZPC_PERI_QCH, 0x301c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_D_TZPC_PERI_QCH, 0x701c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2, 0x2020, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2, 0x4044, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_S2MPU_D_PERI_QCH_S2, 0x3020, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_S2MPU_D_PERI_QCH_S2, 0x7020, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK, 0x2024, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK, 0x4048, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK, 0x2028, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK, 0x404c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI04_USI_QCH, 0x3024, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI04_USI_QCH, 0x7024, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, 0x202c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, 0x4050, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_SYSREG_PERI_QCH, 0x3028, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SYSREG_PERI_QCH, 0x7028, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK, 0x2030, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK, 0x4054, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI02_USI_QCH, 0x302c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI02_USI_QCH, 0x702c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK, 0x2034, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK, 0x4058, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI04_I2C_QCH, 0x3030, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI04_I2C_QCH, 0x7030, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK, 0x2038, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK, 0x405c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_UART_DBG_QCH, 0x3034, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_UART_DBG_QCH, 0x7034, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x203c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x4060, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK, 0x2040, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK, 0x4064, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_SLH_AXI_MI_LP_CSISPERI_QCH, 0x3038, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SLH_AXI_MI_LP_CSISPERI_QCH, 0x7038, CMU_PERI),
    SFR(CMU_PERI_PCH_CON_SLH_AXI_MI_LP_CSISPERI_PCH, 0x303c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SLH_AXI_MI_LP_CSISPERI_PCH, 0x703c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK, 0x2044, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK, 0x4068, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK, 0x2048, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK, 0x406c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_PPMU_PERI_QCH, 0x3040, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_PPMU_PERI_QCH, 0x7040, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x204c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x4070, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK, 0x2050, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK, 0x4074, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x2054, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x4078, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK, 0x2058, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK, 0x407c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_CMU_PERI_QCH, 0x3044, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_CMU_PERI_QCH, 0x7044, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK, 0x205c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK, 0x4080, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI05_USI_OIS_QCH, 0x3048, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI05_USI_OIS_QCH, 0x7048, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK, 0x2060, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK, 0x4084, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI01_I2C_QCH, 0x304c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI01_I2C_QCH, 0x704c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK, 0x2064, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK, 0x4088, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK, 0x2068, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK, 0x408c, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI06_USI_OIS_QCH, 0x3050, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI06_USI_OIS_QCH, 0x7050, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK, 0x206c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK, 0x4090, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK, 0x2070, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK, 0x4094, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_SLH_AXI_SI_D_PERI_QCH, 0x3054, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SLH_AXI_SI_D_PERI_QCH, 0x7054, CMU_PERI),
    SFR(CMU_PERI_PCH_CON_SLH_AXI_SI_D_PERI_PCH, 0x3058, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SLH_AXI_SI_D_PERI_PCH, 0x7058, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK, 0x2074, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK, 0x4098, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_SLH_AXI_MI_P_PERI_QCH, 0x305c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SLH_AXI_MI_P_PERI_QCH, 0x705c, CMU_PERI),
    SFR(CMU_PERI_PCH_CON_SLH_AXI_MI_P_PERI_PCH, 0x3060, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_SLH_AXI_MI_P_PERI_PCH, 0x7060, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK, 0x2078, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK, 0x409c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK, 0x207c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK, 0x40a0, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI07_I2C_QCH, 0x3064, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI07_I2C_QCH, 0x7064, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK, 0x2080, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK, 0x40a4, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI01_USI_QCH, 0x3068, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI01_USI_QCH, 0x7068, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK, 0x2084, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK, 0x40a8, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK, 0x2088, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK, 0x40ac, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_TMU_IPCLKPORT_PCLK, 0x208c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_TMU_IPCLKPORT_PCLK, 0x40b0, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK, 0x2090, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK, 0x40b4, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI03_USI_QCH, 0x306c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI03_USI_QCH, 0x706c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK, 0x2094, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK, 0x40b8, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_VGEN_LITE_PERI_QCH, 0x3070, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_VGEN_LITE_PERI_QCH, 0x7070, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK, 0x2098, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK, 0x40bc, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI00_USI_QCH, 0x3074, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI00_USI_QCH, 0x7074, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK, 0x209c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK, 0x40c0, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI00_I2C_QCH, 0x3078, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI00_I2C_QCH, 0x7078, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK, 0x20a0, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK, 0x40c4, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI03_I2C_QCH, 0x307c, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI03_I2C_QCH, 0x707c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK, 0x20a4, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK, 0x40c8, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_USI02_I2C_QCH, 0x3080, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_USI02_I2C_QCH, 0x7080, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK, 0x20a8, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK, 0x40cc, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK, 0x20ac, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK, 0x40d0, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK, 0x20b0, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK, 0x40d4, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK, 0x20b4, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK, 0x40d8, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK, 0x20b8, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK, 0x40dc, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK, 0x20bc, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK, 0x40e0, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK, 0x20c0, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK, 0x40e4, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK, 0x20c4, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK, 0x40e8, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK, 0x20c8, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK, 0x40ec, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK, 0x20cc, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK, 0x40f0, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK, 0x20d0, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK, 0x40f4, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK, 0x20d4, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK, 0x40f8, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK, 0x20d8, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK, 0x40fc, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK, 0x20dc, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK, 0x4100, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK, 0x20e0, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK, 0x4104, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK, 0x20e4, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK, 0x4108, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK, 0x20e8, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK, 0x410c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x20ec, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x4110, CMU_PERI),
    SFR(CMU_PERI_QCH_CON_MMC_CARD_QCH, 0x3084, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_MMC_CARD_QCH, 0x7084, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK, 0x20f0, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK, 0x4114, CMU_PERI),
    SFR(CMU_PERI_DMYQCH_CON_DFTMUX_PERI_QCH, 0x3088, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_DFTMUX_PERI_QCH, 0x7088, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK, 0x20f4, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK, 0x4118, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK, 0x20f8, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK, 0x411c, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK, 0x20fc, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK, 0x4120, CMU_PERI),
    SFR(CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK, 0x2100, CMU_PERI),
    SFR(CMU_PERI_DBG_NFO_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK, 0x4124, CMU_PERI),
    SFR(CMU_DPU_SPARE0_SPARE, 0xa00, CMU_DPU),
    SFR(CMU_DPU_SPARE1_SPARE, 0xa04, CMU_DPU),
    SFR(CMU_DPU_UNDEFINED_CMU_CTRL, 0x800, CMU_DPU),
    SFR(CMU_DPU_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_DPU),
    SFR(CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_NOC_USER, 0x600, CMU_DPU),
    SFR(CMU_DPU_PLL_CON1_MUX_CLKCMU_DPU_NOC_USER, 0x604, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_MUX_CLKCMU_DPU_NOC_USER, 0x4600, CMU_DPU),
    SFR(CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_DSIM_USER, 0x610, CMU_DPU),
    SFR(CMU_DPU_PLL_CON1_MUX_CLKCMU_DPU_DSIM_USER, 0x614, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_MUX_CLKCMU_DPU_DSIM_USER, 0x4604, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_DIV_CLK_DPU_NOCP, 0x1800, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DIV_CLK_DPU_NOCP, 0x5800, CMU_DPU),
    SFR(CMU_DPU_CLKOUT_CON_CMU_DPU_CLKOUT0, 0x810, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_CMU_DPU_CLKOUT0, 0x4810, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_DIV_CLK_DPU_ECU, 0x1804, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DIV_CLK_DPU_ECU, 0x5804, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK, 0x2000, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK, 0x4000, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_LH_AXI_SI_D0_DPU_QCH, 0x3000, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_LH_AXI_SI_D0_DPU_QCH, 0x7000, CMU_DPU),
    SFR(CMU_DPU_PCH_CON_LH_AXI_SI_D0_DPU_PCH, 0x3004, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_LH_AXI_SI_D0_DPU_PCH, 0x7004, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK, 0x2004, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK, 0x4004, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1, 0x2008, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1, 0x4008, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_SYSMMU_D0_DPU_4, 0x3008, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D0_DPU_4, 0x7008, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2, 0x200c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2, 0x400c, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_SYSMMU_D0_DPU_5, 0x300c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D0_DPU_5, 0x700c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S1, 0x3010, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D0_DPU_QCH_S1, 0x7010, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S2, 0x3014, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D0_DPU_QCH_S2, 0x7014, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1, 0x2010, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1, 0x4010, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_SYSMMU_D1_DPU_6, 0x3018, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D1_DPU_6, 0x7018, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2, 0x2014, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2, 0x4014, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_SYSMMU_D1_DPU_7, 0x301c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D1_DPU_7, 0x701c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S1, 0x3020, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D1_DPU_QCH_S1, 0x7020, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S2, 0x3024, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSMMU_D1_DPU_QCH_S2, 0x7024, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK, 0x2018, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK, 0x4018, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK, 0x201c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK, 0x401c, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, 0x2020, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, 0x4020, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_DPU_0, 0x3028, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_0, 0x7028, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, 0x2024, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, 0x4024, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_DPU_2, 0x302c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_2, 0x702c, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, 0x2028, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, 0x4028, CMU_DPU),
    SFR(CMU_DPU_MEMPG_CON_DPU_1, 0x3030, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_1, 0x7030, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV, 0x202c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV, 0x402c, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK, 0x2030, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK, 0x4030, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_LH_AXI_SI_D1_DPU_QCH, 0x3034, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_LH_AXI_SI_D1_DPU_QCH, 0x7034, CMU_DPU),
    SFR(CMU_DPU_PCH_CON_LH_AXI_SI_D1_DPU_PCH, 0x3038, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_LH_AXI_SI_D1_DPU_PCH, 0x7038, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, 0x2034, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, 0x4034, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK, 0x2038, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK, 0x4038, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK, 0x203c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK, 0x403c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_PPMU_D1_DPU_QCH, 0x303c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_PPMU_D1_DPU_QCH, 0x703c, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 0x2040, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 0x4040, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_SYSREG_DPU_QCH, 0x3040, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SYSREG_DPU_QCH, 0x7040, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK, 0x2044, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK, 0x4044, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_ECU_DPU_QCH, 0x3044, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_ECU_DPU_QCH, 0x7044, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK, 0x2048, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK, 0x4048, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK, 0x204c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK, 0x404c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_SLH_AXI_MI_P_DPU_QCH, 0x3048, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SLH_AXI_MI_P_DPU_QCH, 0x7048, CMU_DPU),
    SFR(CMU_DPU_PCH_CON_SLH_AXI_MI_P_DPU_PCH, 0x304c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_SLH_AXI_MI_P_DPU_PCH, 0x704c, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK, 0x2050, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK, 0x4050, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_PPMU_D0_DPU_QCH, 0x3050, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_PPMU_D0_DPU_QCH, 0x7050, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK, 0x2054, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK, 0x4054, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 0x2058, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 0x4058, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_D_TZPC_DPU_QCH, 0x3054, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_D_TZPC_DPU_QCH, 0x7054, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK, 0x205c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK, 0x405c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_CMU_DPU_QCH, 0x3058, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_CMU_DPU_QCH, 0x7058, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0, 0x2060, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0, 0x4060, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x2064, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x4064, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x2068, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x4068, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK, 0x206c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK, 0x406c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_DPU_QCH_DPU, 0x305c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_QCH_DPU, 0x705c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_DPU_QCH_DPU_DMA, 0x3060, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_QCH_DPU_DMA, 0x7060, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_DPU_QCH_DPU_DPP, 0x3064, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_QCH_DPU_DPP, 0x7064, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_DPU_QCH_DPU_C2SERV, 0x3068, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_QCH_DPU_C2SERV, 0x7068, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_DPU_QCH_DPU_DSIM0, 0x306c, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_QCH_DPU_DSIM0, 0x706c, CMU_DPU),
    SFR(CMU_DPU_QCH_CON_DPU_QCH_DPU_OSDDSIM0, 0x3070, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_DPU_QCH_DPU_OSDDSIM0, 0x7070, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2070, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4070, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK, 0x2074, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK, 0x4074, CMU_DPU),
    SFR(CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK, 0x2078, CMU_DPU),
    SFR(CMU_DPU_DBG_NFO_BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK, 0x4078, CMU_DPU),
    SFR(CMU_DBGCORE_SPARE0_SPARE, 0xa00, CMU_DBGCORE),
    SFR(CMU_DBGCORE_SPARE1_SPARE, 0xa04, CMU_DBGCORE),
    SFR(CMU_DBGCORE_UNDEFINED_CMU_CTRL, 0x800, CMU_DBGCORE),
    SFR(CMU_DBGCORE_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLKOUT_CON_CMU_DBGCORE_CLKOUT0, 0x810, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_CLKOUT0, 0x4810, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER, 0x600, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER, 0x604, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_CLKCMU_DBGCORE_USER, 0x4600, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC, 0x1000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_CLK_DBGCORE_NOC, 0x4000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_MUX_FREE_OSCCLK_DBGCORE, 0x1004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MUX_FREE_OSCCLK_DBGCORE, 0x4004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK, 0x2000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK, 0x4008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH, 0x3000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_APBIF_CSSYS_ALIVE_QCH, 0x7000, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE, 0x3004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_GREBE, 0x7004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG, 0x3008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_DBG, 0x7008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK, 0x2004, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK, 0x400c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC, 0x300c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH_OSC, 0x700c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK, 0x4010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK, 0x4014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK, 0x2014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK, 0x401c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH, 0x3010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_D_DBGCORE_INT_QCH, 0x7010, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_SI_D_DBGCORE_INT_PCH, 0x3014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_SI_D_DBGCORE_INT_PCH, 0x7014, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, 0x2018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, 0x4020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK, 0x201c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK, 0x4024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH, 0x3018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH, 0x7018, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, 0x2020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, 0x4028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH, 0x301c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_RSTNSYNC_CLK_DBGCORE_GREBE_QCH, 0x701c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, 0x2024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, 0x402c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0, 0x3020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_AHB_BUSMATRIX_DBGCORE_0, 0x7020, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK, 0x4030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH, 0x3024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH, 0x7024, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_PCH, 0x3028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_PCH, 0x7028, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x202c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x4034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, 0x2030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, 0x4038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, 0x2034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, 0x403c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH, 0x302c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_APBIF_S2D_DBGCORE_QCH, 0x702c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x2038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x4040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK, 0x203c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK, 0x4044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH, 0x3030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_CORE_QCH, 0x7030, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, 0x2040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, 0x4048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH, 0x3034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_D_TZPC_DBGCORE_QCH, 0x7034, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK, 0x2044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK, 0x404c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_LH_AXI_MI_P_APM_INT_QCH, 0x3038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_P_APM_INT_QCH, 0x7038, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_LH_AXI_MI_P_APM_INT_PCH, 0x303c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_LH_AXI_MI_P_APM_INT_PCH, 0x703c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK, 0x2048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK, 0x4050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH, 0x3040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_QCH, 0x7040, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK, 0x204c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK, 0x4054, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH, 0x3044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH, 0x7044, CMU_DBGCORE),
    SFR(CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_PCH, 0x3048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_PCH, 0x7048, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK, 0x2050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK, 0x4058, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH, 0x304c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_QCH, 0x704c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, 0x2054, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, 0x405c, CMU_DBGCORE),
    SFR(CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH, 0x3050, CMU_DBGCORE),
    SFR(CMU_DBGCORE_DBG_NFO_WDT_DBGCORE_QCH, 0x7050, CMU_DBGCORE),
    SFR(CMU_G3D_SPARE0_SPARE, 0xa00, CMU_G3D),
    SFR(CMU_G3D_SPARE1_SPARE, 0xa04, CMU_G3D),
    SFR(CMU_G3D_UNDEFINED_CMU_CTRL, 0x800, CMU_G3D),
    SFR(CMU_G3D_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_CLK_SHS__CLK_G3D_SHORTSTOP, 0x2300, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_CLK_SHS__CLK_G3D_SHORTSTOP, 0x6200, CMU_G3D),
    SFR(CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOC_USER, 0x600, CMU_G3D),
    SFR(CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOC_USER, 0x604, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_NOC_USER, 0x4600, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_DIV_CLK_G3D_NOCP, 0x1800, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_DIV_CLK_G3D_NOCP, 0x5800, CMU_G3D),
    SFR(CMU_G3D_G3D_SHORTSTOP_G3D_SHORTSTOP, 0x0, CMU_G3D),
    SFR(CMU_G3D_CLKOUT_CON_CMU_G3D_CLKOUT0, 0x810, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_CMU_G3D_CLKOUT0, 0x4810, CMU_G3D),
    SFR(CMU_G3D_UNDEFINED_DIV_CLK_G3D_NOCD, 0x1804, CMU_G3D),
    SFR(CMU_G3D_CLKDIVSTEP_CON_DIV_CLK_G3D_NOCD, 0x838, CMU_G3D),
    SFR(CMU_G3D_CLKDIVSTEP_DIV_CLK_G3D_NOCD, 0x830, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_DIV_CLK_G3D_NOCD, 0x5804, CMU_G3D),
    SFR(CMU_G3D_CLKDIVSTEP_STAT_DIV_CLK_G3D_NOCD, 0x83c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_DIV_CLK_G3D_ECU, 0x1808, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_DIV_CLK_G3D_ECU, 0x5808, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK, 0x2000, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK, 0x4000, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_LH_AXI_MI_P_INIT_G3D_INT_QCH, 0x3000, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_MI_P_INIT_G3D_INT_QCH, 0x7000, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_LH_AXI_MI_P_INIT_G3D_INT_PCH, 0x3004, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_MI_P_INIT_G3D_INT_PCH, 0x7004, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK, 0x2004, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK, 0x4004, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_PPMU_D1_G3D_QCH, 0x3008, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_PPMU_D1_G3D_QCH, 0x7008, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM, 0x2008, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM, 0x4008, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2, 0x200c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2, 0x400c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_SYSMMU_D1_G3D_QCH, 0x300c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SYSMMU_D1_G3D_QCH, 0x700c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2, 0x2010, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2, 0x4010, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_SYSMMU_D0_G3D_QCH, 0x3010, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SYSMMU_D0_G3D_QCH, 0x7010, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK, 0x2014, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK, 0x4014, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK, 0x2018, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK, 0x4018, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_LH_AXI_SI_D1_G3D_QCH, 0x3014, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_D1_G3D_QCH, 0x7014, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_LH_AXI_SI_D1_G3D_PCH, 0x3018, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_D1_G3D_PCH, 0x7018, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK, 0x201c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK, 0x401c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_LH_AXI_SI_D0_G3D_QCH, 0x301c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_D0_G3D_QCH, 0x701c, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_LH_AXI_SI_D0_G3D_PCH, 0x3020, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_D0_G3D_PCH, 0x7020, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK, 0x2020, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK, 0x4020, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_PPMU_D0_G3D_QCH, 0x3024, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_PPMU_D0_G3D_QCH, 0x7024, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK, 0x2024, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK, 0x4024, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM, 0x2028, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM, 0x4028, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x202c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x402c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM, 0x2030, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM, 0x4030, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK, 0x2034, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK, 0x4034, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_VGEN_LITE_D_G3D_QCH, 0x3028, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_VGEN_LITE_D_G3D_QCH, 0x7028, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2038, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x4038, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK, 0x203c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK, 0x403c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_LH_AXI_SI_P_INIT_G3D_INT_QCH, 0x302c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_P_INIT_G3D_INT_QCH, 0x702c, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_LH_AXI_SI_P_INIT_G3D_INT_PCH, 0x3030, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_LH_AXI_SI_P_INIT_G3D_INT_PCH, 0x7030, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK, 0x2040, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK, 0x4040, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK, 0x2044, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK, 0x4044, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_CMU_G3D_QCH, 0x3034, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_CMU_G3D_QCH, 0x7034, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, 0x2048, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, 0x4048, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_SLH_AXI_MI_P_G3D_QCH, 0x3038, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SLH_AXI_MI_P_G3D_QCH, 0x7038, CMU_G3D),
    SFR(CMU_G3D_PCH_CON_SLH_AXI_MI_P_G3D_PCH, 0x303c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SLH_AXI_MI_P_G3D_PCH, 0x703c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK, 0x204c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK, 0x404c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x2050, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x4050, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_D_TZPC_G3D_QCH, 0x3040, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_D_TZPC_G3D_QCH, 0x7040, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK, 0x2054, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK, 0x4054, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2058, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x4058, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x205c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x405c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_SYSREG_G3D_QCH, 0x3044, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_SYSREG_G3D_QCH, 0x7044, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK, 0x2060, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK, 0x4060, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_ECU_G3D_QCH, 0x3048, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_ECU_G3D_QCH, 0x7048, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_HTU_G3D_QCH_CLK, 0x304c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_HTU_G3D_QCH_CLK, 0x704c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_HTU_G3D_QCH_PCLK, 0x3050, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_HTU_G3D_QCH_PCLK, 0x7050, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2064, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4064, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK, 0x2068, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK, 0x4068, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK, 0x206c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK, 0x406c, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK, 0x2070, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK, 0x4070, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x2074, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x4074, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP, 0x2078, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP, 0x4078, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS, 0x207c, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS, 0x407c, CMU_G3D),
    SFR(CMU_G3D_QCH_CON_GPU_QCH, 0x3054, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_GPU_QCH, 0x7054, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK, 0x2080, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK, 0x4080, CMU_G3D),
    SFR(CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK, 0x2084, CMU_G3D),
    SFR(CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK, 0x4084, CMU_G3D),
    SFR(CMU_NPU0_SPARE0_SPARE, 0xa00, CMU_NPU0),
    SFR(CMU_NPU0_SPARE1_SPARE, 0xa04, CMU_NPU0),
    SFR(CMU_NPU0_UNDEFINED_CMU_CTRL, 0x800, CMU_NPU0),
    SFR(CMU_NPU0_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_DIV_CLK_NPU0_NOCP, 0x1800, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_DIV_CLK_NPU0_NOCP, 0x5800, CMU_NPU0),
    SFR(CMU_NPU0_PLL_CON0_MUX_CLKCMU_NPU0_NOC_USER, 0x600, CMU_NPU0),
    SFR(CMU_NPU0_PLL_CON1_MUX_CLKCMU_NPU0_NOC_USER, 0x604, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_MUX_CLKCMU_NPU0_NOC_USER, 0x4600, CMU_NPU0),
    SFR(CMU_NPU0_CLKOUT_CON_CMU_NPU0_CLKOUT0, 0x810, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_CMU_NPU0_CLKOUT0, 0x4810, CMU_NPU0),
    SFR(CMU_NPU0_UNDEFINED_CMU_NPU0_CLKDIVSTEP, 0x1804, CMU_NPU0),
    SFR(CMU_NPU0_CLKDIVSTEP_CON_CMU_NPU0_CLKDIVSTEP, 0x838, CMU_NPU0),
    SFR(CMU_NPU0_CLKDIVSTEP_CMU_NPU0_CLKDIVSTEP, 0x830, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_CMU_NPU0_CLKDIVSTEP, 0x5804, CMU_NPU0),
    SFR(CMU_NPU0_CLKDIVSTEP_STAT_CMU_NPU0_CLKDIVSTEP, 0x83c, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK, 0x2000, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK, 0x4000, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_RQ_QCH, 0x3000, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_SI_D_NPU0NPUS_RQ_QCH, 0x7000, CMU_NPU0),
    SFR(CMU_NPU0_PCH_CON_LH_AXI_SI_D_NPU0NPUS_RQ_PCH, 0x3004, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_SI_D_NPU0NPUS_RQ_PCH, 0x7004, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK, 0x2004, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK, 0x4004, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK, 0x2008, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK, 0x4008, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK, 0x200c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK, 0x400c, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_LH_AXI_MI_D1_NPUSNPU0_QCH, 0x3008, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_MI_D1_NPUSNPU0_QCH, 0x7008, CMU_NPU0),
    SFR(CMU_NPU0_PCH_CON_LH_AXI_MI_D1_NPUSNPU0_PCH, 0x300c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_MI_D1_NPUSNPU0_PCH, 0x700c, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK, 0x2010, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK, 0x4010, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH, 0x3010, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH, 0x7010, CMU_NPU0),
    SFR(CMU_NPU0_PCH_CON_LH_AXI_SI_D_NPU0NPUS_CMDQ_PCH, 0x3014, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_SI_D_NPU0NPUS_CMDQ_PCH, 0x7014, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK, 0x2014, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK, 0x4014, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK, 0x2018, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK, 0x4018, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_LH_AXI_MI_D0_NPUSNPU0_QCH, 0x3018, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_MI_D0_NPUSNPU0_QCH, 0x7018, CMU_NPU0),
    SFR(CMU_NPU0_PCH_CON_LH_AXI_MI_D0_NPUSNPU0_PCH, 0x301c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_MI_D0_NPUSNPU0_PCH, 0x701c, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK, 0x201c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK, 0x401c, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_SLH_AXI_MI_P_NPU0_QCH, 0x3020, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_SLH_AXI_MI_P_NPU0_QCH, 0x7020, CMU_NPU0),
    SFR(CMU_NPU0_PCH_CON_SLH_AXI_MI_P_NPU0_PCH, 0x3024, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_SLH_AXI_MI_P_NPU0_PCH, 0x7024, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK, 0x2020, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK, 0x4020, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_SYSREG_NPU0_QCH, 0x3028, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_SYSREG_NPU0_QCH, 0x7028, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK, 0x2024, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK, 0x4024, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK, 0x2028, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK, 0x4028, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_D_TZPC_NPU0_QCH, 0x302c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_D_TZPC_NPU0_QCH, 0x702c, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK, 0x202c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK, 0x402c, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK, 0x2030, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK, 0x4030, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_CMU_NPU0_QCH, 0x3030, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_CMU_NPU0_QCH, 0x7030, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK, 0x2034, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK, 0x4034, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_LH_AXI_MI_D_NPUSNPU0_CTRL_QCH, 0x3034, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_MI_D_NPUSNPU0_CTRL_QCH, 0x7034, CMU_NPU0),
    SFR(CMU_NPU0_PCH_CON_LH_AXI_MI_D_NPUSNPU0_CTRL_PCH, 0x3038, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_LH_AXI_MI_D_NPUSNPU0_CTRL_PCH, 0x7038, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK, 0x2038, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK, 0x4038, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_ACLK, 0x303c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_IP_NPUCORE_QCH_ACLK, 0x703c, CMU_NPU0),
    SFR(CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_PCLK, 0x3040, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_IP_NPUCORE_QCH_PCLK, 0x7040, CMU_NPU0),
    SFR(CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x203c, CMU_NPU0),
    SFR(CMU_NPU0_DBG_NFO_BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x403c, CMU_NPU0),
    SFR(CMU_NPUS_SPARE0_SPARE, 0xa00, CMU_NPUS),
    SFR(CMU_NPUS_SPARE1_SPARE, 0xa04, CMU_NPUS),
    SFR(CMU_NPUS_UNDEFINED_CMU_CTRL, 0x800, CMU_NPUS),
    SFR(CMU_NPUS_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_DIV_CLK_NPUS_NOCP, 0x1800, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_DIV_CLK_NPUS_NOCP, 0x5800, CMU_NPUS),
    SFR(CMU_NPUS_PLL_CON0_MUX_CLKCMU_NPUS_NOC_USER, 0x600, CMU_NPUS),
    SFR(CMU_NPUS_PLL_CON1_MUX_CLKCMU_NPUS_NOC_USER, 0x604, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_MUX_CLKCMU_NPUS_NOC_USER, 0x4600, CMU_NPUS),
    SFR(CMU_NPUS_CLKOUT_CON_CMU_NPUS_CLKOUT0, 0x810, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_CMU_NPUS_CLKOUT0, 0x4810, CMU_NPUS),
    SFR(CMU_NPUS_UNDEFINED_CMU_NPUS_CLKDIVSTEP, 0x1804, CMU_NPUS),
    SFR(CMU_NPUS_CLKDIVSTEP_CON_CMU_NPUS_CLKDIVSTEP, 0x838, CMU_NPUS),
    SFR(CMU_NPUS_CLKDIVSTEP_CMU_NPUS_CLKDIVSTEP, 0x830, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_CMU_NPUS_CLKDIVSTEP, 0x5804, CMU_NPUS),
    SFR(CMU_NPUS_CLKDIVSTEP_STAT_CMU_NPUS_CLKDIVSTEP, 0x83c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_CLKBUF__CLK_NPUS_HTU, 0x2200, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_CLKBUF__CLK_NPUS_HTU, 0x7200, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK, 0x2000, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK, 0x4000, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_VGEN_LITE_NPUS_QCH, 0x3000, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_VGEN_LITE_NPUS_QCH, 0x7000, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK, 0x2004, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK, 0x4004, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1, 0x2008, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1, 0x4008, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2, 0x200c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2, 0x400c, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S1, 0x3004, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SYSMMU_D0_NPUS_QCH_S1, 0x7004, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S2, 0x3008, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SYSMMU_D0_NPUS_QCH_S2, 0x7008, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK, 0x2010, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK, 0x4010, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_SI_D_NPUSNPU0_CTRL_QCH, 0x300c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D_NPUSNPU0_CTRL_QCH, 0x700c, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_SI_D_NPUSNPU0_CTRL_PCH, 0x3010, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D_NPUSNPU0_CTRL_PCH, 0x7010, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK, 0x2014, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK, 0x4014, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUSNPU0_QCH, 0x3014, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D1_NPUSNPU0_QCH, 0x7014, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_SI_D1_NPUSNPU0_PCH, 0x3018, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D1_NPUSNPU0_PCH, 0x7018, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK, 0x2018, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK, 0x4018, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_MI_P_NPUS_INT_QCH, 0x301c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_MI_P_NPUS_INT_QCH, 0x701c, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_MI_P_NPUS_INT_PCH, 0x3020, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_MI_P_NPUS_INT_PCH, 0x7020, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1, 0x201c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1, 0x401c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2, 0x2020, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2, 0x4020, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S1, 0x3024, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SYSMMU_D1_NPUS_QCH_S1, 0x7024, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S2, 0x3028, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SYSMMU_D1_NPUS_QCH_S2, 0x7028, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK, 0x2024, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK, 0x4024, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK, 0x2028, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK, 0x4028, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUS_QCH, 0x302c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D1_NPUS_QCH, 0x702c, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_SI_D1_NPUS_PCH, 0x3030, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D1_NPUS_PCH, 0x7030, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK, 0x202c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK, 0x402c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK, 0x2030, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK, 0x4030, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_RQ_QCH, 0x3034, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_MI_D_NPU0NPUS_RQ_QCH, 0x7034, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_MI_D_NPU0NPUS_RQ_PCH, 0x3038, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_MI_D_NPU0NPUS_RQ_PCH, 0x7038, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK, 0x2034, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK, 0x4034, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH, 0x303c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH, 0x703c, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_MI_D_NPU0NPUS_CMDQ_PCH, 0x3040, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_MI_D_NPU0NPUS_CMDQ_PCH, 0x7040, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK, 0x2038, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK, 0x4038, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM, 0x203c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM, 0x403c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK, 0x2040, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK, 0x4040, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUS_QCH, 0x3044, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D0_NPUS_QCH, 0x7044, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_SI_D0_NPUS_PCH, 0x3048, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D0_NPUS_PCH, 0x7048, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK, 0x2044, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK, 0x4044, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK, 0x2048, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK, 0x4048, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK, 0x204c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK, 0x404c, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUSNPU0_QCH, 0x304c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D0_NPUSNPU0_QCH, 0x704c, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_SI_D0_NPUSNPU0_PCH, 0x3050, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_D0_NPUSNPU0_PCH, 0x7050, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM, 0x2050, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM, 0x4050, CMU_NPUS),
    SFR(CMU_NPUS_DMYQCH_CON_ADM_DAP_NPUS_QCH, 0x3054, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_ADM_DAP_NPUS_QCH, 0x7054, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK, 0x2054, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK, 0x4054, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK, 0x2058, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK, 0x4058, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK, 0x205c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK, 0x405c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK, 0x2060, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK, 0x4060, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_IP_NPUS_QCH, 0x3058, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_IP_NPUS_QCH, 0x7058, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_IP_NPUS_QCH_CPU, 0x305c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_IP_NPUS_QCH_CPU, 0x705c, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_IP_NPUS_QCH_NEON, 0x3060, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_IP_NPUS_QCH_NEON, 0x7060, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A0, 0x3064, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_IP_NPUS_QCH_C2A0, 0x7064, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A1, 0x3068, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_IP_NPUS_QCH_C2A1, 0x7068, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK, 0x2064, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK, 0x4064, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_SYSREG_NPUS_QCH, 0x306c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SYSREG_NPUS_QCH, 0x706c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK, 0x2068, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK, 0x4068, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_D_TZPC_NPUS_QCH, 0x3070, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_D_TZPC_NPUS_QCH, 0x7070, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK, 0x206c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK, 0x406c, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_PPMU_NPUS_1_QCH, 0x3074, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_PPMU_NPUS_1_QCH, 0x7074, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK, 0x2070, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK, 0x4070, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK, 0x2074, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK, 0x4074, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK, 0x2078, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK, 0x4078, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_CMU_NPUS_QCH, 0x3078, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_CMU_NPUS_QCH, 0x7078, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK, 0x207c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK, 0x407c, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_LH_AXI_SI_P_NPUS_INT_QCH, 0x307c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_P_NPUS_INT_QCH, 0x707c, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_LH_AXI_SI_P_NPUS_INT_PCH, 0x3080, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_LH_AXI_SI_P_NPUS_INT_PCH, 0x7080, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS, 0x2080, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS, 0x4080, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK, 0x2084, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK, 0x4084, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK, 0x2088, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK, 0x4088, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_SLH_AXI_MI_P_NPUS_QCH, 0x3084, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SLH_AXI_MI_P_NPUS_QCH, 0x7084, CMU_NPUS),
    SFR(CMU_NPUS_PCH_CON_SLH_AXI_MI_P_NPUS_PCH, 0x3088, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_SLH_AXI_MI_P_NPUS_PCH, 0x7088, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK, 0x208c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK, 0x408c, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_PPMU_NPUS_0_QCH, 0x308c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_PPMU_NPUS_0_QCH, 0x708c, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK, 0x2090, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK, 0x4090, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_HTU_NPUS_QCH_PCLK, 0x3090, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_HTU_NPUS_QCH_PCLK, 0x7090, CMU_NPUS),
    SFR(CMU_NPUS_QCH_CON_HTU_NPUS_QCH_CLK, 0x3094, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_HTU_NPUS_QCH_CLK, 0x7094, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2094, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x4094, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK, 0x2098, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK, 0x4098, CMU_NPUS),
    SFR(CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK, 0x209c, CMU_NPUS),
    SFR(CMU_NPUS_DBG_NFO_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK, 0x409c, CMU_NPUS),
    SFR(CMU_RGBP_SPARE0_SPARE, 0xa00, CMU_RGBP),
    SFR(CMU_RGBP_SPARE1_SPARE, 0xa04, CMU_RGBP),
    SFR(CMU_RGBP_UNDEFINED_CMU_CTRL, 0x800, CMU_RGBP),
    SFR(CMU_RGBP_UNDEFINED_SFRNOQUEUE_APB, 0x3c00, CMU_RGBP),
    SFR(CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER, 0x600, CMU_RGBP),
    SFR(CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER, 0x604, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOC_USER, 0x4600, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP, 0x1800, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCP, 0x5800, CMU_RGBP),
    SFR(CMU_RGBP_CLKOUT_CON_CMU_RGBP_CLKOUT0, 0x810, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_CMU_RGBP_CLKOUT0, 0x4810, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_DIV_CLK_RGBP_ECU, 0x1804, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_ECU, 0x5804, CMU_RGBP),
    SFR(CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOCL0_USER, 0x610, CMU_RGBP),
    SFR(CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOCL0_USER, 0x614, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOCL0_USER, 0x4604, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCL0, 0x1808, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCL0, 0x5808, CMU_RGBP),
    SFR(CMU_RGBP_UNDEFINED_CMU_RGBP_HCHGEN_CLKMUX_CMUREF, 0x840, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_MUX_RGBP_CMUREF, 0x1000, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_MUX_RGBP_CMUREF, 0x4000, CMU_RGBP),
    SFR(CMU_RGBP_DMYQCH_CON_CMU_RGBP_CMUREF, 0x3000, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_CMU_RGBP_CMUREF, 0x7000, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK, 0x2000, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK, 0x4004, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_SI_D3_RGBP_INT_QCH, 0x3004, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D3_RGBP_INT_QCH, 0x7004, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_SI_D3_RGBP_INT_PCH, 0x3008, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D3_RGBP_INT_PCH, 0x7008, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, 0x2004, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, 0x4008, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, 0x2008, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, 0x400c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x200c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x4010, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK, 0x2010, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK, 0x4014, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, 0x2014, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, 0x4018, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, 0x2018, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, 0x401c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x201c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK, 0x4020, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, 0x2020, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, 0x4024, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, 0x2024, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, 0x4028, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1, 0x2028, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1, 0x402c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_RGBP_QCH, 0x300c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_RGBP_QCH, 0x700c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0, 0x3010, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF0, 0x7010, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1, 0x3014, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF1, 0x7014, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK, 0x202c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK, 0x4030, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_MI_OTF_YUVPRGBP_QCH, 0x3018, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_YUVPRGBP_QCH, 0x7018, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_MI_OTF_YUVPRGBP_PCH, 0x301c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_YUVPRGBP_PCH, 0x701c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK, 0x2030, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK, 0x4034, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_SI_D2_RGBP_INT_QCH, 0x3020, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D2_RGBP_INT_QCH, 0x7020, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_SI_D2_RGBP_INT_PCH, 0x3024, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D2_RGBP_INT_PCH, 0x7024, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK, 0x2034, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK, 0x4038, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_VGEN_LITE_D1_RGBP_QCH, 0x3028, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_VGEN_LITE_D1_RGBP_QCH, 0x7028, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK, 0x2038, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK, 0x403c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_VGEN_LITE_D0_RGBP_QCH, 0x302c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_VGEN_LITE_D0_RGBP_QCH, 0x702c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK, 0x203c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK, 0x4040, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_MCFP_QCH, 0x3030, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_MCFP_QCH, 0x7030, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK, 0x2040, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK, 0x4044, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK, 0x2044, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK, 0x4048, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK, 0x2048, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK, 0x404c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_INT_QCH, 0x3034, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D1_RGBP_INT_QCH, 0x7034, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_SI_D1_RGBP_INT_PCH, 0x3038, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D1_RGBP_INT_PCH, 0x7038, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK, 0x204c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK, 0x4050, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_MI_OTF_CSTATRGBP_QCH, 0x303c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_CSTATRGBP_QCH, 0x703c, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_MI_OTF_CSTATRGBP_PCH, 0x3040, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_CSTATRGBP_PCH, 0x7040, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK, 0x2050, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK, 0x4054, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_VGEN_LITE_D2_RGBP_QCH, 0x3044, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_VGEN_LITE_D2_RGBP_QCH, 0x7044, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, 0x2054, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, 0x4058, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1, 0x2058, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1, 0x405c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2, 0x205c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2, 0x4060, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S1, 0x3048, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D0_RGBP_QCH_S1, 0x7048, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S2, 0x304c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D0_RGBP_QCH_S2, 0x704c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK, 0x2060, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK, 0x4064, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_INT_QCH, 0x3050, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D0_RGBP_INT_QCH, 0x7050, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_SI_D0_RGBP_INT_PCH, 0x3054, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_SI_D0_RGBP_INT_PCH, 0x7054, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK, 0x2064, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK, 0x4068, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1, 0x2068, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1, 0x406c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2, 0x206c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2, 0x4070, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S1, 0x3058, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D1_RGBP_QCH_S1, 0x7058, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S2, 0x305c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D1_RGBP_QCH_S2, 0x705c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK, 0x2070, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK, 0x4074, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBPYUVP_QCH, 0x3060, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBPYUVP_QCH, 0x7060, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_SI_OTF_RGBPYUVP_PCH, 0x3064, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBPYUVP_PCH, 0x7064, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1, 0x2074, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1, 0x4078, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2, 0x2078, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2, 0x407c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S1, 0x3068, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D2_RGBP_QCH_S1, 0x7068, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S2, 0x306c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D2_RGBP_QCH_S2, 0x706c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1, 0x207c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1, 0x4080, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2, 0x2080, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2, 0x4084, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S1, 0x3070, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D3_RGBP_QCH_S1, 0x7070, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S2, 0x3074, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSMMU_D3_RGBP_QCH_S2, 0x7074, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK, 0x2084, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK, 0x4088, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x2088, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x408c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, 0x208c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, 0x4090, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH, 0x3078, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_QCH, 0x7078, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_SLH_AXI_MI_P_RGBP_PCH, 0x307c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_PCH, 0x707c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK, 0x2090, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK, 0x4094, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_TREX_D_CAM_QCH, 0x3080, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_TREX_D_CAM_QCH, 0x7080, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK, 0x2094, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK, 0x4098, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_PPMU_D2_RGBP_QCH, 0x3084, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_PPMU_D2_RGBP_QCH, 0x7084, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, 0x2098, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, 0x409c, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH, 0x3088, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_PPMU_D1_RGBP_QCH, 0x7088, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, 0x209c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, 0x40a0, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH, 0x308c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_PPMU_D0_RGBP_QCH, 0x708c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK, 0x20a0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK, 0x40a4, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_TREX_PPMU_D0_CAM_QCH, 0x3090, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_TREX_PPMU_D0_CAM_QCH, 0x7090, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, 0x20a4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, 0x40a8, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH, 0x3094, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_D_TZPC_RGBP_QCH, 0x7094, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, 0x20a8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, 0x40ac, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH, 0x3098, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_SYSREG_RGBP_QCH, 0x7098, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK, 0x20ac, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK, 0x40b0, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_ECU_RGBP_QCH, 0x309c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_ECU_RGBP_QCH, 0x709c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK, 0x20b0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK, 0x40b4, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_TREX_PPMU_D1_CAM_QCH, 0x30a0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_TREX_PPMU_D1_CAM_QCH, 0x70a0, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x20b4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x40b8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK, 0x20b8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK, 0x40bc, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_PPMU_D3_RGBP_QCH, 0x30a4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_PPMU_D3_RGBP_QCH, 0x70a4, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK, 0x20bc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK, 0x40c0, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_CMU_RGBP_QCH, 0x30a8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_CMU_RGBP_QCH, 0x70a8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20c0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x40c4, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK, 0x20c4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK, 0x40c8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK, 0x20c8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK, 0x40cc, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK, 0x20cc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK, 0x40d0, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D2_RGBP_INT_QCH, 0x30ac, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D2_RGBP_INT_QCH, 0x70ac, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D2_RGBP_INT_PCH, 0x30b0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D2_RGBP_INT_PCH, 0x70b0, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK, 0x20d0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK, 0x40d4, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSTAT_QCH, 0x30b4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D1_CSTAT_QCH, 0x70b4, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D1_CSTAT_PCH, 0x30b8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D1_CSTAT_PCH, 0x70b8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, 0x20d4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, 0x40d8, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSIS_QCH, 0x30bc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D1_CSIS_QCH, 0x70bc, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D1_CSIS_PCH, 0x30c0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D1_CSIS_PCH, 0x70c0, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK, 0x20d8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK, 0x40dc, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AST_SI_G_CAM_NOCL0_QCH, 0x30c4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_G_CAM_NOCL0_QCH, 0x70c4, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AST_SI_G_CAM_NOCL0_PCH, 0x30c8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AST_SI_G_CAM_NOCL0_PCH, 0x70c8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK, 0x20dc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK, 0x40e0, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D1_RGBP_INT_QCH, 0x30cc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D1_RGBP_INT_QCH, 0x70cc, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D1_RGBP_INT_PCH, 0x30d0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D1_RGBP_INT_PCH, 0x70d0, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK, 0x20e0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK, 0x40e4, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_TAXI_SI_D1_CAM_NOCL0_QCH, 0x30d4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_TAXI_SI_D1_CAM_NOCL0_QCH, 0x70d4, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_TAXI_SI_D1_CAM_NOCL0_PCH, 0x30d8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_TAXI_SI_D1_CAM_NOCL0_PCH, 0x70d8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK, 0x20e4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK, 0x40e8, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D_ICPU_QCH, 0x30dc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D_ICPU_QCH, 0x70dc, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D_ICPU_PCH, 0x30e0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D_ICPU_PCH, 0x70e0, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK, 0x20e8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK, 0x40ec, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK, 0x20ec, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK, 0x40f0, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D_YUVP_QCH, 0x30e4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D_YUVP_QCH, 0x70e4, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D_YUVP_PCH, 0x30e8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D_YUVP_PCH, 0x70e8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK, 0x20f0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK, 0x40f4, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK, 0x20f4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK, 0x40f8, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D0_RGBP_INT_QCH, 0x30ec, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D0_RGBP_INT_QCH, 0x70ec, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D0_RGBP_INT_PCH, 0x30f0, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D0_RGBP_INT_PCH, 0x70f0, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK, 0x20f8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK, 0x40fc, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK, 0x20fc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK, 0x4100, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK, 0x2100, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK, 0x4104, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_TAXI_SI_D0_CAM_NOCL0_QCH, 0x30f4, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_TAXI_SI_D0_CAM_NOCL0_QCH, 0x70f4, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_TAXI_SI_D0_CAM_NOCL0_PCH, 0x30f8, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_TAXI_SI_D0_CAM_NOCL0_PCH, 0x70f8, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK, 0x2104, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK, 0x4108, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSTAT_QCH, 0x30fc, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D0_CSTAT_QCH, 0x70fc, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D0_CSTAT_PCH, 0x3100, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D0_CSTAT_PCH, 0x7100, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK, 0x2108, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK, 0x410c, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, 0x210c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, 0x4110, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSIS_QCH, 0x3104, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D0_CSIS_QCH, 0x7104, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D0_CSIS_PCH, 0x3108, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D0_CSIS_PCH, 0x7108, CMU_RGBP),
    SFR(CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK, 0x2110, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK, 0x4114, CMU_RGBP),
    SFR(CMU_RGBP_QCH_CON_LH_AXI_MI_D3_RGBP_INT_QCH, 0x310c, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D3_RGBP_INT_QCH, 0x710c, CMU_RGBP),
    SFR(CMU_RGBP_PCH_CON_LH_AXI_MI_D3_RGBP_INT_PCH, 0x3110, CMU_RGBP),
    SFR(CMU_RGBP_DBG_NFO_LH_AXI_MI_D3_RGBP_INT_PCH, 0x7110, CMU_RGBP),
};
unsigned int cmucal_sfr_size = 5731;
unsigned int dbg_offset = 0x4000;

struct sfr_access cmucal_sfr_access_list[] = {
    SFR_ACCESS(PLL_SHARED0__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__FDIV, 0, 32, CMU_TOP_PLL_CON8_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED0__STABLE, 29, 1, CMU_TOP_PLL_CON3_PLL_SHARED0),
    SFR_ACCESS(PLL_SHARED1__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__FDIV, 0, 32, CMU_TOP_PLL_CON8_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED1__STABLE, 29, 1, CMU_TOP_PLL_CON3_PLL_SHARED1),
    SFR_ACCESS(PLL_SHARED2__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__FDIV, 0, 32, CMU_TOP_PLL_CON8_PLL_SHARED2),
    SFR_ACCESS(PLL_SHARED2__STABLE, 29, 1, CMU_TOP_PLL_CON3_PLL_SHARED2),
    SFR_ACCESS(PLL_G3D__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_G3D),
    SFR_ACCESS(PLL_G3D__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_G3D__FDIV, 0, 32, CMU_TOP_PLL_CON8_PLL_G3D),
    SFR_ACCESS(PLL_G3D__STABLE, 29, 1, CMU_TOP_PLL_CON3_PLL_G3D),
    SFR_ACCESS(PLL_MMC__LOCKTIME, 0, 20, CMU_TOP_PLL_LOCKTIME_PLL_MMC),
    SFR_ACCESS(PLL_MMC__ENABLE, 31, 1, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__MDIV, 16, 10, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__PDIV, 8, 6, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__SDIV, 0, 3, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(PLL_MMC__FDIV, 0, 32, CMU_TOP_PLL_CON8_PLL_MMC),
    SFR_ACCESS(PLL_MMC__STABLE, 29, 1, CMU_TOP_PLL_CON3_PLL_MMC),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1_SWITCH__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK0__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK1__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK2__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK2__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK3__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK3__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK4__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK4__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK5__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK5__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5),
    SFR_ACCESS(MUX_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_TOP__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_TOP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_CPU__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_CPU__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_MIF__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_MIF__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(MUX_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(MUX_CLKCMU_CSIS_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSIS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_BYRP__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_BYRP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(MUX_CLKCMU_DPU_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPU_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC),
    SFR_ACCESS(MUX_CLKCMU_DPU_DSIM__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_DSIM),
    SFR_ACCESS(MUX_CLKCMU_DPU_DSIM__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_DSIM),
    SFR_ACCESS(MUX_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_DSIM),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOC),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOC),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOC),
    SFR_ACCESS(MUX_CLKCMU_G3D_SWITCH__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_G3D_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_HSI_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC),
    SFR_ACCESS(MUX_CLKCMU_HSI_UFS_EMBD__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(MUX_CLKCMU_HSI_UFS_EMBD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(MUX_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG),
    SFR_ACCESS(MUX_CLKCMU_M2M_GDC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC),
    SFR_ACCESS(MUX_CLKCMU_M2M_GDC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC),
    SFR_ACCESS(MUX_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC),
    SFR_ACCESS(MUX_CLKCMU_M2M_LME__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_LME),
    SFR_ACCESS(MUX_CLKCMU_M2M_LME__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_LME),
    SFR_ACCESS(MUX_CLKCMU_M2M_LME__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_LME),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOCL0__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOCL0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(MUX_CLKCMU_MFC_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC),
    SFR_ACCESS(MUX_CLKCMU_MFC_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC),
    SFR_ACCESS(MUX_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC),
    SFR_ACCESS(MUX_CLKCMU_MIF_SWITCH__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_MIF_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_SC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_SC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_SC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_SC),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_SC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_SC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERI_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERI_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERI_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_NOC),
    SFR_ACCESS(MUX_CLKCMU_PERI_MMC_CARD__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(MUX_CLKCMU_PERI_MMC_CARD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(MUX_CLKCMU_PERI_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(MUX_CLKCMU_PERI_IP__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_IP),
    SFR_ACCESS(MUX_CLKCMU_PERI_IP__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_IP),
    SFR_ACCESS(MUX_CLKCMU_PERI_IP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_PERI_IP),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC),
    SFR_ACCESS(MUX_CLKCMU_USB_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC),
    SFR_ACCESS(MUX_CLKCMU_USB_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC),
    SFR_ACCESS(MUX_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC),
    SFR_ACCESS(MUX_CLKCMU_USB_USB20DRD__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(MUX_CLKCMU_USB_USB20DRD__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(MUX_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_CSIS_DCPHY__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(MUX_CLKCMU_CSIS_DCPHY__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(MUX_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(MUX_CLKCMU_CSIS_OIS__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS),
    SFR_ACCESS(MUX_CLKCMU_CSIS_OIS__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS),
    SFR_ACCESS(MUX_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_0__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_1__SELECT, 0, 2, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_1__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(MUX_CLKCMU_NPUS_NOC__SELECT, 0, 2, CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPUS_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPUS_NOC__BUSY, 16, 1, CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPUS_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPUS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPUS_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPU0_NOC__SELECT, 0, 2, CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPU0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPU0_NOC__BUSY, 16, 1, CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPU0_NOC),
    SFR_ACCESS(MUX_CLKCMU_NPU0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLKCON_MUX_MUX_CLKCMU_NPU0_NOC),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC_0__SELECT, 0, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC_0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC_0__BUSY, 16, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC_0),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC_0),
    SFR_ACCESS(CMU_CUSTOM_TOP_MUX_CMUREF__SELECT, 0, 1, CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF),
    SFR_ACCESS(CMU_CUSTOM_TOP_MUX_CMUREF__BUSY, 16, 1, CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF),
    SFR_ACCESS(DIV_CLKCMU_AUD_CPU__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU),
    SFR_ACCESS(DIV_CLKCMU_AUD_CPU__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU),
    SFR_ACCESS(DIV_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU),
    SFR_ACCESS(DIV_CLKCMU_AUD_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC),
    SFR_ACCESS(DIV_CLKCMU_AUD_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC),
    SFR_ACCESS(DIV_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(DIV_CLKCMU_DSU_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_DSU_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK0__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK1__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK2__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK2__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK3__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK3__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK4__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK4__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK5__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK5__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5),
    SFR_ACCESS(DIV_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_TOP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_TOP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST),
    SFR_ACCESS(DIV_CLKCMU_CSIS_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC),
    SFR_ACCESS(DIV_CLKCMU_CSIS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC),
    SFR_ACCESS(DIV_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_CPU__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_CPU__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_MIF__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_MIF__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(DIV_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(DIV_CLKCMU_CSTAT_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(DIV_CLKCMU_CSTAT_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(DIV_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(DIV_CLKCMU_CSTAT_BYRP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(DIV_CLKCMU_CSTAT_BYRP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(DIV_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(DIV_CLKCMU_DPU_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC),
    SFR_ACCESS(DIV_CLKCMU_DPU_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC),
    SFR_ACCESS(DIV_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC),
    SFR_ACCESS(DIV_CLKCMU_DPU_DSIM__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_DSIM),
    SFR_ACCESS(DIV_CLKCMU_DPU_DSIM__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_DSIM),
    SFR_ACCESS(DIV_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_DSIM),
    SFR_ACCESS(DIV_CLKCMU_G3D_SWITCH__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_G3D_SWITCH__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(DIV_CLKCMU_HSI_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC),
    SFR_ACCESS(DIV_CLKCMU_HSI_UFS_EMBD__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(DIV_CLKCMU_HSI_UFS_EMBD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(DIV_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(DIV_CLKCMU_M2M_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC),
    SFR_ACCESS(DIV_CLKCMU_M2M_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC),
    SFR_ACCESS(DIV_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC),
    SFR_ACCESS(DIV_CLKCMU_M2M_JPEG__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG),
    SFR_ACCESS(DIV_CLKCMU_M2M_JPEG__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG),
    SFR_ACCESS(DIV_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG),
    SFR_ACCESS(DIV_CLKCMU_M2M_GDC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC),
    SFR_ACCESS(DIV_CLKCMU_M2M_GDC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC),
    SFR_ACCESS(DIV_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC),
    SFR_ACCESS(DIV_CLKCMU_M2M_LME__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_LME),
    SFR_ACCESS(DIV_CLKCMU_M2M_LME__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_LME),
    SFR_ACCESS(DIV_CLKCMU_M2M_LME__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_LME),
    SFR_ACCESS(DIV_CLKCMU_RGBP_NOCL0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(DIV_CLKCMU_RGBP_NOCL0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(DIV_CLKCMU_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(DIV_CLKCMU_MFC_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC),
    SFR_ACCESS(DIV_CLKCMU_MFC_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC),
    SFR_ACCESS(DIV_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC),
    SFR_ACCESS(DIV_CLKCMU_MIF_NOCP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP),
    SFR_ACCESS(DIV_CLKCMU_MIF_NOCP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP),
    SFR_ACCESS(DIV_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_SC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_SC),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_SC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_SC),
    SFR_ACCESS(DIV_CLKCMU_NOCL0_SC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_SC),
    SFR_ACCESS(DIV_CLKCMU_NOCL1A_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL1A_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(DIV_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERI_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERI_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERI_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_NOC),
    SFR_ACCESS(DIV_CLKCMU_PERI_MMC_CARD__DIVRATIO, 0, 9, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(DIV_CLKCMU_PERI_MMC_CARD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(DIV_CLKCMU_PERI_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(DIV_CLKCMU_PERI_IP__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_IP),
    SFR_ACCESS(DIV_CLKCMU_PERI_IP__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_IP),
    SFR_ACCESS(DIV_CLKCMU_PERI_IP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_PERI_IP),
    SFR_ACCESS(DIV_CLKCMU_RGBP_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC),
    SFR_ACCESS(DIV_CLKCMU_RGBP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC),
    SFR_ACCESS(DIV_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC),
    SFR_ACCESS(DIV_CLKCMU_USB_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC),
    SFR_ACCESS(DIV_CLKCMU_USB_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC),
    SFR_ACCESS(DIV_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC),
    SFR_ACCESS(DIV_CLKCMU_USB_USB20DRD__DIVRATIO, 0, 5, CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(DIV_CLKCMU_USB_USB20DRD__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(DIV_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(DIV_CLKCMU_YUVP_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC),
    SFR_ACCESS(DIV_CLKCMU_YUVP_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC),
    SFR_ACCESS(DIV_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC),
    SFR_ACCESS(DIV_CLKCMU_ALIVE_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(DIV_CLKCMU_ALIVE_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(DIV_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(DIV_CLKCMU_CSIS_DCPHY__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(DIV_CLKCMU_CSIS_DCPHY__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(DIV_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(DIV_CLKCMU_CSIS_OIS__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS),
    SFR_ACCESS(DIV_CLKCMU_CSIS_OIS__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS),
    SFR_ACCESS(DIV_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOCD_0__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOCD_0__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOCD_1__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOCD_1__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(DIV_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(DIV_CLKCMU_NPUS_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NPUS_NOC),
    SFR_ACCESS(DIV_CLKCMU_NPUS_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NPUS_NOC),
    SFR_ACCESS(DIV_CLKCMU_NPUS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NPUS_NOC),
    SFR_ACCESS(DIV_CLKCMU_NPU0_NOC__DIVRATIO, 0, 4, CMU_TOP_CLK_CON_DIV_CLKCMU_NPU0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NPU0_NOC__BUSY, 16, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NPU0_NOC),
    SFR_ACCESS(DIV_CLKCMU_NPU0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_DIV_CLKCMU_NPU0_NOC),
    SFR_ACCESS(GATE_CLKCMU_AUD_CPU__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
    SFR_ACCESS(GATE_CLKCMU_AUD_CPU__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
    SFR_ACCESS(GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
    SFR_ACCESS(GATE_CLKCMU_AUD_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
    SFR_ACCESS(GATE_CLKCMU_AUD_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
    SFR_ACCESS(GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_NOCP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_NOCP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
    SFR_ACCESS(GATE_CLKCMU_DSU_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_DSU_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK2__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK2__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK3__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK3__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK4__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK4__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK5__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK5__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
    SFR_ACCESS(GATE_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_TOP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_TOP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_TOP),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_CPU__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_CPU__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CPU),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_MIF__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_MIF__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(GATE_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MIF),
    SFR_ACCESS(GATE_CLKCMU_CSIS_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSIS_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSTAT_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSTAT_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSTAT_BYRP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(GATE_CLKCMU_CSTAT_BYRP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(GATE_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_BYRP),
    SFR_ACCESS(GATE_CLKCMU_DPU_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_NOC),
    SFR_ACCESS(GATE_CLKCMU_DPU_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_NOC),
    SFR_ACCESS(GATE_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_NOC),
    SFR_ACCESS(GATE_CLKCMU_DPU_DSIM__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_DSIM),
    SFR_ACCESS(GATE_CLKCMU_DPU_DSIM__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_DSIM),
    SFR_ACCESS(GATE_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_DSIM),
    SFR_ACCESS(GATE_CLKCMU_G3D_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_G3D_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_HSI_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_NOC),
    SFR_ACCESS(GATE_CLKCMU_HSI_UFS_EMBD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(GATE_CLKCMU_HSI_UFS_EMBD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(GATE_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_UFS_EMBD),
    SFR_ACCESS(GATE_CLKCMU_M2M_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
    SFR_ACCESS(GATE_CLKCMU_M2M_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
    SFR_ACCESS(GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
    SFR_ACCESS(GATE_CLKCMU_M2M_JPEG__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
    SFR_ACCESS(GATE_CLKCMU_M2M_JPEG__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
    SFR_ACCESS(GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
    SFR_ACCESS(GATE_CLKCMU_M2M_GDC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_GDC),
    SFR_ACCESS(GATE_CLKCMU_M2M_GDC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_GDC),
    SFR_ACCESS(GATE_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_GDC),
    SFR_ACCESS(GATE_CLKCMU_M2M_LME__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_LME),
    SFR_ACCESS(GATE_CLKCMU_M2M_LME__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_LME),
    SFR_ACCESS(GATE_CLKCMU_M2M_LME__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_LME),
    SFR_ACCESS(GATE_CLKCMU_RGBP_NOCL0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(GATE_CLKCMU_RGBP_NOCL0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(GATE_CLKCMU_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOCL0),
    SFR_ACCESS(GATE_CLKCMU_MFC_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_NOC),
    SFR_ACCESS(GATE_CLKCMU_MFC_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_NOC),
    SFR_ACCESS(GATE_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_NOC),
    SFR_ACCESS(GATE_CLKCMU_MIF_SWITCH__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_MIF_SWITCH__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH),
    SFR_ACCESS(GATE_CLKCMU_MIF_NOCP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
    SFR_ACCESS(GATE_CLKCMU_MIF_NOCP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
    SFR_ACCESS(GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_SC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_SC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_SC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_SC),
    SFR_ACCESS(GATE_CLKCMU_NOCL0_SC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_SC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1A_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1A_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERI_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERI_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERI_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_NOC),
    SFR_ACCESS(GATE_CLKCMU_PERI_MMC_CARD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(GATE_CLKCMU_PERI_MMC_CARD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(GATE_CLKCMU_PERI_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_MMC_CARD),
    SFR_ACCESS(GATE_CLKCMU_PERI_IP__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
    SFR_ACCESS(GATE_CLKCMU_PERI_IP__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
    SFR_ACCESS(GATE_CLKCMU_PERI_IP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
    SFR_ACCESS(GATE_CLKCMU_RGBP_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOC),
    SFR_ACCESS(GATE_CLKCMU_RGBP_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOC),
    SFR_ACCESS(GATE_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOC),
    SFR_ACCESS(GATE_CLKCMU_USB_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_NOC),
    SFR_ACCESS(GATE_CLKCMU_USB_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_NOC),
    SFR_ACCESS(GATE_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_NOC),
    SFR_ACCESS(GATE_CLKCMU_USB_USB20DRD__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(GATE_CLKCMU_USB_USB20DRD__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(GATE_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_USB20DRD),
    SFR_ACCESS(GATE_CLKCMU_YUVP_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC),
    SFR_ACCESS(GATE_CLKCMU_YUVP_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC),
    SFR_ACCESS(GATE_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC),
    SFR_ACCESS(GATE_CLKCMU_ALIVE_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(GATE_CLKCMU_ALIVE_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC),
    SFR_ACCESS(GATE_CLKCMU_CSIS_DCPHY__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(GATE_CLKCMU_CSIS_DCPHY__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(GATE_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_DCPHY),
    SFR_ACCESS(GATE_CLKCMU_CSIS_OIS__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS),
    SFR_ACCESS(GATE_CLKCMU_CSIS_OIS__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS),
    SFR_ACCESS(GATE_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS),
    SFR_ACCESS(AP2CP_SHARED0_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED0_CLK),
    SFR_ACCESS(AP2CP_SHARED0_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED0_CLK),
    SFR_ACCESS(AP2CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED0_CLK),
    SFR_ACCESS(AP2CP_SHARED1_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED1_CLK),
    SFR_ACCESS(AP2CP_SHARED1_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED1_CLK),
    SFR_ACCESS(AP2CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED1_CLK),
    SFR_ACCESS(AP2CP_SHARED2_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED2_CLK),
    SFR_ACCESS(AP2CP_SHARED2_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED2_CLK),
    SFR_ACCESS(AP2CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_AP2CP_SHARED2_CLK),
    SFR_ACCESS(AP2CP_HISPEEDY_CLK__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_AP2CP_HISPEEDY_CLK),
    SFR_ACCESS(AP2CP_HISPEEDY_CLK__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_AP2CP_HISPEEDY_CLK),
    SFR_ACCESS(AP2CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_AP2CP_HISPEEDY_CLK),
    SFR_ACCESS(GATE_CLKCMU_G3D_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOC),
    SFR_ACCESS(GATE_CLKCMU_G3D_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOC),
    SFR_ACCESS(GATE_CLKCMU_G3D_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOC),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOCD_0__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOCD_0__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_0),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOCD_1__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOCD_1__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_1),
    SFR_ACCESS(GATE_CLKCMU_NPUS_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUS_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPUS_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUS_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPUS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUS_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPU0_NOC__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPU0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPU0_NOC__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPU0_NOC),
    SFR_ACCESS(GATE_CLKCMU_NPU0_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPU0_NOC),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC_0_ALT__CGVAL, 21, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC_0_ALT),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC_0_ALT__MANUAL, 20, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC_0_ALT),
    SFR_ACCESS(GATE_CLKCMU_ICPU_NOC_0_ALT__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC_0_ALT),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_USER__MUX_SEL, 4, 1, CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_USER__MUX_BUSY, 16, 1, CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL, 4, 1, CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY, 16, 1, CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_SPMI_USER__MUX_SEL, 4, 1, CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_SPMI_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_SPMI_USER__MUX_BUSY, 16, 1, CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_SPMI_USER),
    SFR_ACCESS(MUX_CLK_RCO_ALIVE_SPMI_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_SPMI_USER),
    SFR_ACCESS(MUX_CLKCMU_AP2GNSS__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_AP2GNSS),
    SFR_ACCESS(MUX_CLKCMU_AP2GNSS__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_AP2GNSS),
    SFR_ACCESS(MUX_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_AP2GNSS),
    SFR_ACCESS(MUX_CLKCMU_CMGP_PERI__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_PERI),
    SFR_ACCESS(MUX_CLKCMU_CMGP_PERI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_PERI),
    SFR_ACCESS(MUX_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_PERI),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLK_ALIVE_PMU_SUB__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_PMU_SUB),
    SFR_ACCESS(MUX_CLK_ALIVE_PMU_SUB__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_PMU_SUB),
    SFR_ACCESS(MUX_CLK_ALIVE_PMU_SUB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_PMU_SUB),
    SFR_ACCESS(MUX_CLK_ALIVE_I2C0__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_I2C0),
    SFR_ACCESS(MUX_CLK_ALIVE_I2C0__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_I2C0),
    SFR_ACCESS(MUX_CLK_ALIVE_I2C0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_I2C0),
    SFR_ACCESS(MUX_CLK_ALIVE_DBGCORE_UART__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(MUX_CLK_ALIVE_DBGCORE_UART__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(MUX_CLK_ALIVE_USI0__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_USI0),
    SFR_ACCESS(MUX_CLK_ALIVE_USI0__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_USI0),
    SFR_ACCESS(MUX_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_USI0),
    SFR_ACCESS(MUX_CLK_ALIVE_SPMI__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI),
    SFR_ACCESS(MUX_CLK_ALIVE_SPMI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI),
    SFR_ACCESS(MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_NOC__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLKCMU_CHUB_PERI__SELECT, 0, 2, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUB_PERI),
    SFR_ACCESS(MUX_CLKCMU_CHUB_PERI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUB_PERI),
    SFR_ACCESS(MUX_CLKCMU_CHUB_PERI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUB_PERI),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER_USER__SELECT, 0, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_USER),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER_USER__BUSY, 16, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_USER),
    SFR_ACCESS(MUX_CLK_ALIVE_TIMER_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_USER),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_CMGP_PERI_ALIVE__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_PERI_ALIVE),
    SFR_ACCESS(DIV_CLK_ALIVE_CMGP_PERI_ALIVE__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_PERI_ALIVE),
    SFR_ACCESS(DIV_CLK_ALIVE_CMGP_PERI_ALIVE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_PERI_ALIVE),
    SFR_ACCESS(DIV_CLK_ALIVE_CMGP_NOC__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_CMGP_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_UART__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART),
    SFR_ACCESS(DIV_CLK_ALIVE_CHUBVTS_NOC__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_CHUBVTS_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_PMU_SUB__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_PMU_SUB),
    SFR_ACCESS(DIV_CLK_PMU_SUB__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_PMU_SUB),
    SFR_ACCESS(DIV_CLK_PMU_SUB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_PMU_SUB),
    SFR_ACCESS(DIV_CLK_ALIVE_I2C0__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_I2C0),
    SFR_ACCESS(DIV_CLK_ALIVE_I2C0__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_I2C0),
    SFR_ACCESS(DIV_CLK_ALIVE_I2C0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_I2C0),
    SFR_ACCESS(DIV_CLK_ALIVE_USI0__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_USI0),
    SFR_ACCESS(DIV_CLK_ALIVE_USI0__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_USI0),
    SFR_ACCESS(DIV_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_USI0),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_NOC__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_NOC__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_NOC),
    SFR_ACCESS(DIV_CLK_ALIVE_CHUB_PERI__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUB_PERI),
    SFR_ACCESS(DIV_CLK_ALIVE_CHUB_PERI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUB_PERI),
    SFR_ACCESS(DIV_CLK_ALIVE_CHUB_PERI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUB_PERI),
    SFR_ACCESS(DIV_CLK_ALIVE_ECU__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_ECU),
    SFR_ACCESS(DIV_CLK_ALIVE_ECU__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_ECU),
    SFR_ACCESS(DIV_CLK_ALIVE_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_ECU),
    SFR_ACCESS(DIV_CLK_ALIVE_SPMI__DIVRATIO, 0, 4, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI),
    SFR_ACCESS(DIV_CLK_ALIVE_SPMI__BUSY, 16, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI),
    SFR_ACCESS(DIV_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI),
    SFR_ACCESS(GATE_CLKCMU_CMGP_PERI__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI),
    SFR_ACCESS(GATE_CLKCMU_CMGP_PERI__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI),
    SFR_ACCESS(GATE_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI),
    SFR_ACCESS(GATE_CLKCMU_CMGP_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_NOC),
    SFR_ACCESS(GATE_CLKCMU_CMGP_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_NOC),
    SFR_ACCESS(GATE_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_NOC),
    SFR_ACCESS(GATE_CLKCMU_AP2GNSS__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_AP2GNSS),
    SFR_ACCESS(GATE_CLKCMU_AP2GNSS__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_AP2GNSS),
    SFR_ACCESS(GATE_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_AP2GNSS),
    SFR_ACCESS(GATE_CLKCMU_CHUBVTS_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUBVTS_NOC),
    SFR_ACCESS(GATE_CLKCMU_CHUBVTS_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUBVTS_NOC),
    SFR_ACCESS(GATE_CLKCMU_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUBVTS_NOC),
    SFR_ACCESS(GATE_CLKCMU_CHUB__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB),
    SFR_ACCESS(GATE_CLKCMU_CHUB__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB),
    SFR_ACCESS(GATE_CLKCMU_CHUB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB),
    SFR_ACCESS(GATE_CLKCMU_CMGP__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP),
    SFR_ACCESS(GATE_CLKCMU_CMGP__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP),
    SFR_ACCESS(GATE_CLKCMU_CMGP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP),
    SFR_ACCESS(GATE_CLKCMU_DBGCORE_NOC__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(GATE_CLKCMU_DBGCORE_NOC__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(GATE_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_DBGCORE_NOC),
    SFR_ACCESS(GATE_CLKCMU_CHUB_PERI__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB_PERI),
    SFR_ACCESS(GATE_CLKCMU_CHUB_PERI__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB_PERI),
    SFR_ACCESS(GATE_CLKCMU_CHUB_PERI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB_PERI),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB),
    SFR_ACCESS(BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(GREBEINTEGRATION_QCH_GREBE__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_QCH_GREBE__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_QCH_GREBE__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_QCH_DBG__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_DBG),
    SFR_ACCESS(GREBEINTEGRATION_QCH_DBG__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_DBG),
    SFR_ACCESS(GREBEINTEGRATION_QCH_DBG__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_GREBEINTEGRATION_QCH_DBG),
    SFR_ACCESS(RTC_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RTC_1_QCH),
    SFR_ACCESS(RTC_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RTC_1_QCH),
    SFR_ACCESS(RTC_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RTC_1_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM_QCH),
    SFR_ACCESS(ASYNCAHB_MI_APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM_QCH),
    SFR_ACCESS(RTC_S_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RTC_S_QCH),
    SFR_ACCESS(RTC_S_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RTC_S_QCH),
    SFR_ACCESS(RTC_S_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RTC_S_QCH),
    SFR_ACCESS(CLKMON_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_CLKMON_QCH),
    SFR_ACCESS(CLKMON_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_CLKMON_QCH),
    SFR_ACCESS(CLKMON_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_CLKMON_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_S_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_S_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH),
    SFR_ACCESS(PMU_QCH_PMU__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMU),
    SFR_ACCESS(PMU_QCH_PMU__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMU),
    SFR_ACCESS(PMU_QCH_PMU__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMU),
    SFR_ACCESS(PMU_QCH_PMLINK__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMLINK),
    SFR_ACCESS(PMU_QCH_PMLINK__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMLINK),
    SFR_ACCESS(PMU_QCH_PMLINK__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_PMU_QCH_PMLINK),
    SFR_ACCESS(MAILBOX_CP_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_CP_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH),
    SFR_ACCESS(ECU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH),
    SFR_ACCESS(ECU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH),
    SFR_ACCESS(ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH),
    SFR_ACCESS(D_TZPC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH),
    SFR_ACCESS(D_TZPC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH),
    SFR_ACCESS(D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH),
    SFR_ACCESS(MAILBOX_GNSS_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_GNSS_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH),
    SFR_ACCESS(MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH),
    SFR_ACCESS(S2PC_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH),
    SFR_ACCESS(S2PC_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH),
    SFR_ACCESS(S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MODEMALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MODEMALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MODEMALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM_VTS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH),
    SFR_ACCESS(MAILBOX_APM_VTS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH),
    SFR_ACCESS(MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH),
    SFR_ACCESS(MAILBOX_WLBT_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_WLBT_CHUB_QCH),
    SFR_ACCESS(MAILBOX_WLBT_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_WLBT_CHUB_QCH),
    SFR_ACCESS(MAILBOX_WLBT_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_WLBT_CHUB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_APM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_APM_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_APM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_APM_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_APM_QCH),
    SFR_ACCESS(MAILBOX_AP_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_AP_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH),
    SFR_ACCESS(MAILBOX_APM_AUD_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH),
    SFR_ACCESS(MAILBOX_APM_AUD_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH),
    SFR_ACCESS(MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH),
    SFR_ACCESS(MAILBOX_AP_WLBT_PMU_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WLBT_PMU_QCH),
    SFR_ACCESS(MAILBOX_AP_WLBT_PMU_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WLBT_PMU_QCH),
    SFR_ACCESS(MAILBOX_AP_WLBT_PMU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WLBT_PMU_QCH),
    SFR_ACCESS(WDT_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_WDT_ALIVE_QCH),
    SFR_ACCESS(WDT_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_WDT_ALIVE_QCH),
    SFR_ACCESS(WDT_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_WDT_ALIVE_QCH),
    SFR_ACCESS(INTMEM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_INTMEM_QCH),
    SFR_ACCESS(INTMEM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_INTMEM_QCH),
    SFR_ACCESS(INTMEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_INTMEM_QCH),
    SFR_ACCESS(RTC_0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RTC_0_QCH),
    SFR_ACCESS(RTC_0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RTC_0_QCH),
    SFR_ACCESS(RTC_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RTC_0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVECMGP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVECMGP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVECMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH),
    SFR_ACCESS(MAILBOX_APM_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH),
    SFR_ACCESS(MAILBOX_APM_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH),
    SFR_ACCESS(MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
    SFR_ACCESS(MCT_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH),
    SFR_ACCESS(MCT_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH),
    SFR_ACCESS(MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM_WLBT_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_WLBT_QCH),
    SFR_ACCESS(MAILBOX_APM_WLBT_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_WLBT_QCH),
    SFR_ACCESS(MAILBOX_APM_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_WLBT_QCH),
    SFR_ACCESS(ROM_CRC32_HOST_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_ROM_CRC32_HOST_QCH),
    SFR_ACCESS(ROM_CRC32_HOST_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_ROM_CRC32_HOST_QCH),
    SFR_ACCESS(ROM_CRC32_HOST_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_ROM_CRC32_HOST_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
    SFR_ACCESS(MAILBOX_AP_WLAN_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WLAN_QCH),
    SFR_ACCESS(MAILBOX_AP_WLAN_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WLAN_QCH),
    SFR_ACCESS(MAILBOX_AP_WLAN_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WLAN_QCH),
    SFR_ACCESS(MAILBOX_AP_GNSS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_AP_GNSS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH),
    SFR_ACCESS(PMU_INTR_GEN_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_PMU_INTR_GEN_QCH),
    SFR_ACCESS(PMU_INTR_GEN_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_PMU_INTR_GEN_QCH),
    SFR_ACCESS(PMU_INTR_GEN_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_PMU_INTR_GEN_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVECHUBVTS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVECHUBVTS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ALIVECHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_D_DBGCORE_INT_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_DBGCORE_INT_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_DBGCORE_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH),
    SFR_ACCESS(MAILBOX_CP_WPAN_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_WPAN_QCH),
    SFR_ACCESS(MAILBOX_CP_WPAN_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_WPAN_QCH),
    SFR_ACCESS(MAILBOX_CP_WPAN_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_WPAN_QCH),
    SFR_ACCESS(SYSREG_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH),
    SFR_ACCESS(SYSREG_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH),
    SFR_ACCESS(SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_1_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_1_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH),
    SFR_ACCESS(MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH),
    SFR_ACCESS(DBGCORE_UART_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH),
    SFR_ACCESS(DBGCORE_UART_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH),
    SFR_ACCESS(DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH),
    SFR_ACCESS(MAILBOX_SHARED_SRAM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH),
    SFR_ACCESS(MAILBOX_SHARED_SRAM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH),
    SFR_ACCESS(MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_CHUBVTSALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_CHUBVTSALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_CHUBVTSALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM_GNSS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH),
    SFR_ACCESS(MAILBOX_APM_GNSS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH),
    SFR_ACCESS(MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH),
    SFR_ACCESS(SWEEPER_P_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SWEEPER_P_ALIVE_QCH),
    SFR_ACCESS(SWEEPER_P_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SWEEPER_P_ALIVE_QCH),
    SFR_ACCESS(SWEEPER_P_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SWEEPER_P_ALIVE_QCH),
    SFR_ACCESS(APBIF_GPIO_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH),
    SFR_ACCESS(APBIF_GPIO_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH),
    SFR_ACCESS(APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH),
    SFR_ACCESS(MAILBOX_WLBT_AUD_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_WLBT_AUD_QCH),
    SFR_ACCESS(MAILBOX_WLBT_AUD_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_WLBT_AUD_QCH),
    SFR_ACCESS(MAILBOX_WLBT_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_WLBT_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_GNSSALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_GNSSALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_GNSSALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH),
    SFR_ACCESS(MAILBOX_APM_AP_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH),
    SFR_ACCESS(MAILBOX_APM_AP_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH),
    SFR_ACCESS(MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH),
    SFR_ACCESS(APM_DTA_QCH_APB__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB),
    SFR_ACCESS(APM_DTA_QCH_APB__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB),
    SFR_ACCESS(APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB),
    SFR_ACCESS(HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
    SFR_ACCESS(HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
    SFR_ACCESS(HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
    SFR_ACCESS(MAILBOX_CP_WLAN_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_WLAN_QCH),
    SFR_ACCESS(MAILBOX_CP_WLAN_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_WLAN_QCH),
    SFR_ACCESS(MAILBOX_CP_WLAN_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_WLAN_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_APM_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_D_APM_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_APM_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_D_APM_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_SI_D_APM_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
    SFR_ACCESS(APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
    SFR_ACCESS(MAILBOX_CP_GNSS_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_CP_GNSS_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH),
    SFR_ACCESS(MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH),
    SFR_ACCESS(I2C_ALIVE0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_I2C_ALIVE0_QCH),
    SFR_ACCESS(I2C_ALIVE0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_I2C_ALIVE0_QCH),
    SFR_ACCESS(I2C_ALIVE0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_I2C_ALIVE0_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_WLBT_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_WLBT_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_WLBT_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_WLBT_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_WLBT_QCH),
    SFR_ACCESS(APBIF_PMU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH),
    SFR_ACCESS(APBIF_PMU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH),
    SFR_ACCESS(APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_P_APM_INT_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_P_APM_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_APM_INT_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_P_APM_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_APM_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_LH_AXI_SI_P_APM_INT_QCH),
    SFR_ACCESS(MAILBOX_VTS_CHUB_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_VTS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_VTS_CHUB_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_VTS_CHUB_QCH),
    SFR_ACCESS(MAILBOX_VTS_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_VTS_CHUB_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_GREBE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_GREBE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_GREBE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_GREBE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ALIVE_GREBE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_GREBE_QCH),
    SFR_ACCESS(MAILBOX_AP_DBGCORE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
    SFR_ACCESS(MAILBOX_AP_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
    SFR_ACCESS(MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
    SFR_ACCESS(MAILBOX_GNSS_WLBT_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_WLBT_QCH),
    SFR_ACCESS(MAILBOX_GNSS_WLBT_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_WLBT_QCH),
    SFR_ACCESS(MAILBOX_GNSS_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_GNSS_WLBT_QCH),
    SFR_ACCESS(MAILBOX_AP_WPAN_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WPAN_QCH),
    SFR_ACCESS(MAILBOX_AP_WPAN_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WPAN_QCH),
    SFR_ACCESS(MAILBOX_AP_WPAN_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_MAILBOX_AP_WPAN_QCH),
    SFR_ACCESS(CMU_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH),
    SFR_ACCESS(CMU_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH),
    SFR_ACCESS(CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH),
    SFR_ACCESS(VGEN_LITE_ALIVE_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH),
    SFR_ACCESS(VGEN_LITE_ALIVE_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH),
    SFR_ACCESS(VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH),
    SFR_ACCESS(USI_ALIVE0_QCH__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_USI_ALIVE0_QCH),
    SFR_ACCESS(USI_ALIVE0_QCH__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_USI_ALIVE0_QCH),
    SFR_ACCESS(USI_ALIVE0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_USI_ALIVE0_QCH),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_P__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_P__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_S__QCH_EN, 0, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_S__CLK_REQ, 1, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
    SFR_ACCESS(SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
    SFR_ACCESS(PLL_MIF_S2D__LOCKTIME, 0, 20, CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D),
    SFR_ACCESS(PLL_MIF_S2D__ENABLE, 31, 1, CMU_S2D_PLL_CON3_PLL_MIF_S2D),
    SFR_ACCESS(PLL_MIF_S2D__MDIV, 16, 10, CMU_S2D_PLL_CON3_PLL_MIF_S2D),
    SFR_ACCESS(PLL_MIF_S2D__PDIV, 8, 6, CMU_S2D_PLL_CON3_PLL_MIF_S2D),
    SFR_ACCESS(PLL_MIF_S2D__SDIV, 0, 3, CMU_S2D_PLL_CON3_PLL_MIF_S2D),
    SFR_ACCESS(PLL_MIF_S2D__STABLE, 29, 1, CMU_S2D_PLL_CON3_PLL_MIF_S2D),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL, 4, 2, CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY, 16, 1, CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D),
    SFR_ACCESS(MUX_CLK_S2D_CORE__SELECT, 0, 1, CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE),
    SFR_ACCESS(MUX_CLK_S2D_CORE__BUSY, 16, 1, CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE),
    SFR_ACCESS(MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE),
    SFR_ACCESS(DIV_CLK_MIF_NOCD_S2D__DIVRATIO, 0, 2, CMU_S2D_UNDEFINED_DIV_CLK_MIF_NOCD_S2D),
    SFR_ACCESS(DIV_CLK_MIF_NOCD_S2D__BUSY, 16, 1, CMU_S2D_UNDEFINED_DIV_CLK_MIF_NOCD_S2D),
    SFR_ACCESS(DIV_CLK_MIF_NOCD_S2D__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_UNDEFINED_DIV_CLK_MIF_NOCD_S2D),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(CMU_S2D_QCH__QCH_EN, 0, 1, CMU_S2D_QCH_CON_CMU_S2D_QCH),
    SFR_ACCESS(CMU_S2D_QCH__CLK_REQ, 1, 1, CMU_S2D_QCH_CON_CMU_S2D_QCH),
    SFR_ACCESS(CMU_S2D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_S2D_QCH_CON_CMU_S2D_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH__QCH_EN, 0, 1, CMU_S2D_QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH__CLK_REQ, 1, 1, CMU_S2D_QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_S2D_QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_SC_USER__MUX_SEL, 4, 1, CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_SC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_SC_USER__MUX_BUSY, 16, 1, CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_SC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_SC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_SC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL, 4, 1, CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY, 16, 1, CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER),
    SFR_ACCESS(MUX_NOCL0_CMUREF__SELECT, 0, 1, CMU_NOCL0_CLK_CON_MUX_NOCL0_CMUREF),
    SFR_ACCESS(MUX_NOCL0_CMUREF__BUSY, 16, 1, CMU_NOCL0_CLK_CON_MUX_NOCL0_CMUREF),
    SFR_ACCESS(MUX_NOCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_MUX_NOCL0_CMUREF),
    SFR_ACCESS(MUX_CLK_NOCL0_CLKDOWN_GIC__SELECT, 0, 1, CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_CLKDOWN_GIC),
    SFR_ACCESS(MUX_CLK_NOCL0_CLKDOWN_GIC__BUSY, 16, 1, CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_CLKDOWN_GIC),
    SFR_ACCESS(MUX_CLK_NOCL0_CLKDOWN_GIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_CLKDOWN_GIC),
    SFR_ACCESS(DIV_CLK_NOCL0_NOCP__DIVRATIO, 0, 4, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL0_NOCP__BUSY, 16, 1, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL0_ECU__DIVRATIO, 0, 2, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_ECU),
    SFR_ACCESS(DIV_CLK_NOCL0_ECU__BUSY, 16, 1, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_ECU),
    SFR_ACCESS(DIV_CLK_NOCL0_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_ECU),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS),
    SFR_ACCESS(BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS),
    SFR_ACCESS(BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_GIC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_GIC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_GIC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM),
    SFR_ACCESS(BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BDU_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BDU_QCH),
    SFR_ACCESS(BDU_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BDU_QCH),
    SFR_ACCESS(BDU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BDU_QCH),
    SFR_ACCESS(LH_AXI_MI_D_AUD_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_AUD_QCH),
    SFR_ACCESS(LH_AXI_MI_D_AUD_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_AUD_QCH),
    SFR_ACCESS(LH_AXI_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_NPUS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_NPUS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_NPUS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_NPUS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_NPUS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CPUCL0NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CPUCL0NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CPUCL0NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_CPUCL0NOCL0_QCH),
    SFR_ACCESS(SYSMMU_D2_MODEM_QCH_S1__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S1),
    SFR_ACCESS(SYSMMU_D2_MODEM_QCH_S1__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S1),
    SFR_ACCESS(SYSMMU_D2_MODEM_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S1),
    SFR_ACCESS(SYSMMU_D2_MODEM_QCH_S2__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S2),
    SFR_ACCESS(SYSMMU_D2_MODEM_QCH_S2__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S2),
    SFR_ACCESS(SYSMMU_D2_MODEM_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SYSMMU_D2_MODEM_QCH_S2),
    SFR_ACCESS(SLH_AXI_MI_D_WLBT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_WLBT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_NPUS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_NPUS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_NPUS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_NPUS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_NPUS_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_CAM_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_CAM_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D1_CAM_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_CAM_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_CAM_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_MI_D0_CAM_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_CAM_NOCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_D1_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D1_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D2_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_M2M_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_M2M_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_M2M_QCH),
    SFR_ACCESS(SLH_AXI_MI_D0_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
    SFR_ACCESS(LH_AXI_MI_D_HSI_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_HSI_QCH),
    SFR_ACCESS(LH_AXI_MI_D_HSI_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_HSI_QCH),
    SFR_ACCESS(LH_AXI_MI_D_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_HSI_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_PERI_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_PERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_PERI_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_PERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_PERI_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_M2M_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_M2M_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_M2M_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CPUCL0NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CPUCL0NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CPUCL0NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_CPUCL0NOCL0_QCH),
    SFR_ACCESS(SCI_LITE_D_MIF_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SCI_LITE_D_MIF_QCH),
    SFR_ACCESS(SCI_LITE_D_MIF_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SCI_LITE_D_MIF_QCH),
    SFR_ACCESS(SCI_LITE_D_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SCI_LITE_D_MIF_QCH),
    SFR_ACCESS(LH_AXI_MI_D_SC_INT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_SC_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_SC_INT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_SC_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D_SC_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_SC_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_G3D_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_G3D_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_G3D_QCH),
    SFR_ACCESS(LH_AXI_MI_D_MFC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D_MFC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D_MFC_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_G3D_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_G3D_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_G3D_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_CAM_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_CAM_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AST_MI_G_CAM_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AST_MI_G_CAM_NOCL0_QCH),
    SFR_ACCESS(VGEN_LITE_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_VGEN_LITE_NOCL0_QCH),
    SFR_ACCESS(VGEN_LITE_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_VGEN_LITE_NOCL0_QCH),
    SFR_ACCESS(VGEN_LITE_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_VGEN_LITE_NOCL0_QCH),
    SFR_ACCESS(TREX_PPMU_D0_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D0_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D0_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D0_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D0_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D0_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_P_CLUSTER0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_P_CLUSTER0_QCH),
    SFR_ACCESS(TREX_PPMU_P_CLUSTER0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_P_CLUSTER0_QCH),
    SFR_ACCESS(TREX_PPMU_P_CLUSTER0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_P_CLUSTER0_QCH),
    SFR_ACCESS(TREX_PPMU_D_MEM0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM0_QCH),
    SFR_ACCESS(TREX_PPMU_D_MEM0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM0_QCH),
    SFR_ACCESS(TREX_PPMU_D_MEM0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_HSI_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_HSI_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_HSI_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NPU0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NPU0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPU0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPU0_QCH),
    SFR_ACCESS(TREX_PPMU_D_MEM1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM1_QCH),
    SFR_ACCESS(TREX_PPMU_D_MEM1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM1_QCH),
    SFR_ACCESS(TREX_PPMU_D_MEM1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF1_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF1_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
    SFR_ACCESS(BAAW_P_WLBT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BAAW_P_WLBT_QCH),
    SFR_ACCESS(BAAW_P_WLBT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BAAW_P_WLBT_QCH),
    SFR_ACCESS(BAAW_P_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BAAW_P_WLBT_QCH),
    SFR_ACCESS(TREX_PPMU_DP_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_DP_NOCL0_QCH),
    SFR_ACCESS(TREX_PPMU_DP_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_DP_NOCL0_QCH),
    SFR_ACCESS(TREX_PPMU_DP_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_DP_NOCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSTAT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSTAT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH),
    SFR_ACCESS(QE_D0_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_QE_D0_CPUCL0_QCH),
    SFR_ACCESS(QE_D0_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_QE_D0_CPUCL0_QCH),
    SFR_ACCESS(QE_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_QE_D0_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ICPU_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ICPU_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_ICPU_QCH),
    SFR_ACCESS(PPMU_D0_AXI_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_D0_AXI_CPUCL0_QCH),
    SFR_ACCESS(PPMU_D0_AXI_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_D0_AXI_CPUCL0_QCH),
    SFR_ACCESS(PPMU_D0_AXI_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_D0_AXI_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_YUVP_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_YUVP_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPU_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_DPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPU_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_DPU_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_DPU_QCH),
    SFR_ACCESS(TREX_P_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH),
    SFR_ACCESS(TREX_P_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH),
    SFR_ACCESS(TREX_P_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH),
    SFR_ACCESS(TREX_PPMU_D_SSP_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_SSP_QCH),
    SFR_ACCESS(TREX_PPMU_D_SSP_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_SSP_QCH),
    SFR_ACCESS(TREX_PPMU_D_SSP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_SSP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NPUS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPUS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NPUS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPUS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NPUS_QCH),
    SFR_ACCESS(SYSREG_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH),
    SFR_ACCESS(SYSREG_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH),
    SFR_ACCESS(SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH),
    SFR_ACCESS(PPMU_D1_AXI_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_PPMU_D1_AXI_CPUCL0_QCH),
    SFR_ACCESS(PPMU_D1_AXI_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_PPMU_D1_AXI_CPUCL0_QCH),
    SFR_ACCESS(PPMU_D1_AXI_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_PPMU_D1_AXI_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
    SFR_ACCESS(QE_D1_CPUCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_QE_D1_CPUCL0_QCH),
    SFR_ACCESS(QE_D1_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_QE_D1_CPUCL0_QCH),
    SFR_ACCESS(QE_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_QE_D1_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GNSS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GNSS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_APM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_APM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_APM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_APM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_APM_QCH),
    SFR_ACCESS(WOW_D0_MPACE_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_D0_MPACE_QCH),
    SFR_ACCESS(WOW_D0_MPACE_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_D0_MPACE_QCH),
    SFR_ACCESS(WOW_D0_MPACE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_D0_MPACE_QCH),
    SFR_ACCESS(CMU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH),
    SFR_ACCESS(CMU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH),
    SFR_ACCESS(CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_USB_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_USB_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_USB_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_USB_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_USB_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_AUD_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_AUD_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
    SFR_ACCESS(TREX_PPMU_D_WLBT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_WLBT_QCH),
    SFR_ACCESS(TREX_PPMU_D_WLBT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_WLBT_QCH),
    SFR_ACCESS(TREX_PPMU_D_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D_WLBT_QCH),
    SFR_ACCESS(ECU_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH),
    SFR_ACCESS(ECU_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH),
    SFR_ACCESS(ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH),
    SFR_ACCESS(WOW_D1_MPACE_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_WOW_D1_MPACE_QCH),
    SFR_ACCESS(WOW_D1_MPACE_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_WOW_D1_MPACE_QCH),
    SFR_ACCESS(WOW_D1_MPACE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_WOW_D1_MPACE_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_M2M_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_M2M_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_RGBP_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_RGBP_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_G3D_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_G3D_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_G3D_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_G3D_QCH),
    SFR_ACCESS(D_TZPC_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH),
    SFR_ACCESS(D_TZPC_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH),
    SFR_ACCESS(D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERI_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERI_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERI_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERI_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERI_QCH),
    SFR_ACCESS(BAAW_P_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH),
    SFR_ACCESS(BAAW_P_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH),
    SFR_ACCESS(BAAW_P_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH),
    SFR_ACCESS(TREX_D_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH),
    SFR_ACCESS(TREX_D_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH),
    SFR_ACCESS(TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH),
    SFR_ACCESS(SC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SC_QCH),
    SFR_ACCESS(SC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SC_QCH),
    SFR_ACCESS(SC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SC_QCH),
    SFR_ACCESS(SFR_APBIF_CMU_TOPC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
    SFR_ACCESS(SFR_APBIF_CMU_TOPC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
    SFR_ACCESS(SFR_APBIF_CMU_TOPC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
    SFR_ACCESS(BAAW_D_SC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BAAW_D_SC_QCH),
    SFR_ACCESS(BAAW_D_SC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BAAW_D_SC_QCH),
    SFR_ACCESS(BAAW_D_SC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BAAW_D_SC_QCH),
    SFR_ACCESS(TREX_PPMU_D1_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D1_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D1_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D1_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D1_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D1_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D2_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D2_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D2_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D2_MODEM_QCH),
    SFR_ACCESS(TREX_PPMU_D2_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_TREX_PPMU_D2_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MODEM_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MODEM_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
    SFR_ACCESS(BAAW_P_GNSS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_BAAW_P_GNSS_QCH),
    SFR_ACCESS(BAAW_P_GNSS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_BAAW_P_GNSS_QCH),
    SFR_ACCESS(BAAW_P_GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_BAAW_P_GNSS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSIS_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSIS_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_WLBT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_WLBT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
    SFR_ACCESS(SLH_AXI_SI_P_WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_I_ARESETN_SC_QCH),
    SFR_ACCESS(LH_AXI_SI_D_SC_INT_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_LH_AXI_SI_D_SC_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_SC_INT_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_LH_AXI_SI_D_SC_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_SC_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_LH_AXI_SI_D_SC_INT_QCH),
    SFR_ACCESS(GIC_QCH__QCH_EN, 0, 1, CMU_NOCL0_QCH_CON_GIC_QCH),
    SFR_ACCESS(GIC_QCH__CLK_REQ, 1, 1, CMU_NOCL0_QCH_CON_GIC_QCH),
    SFR_ACCESS(GIC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL0_QCH_CON_GIC_QCH),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL, 4, 1, CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY, 16, 1, CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER),
    SFR_ACCESS(MUX_NOCL1A_CMUREF__SELECT, 0, 1, CMU_NOCL1A_CLK_CON_MUX_NOCL1A_CMUREF),
    SFR_ACCESS(MUX_NOCL1A_CMUREF__BUSY, 16, 1, CMU_NOCL1A_CLK_CON_MUX_NOCL1A_CMUREF),
    SFR_ACCESS(MUX_NOCL1A_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_MUX_NOCL1A_CMUREF),
    SFR_ACCESS(DIV_CLK_NOCL1A_NOCP__DIVRATIO, 0, 4, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL1A_NOCP__BUSY, 16, 1, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL1A_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP),
    SFR_ACCESS(DIV_CLK_NOCL1A_ECU__DIVRATIO, 0, 4, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_ECU),
    SFR_ACCESS(DIV_CLK_NOCL1A_ECU__BUSY, 16, 1, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_ECU),
    SFR_ACCESS(DIV_CLK_NOCL1A_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_ECU),
    SFR_ACCESS(BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A),
    SFR_ACCESS(BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A),
    SFR_ACCESS(BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A),
    SFR_ACCESS(BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0),
    SFR_ACCESS(BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0),
    SFR_ACCESS(BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1),
    SFR_ACCESS(BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1),
    SFR_ACCESS(BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(DIT_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_DIT_QCH),
    SFR_ACCESS(DIT_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_DIT_QCH),
    SFR_ACCESS(DIT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_DIT_QCH),
    SFR_ACCESS(BAAW_D_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_BAAW_D_NOCL1A_QCH),
    SFR_ACCESS(BAAW_D_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_BAAW_D_NOCL1A_QCH),
    SFR_ACCESS(BAAW_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_BAAW_D_NOCL1A_QCH),
    SFR_ACCESS(PDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_PDMA_NOCL1A_QCH),
    SFR_ACCESS(PDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_PDMA_NOCL1A_QCH),
    SFR_ACCESS(PDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_PDMA_NOCL1A_QCH),
    SFR_ACCESS(SYSMMU_AXI_D_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SYSMMU_AXI_D_NOCL1A_QCH),
    SFR_ACCESS(SYSMMU_AXI_D_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SYSMMU_AXI_D_NOCL1A_QCH),
    SFR_ACCESS(SYSMMU_AXI_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SYSMMU_AXI_D_NOCL1A_QCH),
    SFR_ACCESS(VGEN_PDMA_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_VGEN_PDMA_QCH),
    SFR_ACCESS(VGEN_PDMA_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_VGEN_PDMA_QCH),
    SFR_ACCESS(VGEN_PDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_VGEN_PDMA_QCH),
    SFR_ACCESS(VGEN_SPDMA_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_VGEN_SPDMA_QCH),
    SFR_ACCESS(VGEN_SPDMA_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_VGEN_SPDMA_QCH),
    SFR_ACCESS(VGEN_SPDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_VGEN_SPDMA_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_DPU_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_DPU_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPU_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D_USB_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_USB_QCH),
    SFR_ACCESS(LH_AXI_MI_D_USB_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_USB_QCH),
    SFR_ACCESS(LH_AXI_MI_D_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_USB_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_APM_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_MI_D_APM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_APM_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_MI_D_APM_QCH),
    SFR_ACCESS(SLH_AXI_MI_D_APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_MI_D_APM_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
    SFR_ACCESS(VGEN_LITE_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_VGEN_LITE_NOCL1A_QCH),
    SFR_ACCESS(VGEN_LITE_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_VGEN_LITE_NOCL1A_QCH),
    SFR_ACCESS(VGEN_LITE_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_VGEN_LITE_NOCL1A_QCH),
    SFR_ACCESS(SPDMA_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SPDMA_NOCL1A_QCH),
    SFR_ACCESS(SPDMA_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SPDMA_NOCL1A_QCH),
    SFR_ACCESS(SPDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SPDMA_NOCL1A_QCH),
    SFR_ACCESS(SYSMMU_D_DIT_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SYSMMU_D_DIT_QCH),
    SFR_ACCESS(SYSMMU_D_DIT_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SYSMMU_D_DIT_QCH),
    SFR_ACCESS(SYSMMU_D_DIT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SYSMMU_D_DIT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_DPU_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_DPU_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPU_QCH),
    SFR_ACCESS(TREX_PPMU_S1_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_S1_NOCL1A_QCH),
    SFR_ACCESS(TREX_PPMU_S1_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_S1_NOCL1A_QCH),
    SFR_ACCESS(TREX_PPMU_S1_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_S1_NOCL1A_QCH),
    SFR_ACCESS(TREX_D_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH),
    SFR_ACCESS(TREX_D_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH),
    SFR_ACCESS(TREX_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_MI_P_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_MI_P_NOCL1A_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SLH_AXI_MI_P_NOCL1A_QCH),
    SFR_ACCESS(ECU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH),
    SFR_ACCESS(ECU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH),
    SFR_ACCESS(ECU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH),
    SFR_ACCESS(D_TZPC_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH),
    SFR_ACCESS(D_TZPC_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH),
    SFR_ACCESS(D_TZPC_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH),
    SFR_ACCESS(QE_SPDMA_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_QE_SPDMA_QCH),
    SFR_ACCESS(QE_SPDMA_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_QE_SPDMA_QCH),
    SFR_ACCESS(QE_SPDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_QE_SPDMA_QCH),
    SFR_ACCESS(TREX_PPMU_CORE0_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_CORE0_QCH),
    SFR_ACCESS(TREX_PPMU_CORE0_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_CORE0_QCH),
    SFR_ACCESS(TREX_PPMU_CORE0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_CORE0_QCH),
    SFR_ACCESS(SYSREG_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH),
    SFR_ACCESS(SYSREG_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH),
    SFR_ACCESS(SYSREG_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH),
    SFR_ACCESS(QE_PDMA_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_QE_PDMA_QCH),
    SFR_ACCESS(QE_PDMA_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_QE_PDMA_QCH),
    SFR_ACCESS(QE_PDMA_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_QE_PDMA_QCH),
    SFR_ACCESS(TREX_PPMU_S0_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_S0_NOCL1A_QCH),
    SFR_ACCESS(TREX_PPMU_S0_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_S0_NOCL1A_QCH),
    SFR_ACCESS(TREX_PPMU_S0_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_S0_NOCL1A_QCH),
    SFR_ACCESS(TREX_PPMU_DIT_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_DIT_QCH),
    SFR_ACCESS(TREX_PPMU_DIT_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_DIT_QCH),
    SFR_ACCESS(TREX_PPMU_DIT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_TREX_PPMU_DIT_QCH),
    SFR_ACCESS(CMU_NOCL1A_QCH__QCH_EN, 0, 1, CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH),
    SFR_ACCESS(CMU_NOCL1A_QCH__CLK_REQ, 1, 1, CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH),
    SFR_ACCESS(CMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH),
    SFR_ACCESS(PLL_MIF_MAIN__LOCKTIME_MIF0, 0, 20, CMU_MIF0_PLL_LOCKTIME_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__ENABLE_MIF0, 31, 1, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__MDIV_MIF0, 16, 10, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__PDIV_MIF0, 8, 6, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__SDIV_MIF0, 0, 3, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__STABLE_MIF0, 29, 1, CMU_MIF0_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_SUB__LOCKTIME_MIF0, 0, 20, CMU_MIF0_PLL_LOCKTIME_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__ENABLE_MIF0, 31, 1, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__MDIV_MIF0, 16, 10, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__PDIV_MIF0, 8, 6, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__SDIV_MIF0, 0, 3, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__STABLE_MIF0, 29, 1, CMU_MIF0_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, 4, 1, CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, 16, 1, CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_SEL, 4, 2, CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_BUSY, 16, 1, CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(MUX_MIF_CMUREF__SELECT, 0, 1, CMU_MIF0_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__BUSY, 16, 1, CMU_MIF0_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__DIVRATIO, 0, 3, CMU_MIF0_UNDEFINED_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__BUSY, 16, 1, CMU_MIF0_UNDEFINED_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_UNDEFINED_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_ECU__DIVRATIO, 0, 4, CMU_MIF0_CLK_CON_DIV_CLK_MIF_ECU),
    SFR_ACCESS(DIV_CLK_MIF_ECU__BUSY, 16, 1, CMU_MIF0_CLK_CON_DIV_CLK_MIF_ECU),
    SFR_ACCESS(DIV_CLK_MIF_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_DIV_CLK_MIF_ECU),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, 0, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, 1, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(PLL_MIF_MAIN__LOCKTIME_MIF1, 0, 20, CMU_MIF1_PLL_LOCKTIME_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__ENABLE_MIF1, 31, 1, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__MDIV_MIF1, 16, 10, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__PDIV_MIF1, 8, 6, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__SDIV_MIF1, 0, 3, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_MAIN__STABLE_MIF1, 29, 1, CMU_MIF1_PLL_CON3_PLL_MIF_MAIN),
    SFR_ACCESS(PLL_MIF_SUB__LOCKTIME_MIF1, 0, 20, CMU_MIF1_PLL_LOCKTIME_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__ENABLE_MIF1, 31, 1, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__MDIV_MIF1, 16, 10, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__PDIV_MIF1, 8, 6, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__SDIV_MIF1, 0, 3, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(PLL_MIF_SUB__STABLE_MIF1, 29, 1, CMU_MIF1_PLL_CON3_PLL_MIF_SUB),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, 4, 1, CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, 16, 1, CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_SEL, 4, 2, CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(CLKMUX_MIF_DDRPHY2X__MUX_BUSY, 16, 1, CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
    SFR_ACCESS(MUX_MIF_CMUREF__SELECT, 0, 1, CMU_MIF1_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__BUSY, 16, 1, CMU_MIF1_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_MUX_MIF_CMUREF),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__DIVRATIO, 0, 3, CMU_MIF1_UNDEFINED_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__BUSY, 16, 1, CMU_MIF1_UNDEFINED_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_UNDEFINED_DIV_CLK_MIF_NOCD),
    SFR_ACCESS(DIV_CLK_MIF_ECU__DIVRATIO, 0, 4, CMU_MIF1_CLK_CON_DIV_CLK_MIF_ECU),
    SFR_ACCESS(DIV_CLK_MIF_ECU__BUSY, 16, 1, CMU_MIF1_CLK_CON_DIV_CLK_MIF_ECU),
    SFR_ACCESS(DIV_CLK_MIF_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_DIV_CLK_MIF_ECU),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SYSREG_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(CMU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_CMU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(ECU_MIF_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_ECU_MIF_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, 0, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, 1, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
    SFR_ACCESS(MUX_CLKCMU_CSIS_NOC_USER__MUX_SEL, 4, 1, CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_NOC_USER__MUX_BUSY, 16, 1, CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_DCPHY_USER__MUX_SEL, 4, 1, CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_DCPHY_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_DCPHY_USER__MUX_BUSY, 16, 1, CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_DCPHY_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_DCPHY_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_OIS_USER__MUX_SEL, 4, 1, CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_OIS_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_OIS_USER__MUX_BUSY, 16, 1, CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_OIS_USER),
    SFR_ACCESS(MUX_CLKCMU_CSIS_OIS_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_OIS_USER),
    SFR_ACCESS(MUX_CLK_CSIS_DCPHY__SELECT, 0, 1, CMU_CSIS_CLK_CON_MUX_CLK_CSIS_DCPHY),
    SFR_ACCESS(MUX_CLK_CSIS_DCPHY__BUSY, 16, 1, CMU_CSIS_CLK_CON_MUX_CLK_CSIS_DCPHY),
    SFR_ACCESS(MUX_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_MUX_CLK_CSIS_DCPHY),
    SFR_ACCESS(DIV_CLK_CSIS_NOCP__DIVRATIO, 0, 4, CMU_CSIS_CLK_CON_DIV_CLK_CSIS_NOCP),
    SFR_ACCESS(DIV_CLK_CSIS_NOCP__BUSY, 16, 1, CMU_CSIS_CLK_CON_DIV_CLK_CSIS_NOCP),
    SFR_ACCESS(DIV_CLK_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_DIV_CLK_CSIS_NOCP),
    SFR_ACCESS(DIV_CLK_CSIS_DCPHY__DIVRATIO, 0, 4, CMU_CSIS_CLK_CON_DIV_CLK_CSIS_DCPHY),
    SFR_ACCESS(DIV_CLK_CSIS_DCPHY__BUSY, 16, 1, CMU_CSIS_CLK_CON_DIV_CLK_CSIS_DCPHY),
    SFR_ACCESS(DIV_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_DIV_CLK_CSIS_DCPHY),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK),
    SFR_ACCESS(BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
    SFR_ACCESS(BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(VGEN_LITE0_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_VGEN_LITE0_CSIS_QCH),
    SFR_ACCESS(VGEN_LITE0_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_VGEN_LITE0_CSIS_QCH),
    SFR_ACCESS(VGEN_LITE0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_VGEN_LITE0_CSIS_QCH),
    SFR_ACCESS(CSIS_PDP_QCH_DMA__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA),
    SFR_ACCESS(CSIS_PDP_QCH_DMA__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA),
    SFR_ACCESS(CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0),
    SFR_ACCESS(CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0),
    SFR_ACCESS(CSIS_PDP_QCH_MCB__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_MCB),
    SFR_ACCESS(CSIS_PDP_QCH_MCB__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_MCB),
    SFR_ACCESS(CSIS_PDP_QCH_MCB__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_MCB),
    SFR_ACCESS(CSIS_PDP_QCH_PDP_TOP__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_TOP),
    SFR_ACCESS(CSIS_PDP_QCH_PDP_TOP__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_TOP),
    SFR_ACCESS(CSIS_PDP_QCH_PDP_TOP__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_TOP),
    SFR_ACCESS(CSIS_PDP_QCH_C2_PDP__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_C2_PDP),
    SFR_ACCESS(CSIS_PDP_QCH_C2_PDP__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_C2_PDP),
    SFR_ACCESS(CSIS_PDP_QCH_C2_PDP__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CSIS_PDP_QCH_C2_PDP),
    SFR_ACCESS(SYSMMU_D1_CSIS_QCH_S1__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_CSIS_QCH_S1__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_CSIS_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_CSIS_QCH_S2__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_CSIS_QCH_S2__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_CSIS_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_CSIS_QCH_S1__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_CSIS_QCH_S1__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_CSIS_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_CSIS_QCH_S2__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_CSIS_QCH_S2__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_CSIS_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D0_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_CSISCSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_CSISCSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF2_CSISCSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_CSISCSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_CSISCSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF1_CSISCSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_CSISCSTAT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_CSISCSTAT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF0_CSISCSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH),
    SFR_ACCESS(QE_CSIS3_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS3_QCH),
    SFR_ACCESS(QE_CSIS3_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS3_QCH),
    SFR_ACCESS(QE_CSIS3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS3_QCH),
    SFR_ACCESS(CMU_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_CMU_CSIS_QCH),
    SFR_ACCESS(CMU_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_CMU_CSIS_QCH),
    SFR_ACCESS(CMU_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_CMU_CSIS_QCH),
    SFR_ACCESS(QE_CSIS2_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS2_QCH),
    SFR_ACCESS(QE_CSIS2_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS2_QCH),
    SFR_ACCESS(QE_CSIS2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS2_QCH),
    SFR_ACCESS(PPMU_D1_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH),
    SFR_ACCESS(PPMU_D1_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH),
    SFR_ACCESS(PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH),
    SFR_ACCESS(QE_CSIS1_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS1_QCH),
    SFR_ACCESS(QE_CSIS1_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS1_QCH),
    SFR_ACCESS(QE_CSIS1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS1_QCH),
    SFR_ACCESS(SYSREG_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH),
    SFR_ACCESS(SYSREG_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH),
    SFR_ACCESS(SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH),
    SFR_ACCESS(D_TZPC_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH),
    SFR_ACCESS(D_TZPC_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH),
    SFR_ACCESS(D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH),
    SFR_ACCESS(LH_AXI_SI_LP_OIS_MCU_INT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_LP_OIS_MCU_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_LP_OIS_MCU_INT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_LP_OIS_MCU_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_LP_OIS_MCU_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_SI_LP_OIS_MCU_INT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH),
    SFR_ACCESS(QE_PDP_M0_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_PDP_M0_QCH),
    SFR_ACCESS(QE_PDP_M0_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_PDP_M0_QCH),
    SFR_ACCESS(QE_PDP_M0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_PDP_M0_QCH),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS0__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS0__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS0),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS1__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS1__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS1),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS2__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS2__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS2),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS3__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS3__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS3),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS4__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS4__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4),
    SFR_ACCESS(MIPI_DCPHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_MIPI_DCPHY_LINK_WRAP_QCH_CSIS4),
    SFR_ACCESS(PPMU_D0_CSIS_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH),
    SFR_ACCESS(PPMU_D0_CSIS_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH),
    SFR_ACCESS(PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH),
    SFR_ACCESS(QE_CSIS0_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_QE_CSIS0_QCH),
    SFR_ACCESS(QE_CSIS0_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_QE_CSIS0_QCH),
    SFR_ACCESS(QE_CSIS0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_QE_CSIS0_QCH),
    SFR_ACCESS(OIS_MCU_TOP_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH),
    SFR_ACCESS(OIS_MCU_TOP_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH),
    SFR_ACCESS(OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CSISPERI_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSISPERI_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CSISPERI_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSISPERI_QCH),
    SFR_ACCESS(SLH_AXI_SI_LP_CSISPERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSISPERI_QCH),
    SFR_ACCESS(LH_AXI_MI_LP_OIS_MCU_INT_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_LH_AXI_MI_LP_OIS_MCU_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_LP_OIS_MCU_INT_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_LH_AXI_MI_LP_OIS_MCU_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_LP_OIS_MCU_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_LH_AXI_MI_LP_OIS_MCU_INT_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN, 0, 1, CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC_USER__MUX_SEL, 4, 1, CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC_USER__MUX_BUSY, 16, 1, CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_RCO_USER__MUX_SEL, 4, 1, CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_RCO_USER__MUX_BUSY, 16, 1, CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_PERI_USER__MUX_SEL, 4, 1, CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_PERI_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_PERI_USER__MUX_BUSY, 16, 1, CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_PERI_USER),
    SFR_ACCESS(MUX_CLKCMU_CMGP_PERI_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_PERI_USER),
    SFR_ACCESS(MUX_CLK_CMGP_NOC__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_CMGP_NOC__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC),
    SFR_ACCESS(MUX_CLK_CMGP_USI0__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0),
    SFR_ACCESS(MUX_CLK_CMGP_USI0__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0),
    SFR_ACCESS(MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0),
    SFR_ACCESS(MUX_CLK_CMGP_USI1__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1),
    SFR_ACCESS(MUX_CLK_CMGP_USI1__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1),
    SFR_ACCESS(MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1),
    SFR_ACCESS(MUX_CLK_CMGP_USI2__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2),
    SFR_ACCESS(MUX_CLK_CMGP_USI2__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2),
    SFR_ACCESS(MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2),
    SFR_ACCESS(MUX_CLK_CMGP_USI3__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3),
    SFR_ACCESS(MUX_CLK_CMGP_USI3__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3),
    SFR_ACCESS(MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3),
    SFR_ACCESS(MUX_CLK_CMGP_USI4__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4),
    SFR_ACCESS(MUX_CLK_CMGP_USI4__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4),
    SFR_ACCESS(MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4),
    SFR_ACCESS(MUX_CLK_CMGP_I2C__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C),
    SFR_ACCESS(MUX_CLK_CMGP_I2C__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C),
    SFR_ACCESS(MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C),
    SFR_ACCESS(MUX_CLK_CMGP_I3C__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I3C),
    SFR_ACCESS(MUX_CLK_CMGP_I3C__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I3C),
    SFR_ACCESS(MUX_CLK_CMGP_I3C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I3C),
    SFR_ACCESS(MUX_CLK_CMGP_USI5__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5),
    SFR_ACCESS(MUX_CLK_CMGP_USI5__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5),
    SFR_ACCESS(MUX_CLK_CMGP_USI5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5),
    SFR_ACCESS(MUX_CLK_CMGP_USI6__SELECT, 0, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6),
    SFR_ACCESS(MUX_CLK_CMGP_USI6__BUSY, 16, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6),
    SFR_ACCESS(MUX_CLK_CMGP_USI6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6),
    SFR_ACCESS(DIV_CLK_CMGP_USI00_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI00_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI00_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI00_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI00_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI00_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI01_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI01_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI01_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI01_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI01_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI01_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI02_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI02_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI02_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI02_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI02_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI02_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI03_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI03_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI03_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI03_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI03_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI03_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI04_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI04_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI04_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI04_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI04_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI04_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI_I2C__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I2C),
    SFR_ACCESS(DIV_CLK_CMGP_USI_I2C__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I2C),
    SFR_ACCESS(DIV_CLK_CMGP_USI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I2C),
    SFR_ACCESS(DIV_CLK_CMGP_USI_I3C__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I3C),
    SFR_ACCESS(DIV_CLK_CMGP_USI_I3C__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I3C),
    SFR_ACCESS(DIV_CLK_CMGP_USI_I3C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I3C),
    SFR_ACCESS(DIV_CLK_CMGP_USI05_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI05_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI05_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI05_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI05_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI05_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI06_USI__DIVRATIO, 0, 4, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI06_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI06_USI__BUSY, 16, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI06_USI),
    SFR_ACCESS(DIV_CLK_CMGP_USI06_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI06_USI),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK),
    SFR_ACCESS(I2C_CMGP6_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP6_QCH),
    SFR_ACCESS(I2C_CMGP6_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP6_QCH),
    SFR_ACCESS(I2C_CMGP6_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP6_QCH),
    SFR_ACCESS(USI_CMGP4_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP4_QCH),
    SFR_ACCESS(USI_CMGP4_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP4_QCH),
    SFR_ACCESS(USI_CMGP4_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP4_QCH),
    SFR_ACCESS(I2C_CMGP5_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP5_QCH),
    SFR_ACCESS(I2C_CMGP5_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP5_QCH),
    SFR_ACCESS(I2C_CMGP5_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP5_QCH),
    SFR_ACCESS(D_TZPC_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH),
    SFR_ACCESS(D_TZPC_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH),
    SFR_ACCESS(D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH),
    SFR_ACCESS(SYSREG_CMGP2WLBT_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2WLBT_QCH),
    SFR_ACCESS(SYSREG_CMGP2WLBT_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2WLBT_QCH),
    SFR_ACCESS(SYSREG_CMGP2WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2WLBT_QCH),
    SFR_ACCESS(USI_CMGP6_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP6_QCH),
    SFR_ACCESS(USI_CMGP6_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP6_QCH),
    SFR_ACCESS(USI_CMGP6_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP6_QCH),
    SFR_ACCESS(SYSREG_CMGP2APM_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH),
    SFR_ACCESS(SYSREG_CMGP2APM_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH),
    SFR_ACCESS(SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH),
    SFR_ACCESS(USI_CMGP0_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP0_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP3_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP3_QCH),
    SFR_ACCESS(USI_CMGP3_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP3_QCH),
    SFR_ACCESS(USI_CMGP3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP2_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP2_QCH),
    SFR_ACCESS(I2C_CMGP2_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP2_QCH),
    SFR_ACCESS(I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP2_QCH),
    SFR_ACCESS(USI_CMGP1_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP1_QCH),
    SFR_ACCESS(USI_CMGP1_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP1_QCH),
    SFR_ACCESS(USI_CMGP1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP1_QCH),
    SFR_ACCESS(I2C_CMGP0_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP0_QCH),
    SFR_ACCESS(I2C_CMGP0_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP0_QCH),
    SFR_ACCESS(I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP0_QCH),
    SFR_ACCESS(USI_CMGP2_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP2_QCH),
    SFR_ACCESS(USI_CMGP2_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP2_QCH),
    SFR_ACCESS(USI_CMGP2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP2_QCH),
    SFR_ACCESS(I2C_CMGP3_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP3_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP3_QCH),
    SFR_ACCESS(I2C_CMGP1_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP1_QCH),
    SFR_ACCESS(I2C_CMGP1_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP1_QCH),
    SFR_ACCESS(I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP1_QCH),
    SFR_ACCESS(SYSREG_CMGP2CP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH),
    SFR_ACCESS(SYSREG_CMGP2CP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH),
    SFR_ACCESS(SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH),
    SFR_ACCESS(SYSREG_CMGP2CHUB_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH),
    SFR_ACCESS(SYSREG_CMGP2CHUB_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH),
    SFR_ACCESS(SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH),
    SFR_ACCESS(SYSREG_CMGP2GNSS_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH),
    SFR_ACCESS(SYSREG_CMGP2GNSS_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH),
    SFR_ACCESS(SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH),
    SFR_ACCESS(SYSREG_CMGP2PMU_AP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
    SFR_ACCESS(SYSREG_CMGP2PMU_AP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
    SFR_ACCESS(SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
    SFR_ACCESS(SYSREG_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH),
    SFR_ACCESS(SYSREG_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH),
    SFR_ACCESS(SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH),
    SFR_ACCESS(I2C_CMGP4_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I2C_CMGP4_QCH),
    SFR_ACCESS(I2C_CMGP4_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I2C_CMGP4_QCH),
    SFR_ACCESS(I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I2C_CMGP4_QCH),
    SFR_ACCESS(USI_CMGP5_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_USI_CMGP5_QCH),
    SFR_ACCESS(USI_CMGP5_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_USI_CMGP5_QCH),
    SFR_ACCESS(USI_CMGP5_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_USI_CMGP5_QCH),
    SFR_ACCESS(CMU_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_CMU_CMGP_QCH),
    SFR_ACCESS(CMU_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_CMU_CMGP_QCH),
    SFR_ACCESS(CMU_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_CMU_CMGP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVECMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVECMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVECMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH),
    SFR_ACCESS(APBIF_GPIO_CMGP_QCH__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH),
    SFR_ACCESS(APBIF_GPIO_CMGP_QCH__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH),
    SFR_ACCESS(APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH),
    SFR_ACCESS(I3C_CMGP0_QCH_S__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_S),
    SFR_ACCESS(I3C_CMGP0_QCH_S__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_S),
    SFR_ACCESS(I3C_CMGP0_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_S),
    SFR_ACCESS(I3C_CMGP0_QCH_P__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_P),
    SFR_ACCESS(I3C_CMGP0_QCH_P__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_P),
    SFR_ACCESS(I3C_CMGP0_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_P),
    SFR_ACCESS(I3C_CMGP1_QCH_S__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_S),
    SFR_ACCESS(I3C_CMGP1_QCH_S__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_S),
    SFR_ACCESS(I3C_CMGP1_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_S),
    SFR_ACCESS(I3C_CMGP1_QCH_P__QCH_EN, 0, 1, CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_P),
    SFR_ACCESS(I3C_CMGP1_QCH_P__CLK_REQ, 1, 1, CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_P),
    SFR_ACCESS(I3C_CMGP1_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_P),
    SFR_ACCESS(MUX_CLKCMU_CHUB_RCO_USER__MUX_SEL, 4, 1, CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_RCO_USER__MUX_BUSY, 16, 1, CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_PERI_USER__MUX_SEL, 4, 1, CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_PERI_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_PERI_USER__MUX_BUSY, 16, 1, CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_PERI_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_PERI_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_PERI_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_NOC_USER__MUX_SEL, 4, 1, CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_NOC_USER__MUX_BUSY, 16, 1, CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_NOC_USER),
    SFR_ACCESS(MUX_CLK_CHUB_USI0__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0),
    SFR_ACCESS(MUX_CLK_CHUB_USI0__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0),
    SFR_ACCESS(MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0),
    SFR_ACCESS(MUX_CLK_CHUB_USI1__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1),
    SFR_ACCESS(MUX_CLK_CHUB_USI1__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1),
    SFR_ACCESS(MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1),
    SFR_ACCESS(MUX_CLK_CHUB_USI3__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3),
    SFR_ACCESS(MUX_CLK_CHUB_USI3__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3),
    SFR_ACCESS(MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3),
    SFR_ACCESS(MUX_CLK_CHUB_NOC__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC),
    SFR_ACCESS(MUX_CLK_CHUB_NOC__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC),
    SFR_ACCESS(MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC),
    SFR_ACCESS(MUX_CLK_CHUB_USI2__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2),
    SFR_ACCESS(MUX_CLK_CHUB_USI2__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2),
    SFR_ACCESS(MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2),
    SFR_ACCESS(MUX_CLK_CHUB_TIMER__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER),
    SFR_ACCESS(MUX_CLK_CHUB_TIMER__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER),
    SFR_ACCESS(MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER),
    SFR_ACCESS(MUX_CLK_CHUB_I2C__SELECT, 0, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C),
    SFR_ACCESS(MUX_CLK_CHUB_I2C__BUSY, 16, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C),
    SFR_ACCESS(MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C),
    SFR_ACCESS(DIV_CLK_CHUB_USI3__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3),
    SFR_ACCESS(DIV_CLK_CHUB_USI3__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3),
    SFR_ACCESS(DIV_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3),
    SFR_ACCESS(DIV_CLK_CHUB_USI1__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1),
    SFR_ACCESS(DIV_CLK_CHUB_USI1__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1),
    SFR_ACCESS(DIV_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1),
    SFR_ACCESS(DIV_CLK_CHUB_USI0__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0),
    SFR_ACCESS(DIV_CLK_CHUB_USI0__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0),
    SFR_ACCESS(DIV_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0),
    SFR_ACCESS(DIV_CLK_CHUB_NOC__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC),
    SFR_ACCESS(DIV_CLK_CHUB_NOC__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC),
    SFR_ACCESS(DIV_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC),
    SFR_ACCESS(DIV_CLK_CHUB_USI2__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2),
    SFR_ACCESS(DIV_CLK_CHUB_USI2__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2),
    SFR_ACCESS(DIV_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2),
    SFR_ACCESS(DIV_CLK_CHUB_I2C__DIVRATIO, 0, 4, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C),
    SFR_ACCESS(DIV_CLK_CHUB_I2C__BUSY, 16, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C),
    SFR_ACCESS(DIV_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(PWM_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_PWM_CHUB_QCH),
    SFR_ACCESS(PWM_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_PWM_CHUB_QCH),
    SFR_ACCESS(PWM_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_PWM_CHUB_QCH),
    SFR_ACCESS(SYSREG_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH),
    SFR_ACCESS(SYSREG_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH),
    SFR_ACCESS(SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2WLBT_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2WLBT_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2WLBT_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2WLBT_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2WLBT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2WLBT_QCH),
    SFR_ACCESS(USI_CHUB0_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB0_QCH),
    SFR_ACCESS(USI_CHUB0_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB0_QCH),
    SFR_ACCESS(USI_CHUB0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB0_QCH),
    SFR_ACCESS(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH),
    SFR_ACCESS(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH),
    SFR_ACCESS(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH),
    SFR_ACCESS(CMU_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_CMU_CHUB_QCH),
    SFR_ACCESS(CMU_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_CMU_CHUB_QCH),
    SFR_ACCESS(CMU_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_CMU_CHUB_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_APBIF_GPIO_CHUB_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_APBIF_GPIO_CHUB_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_APBIF_GPIO_CHUB_QCH),
    SFR_ACCESS(LH_AXI_SI_P_SCHUB_INT_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_LH_AXI_SI_P_SCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_SCHUB_INT_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_LH_AXI_SI_P_SCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_SCHUB_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_LH_AXI_SI_P_SCHUB_INT_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH),
    SFR_ACCESS(USI_CHUB2_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB2_QCH),
    SFR_ACCESS(USI_CHUB2_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB2_QCH),
    SFR_ACCESS(USI_CHUB2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB2_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH),
    SFR_ACCESS(SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUBEINT_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_APBIF_GPIO_CHUBEINT_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUBEINT_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_APBIF_GPIO_CHUBEINT_QCH),
    SFR_ACCESS(APBIF_GPIO_CHUBEINT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_APBIF_GPIO_CHUBEINT_QCH),
    SFR_ACCESS(WDT_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_WDT_CHUB_QCH),
    SFR_ACCESS(WDT_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_WDT_CHUB_QCH),
    SFR_ACCESS(WDT_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_WDT_CHUB_QCH),
    SFR_ACCESS(TIMER_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_TIMER_CHUB_QCH),
    SFR_ACCESS(TIMER_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_TIMER_CHUB_QCH),
    SFR_ACCESS(TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_TIMER_CHUB_QCH),
    SFR_ACCESS(LH_AXI_MI_P_MCHUB_INT_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_LH_AXI_MI_P_MCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_MCHUB_INT_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_LH_AXI_MI_P_MCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_MCHUB_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_LH_AXI_MI_P_MCHUB_INT_QCH),
    SFR_ACCESS(I2C_CHUB1_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I2C_CHUB1_QCH),
    SFR_ACCESS(I2C_CHUB1_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I2C_CHUB1_QCH),
    SFR_ACCESS(I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I2C_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB1_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB1_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB1_QCH),
    SFR_ACCESS(USI_CHUB3_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_USI_CHUB3_QCH),
    SFR_ACCESS(USI_CHUB3_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_USI_CHUB3_QCH),
    SFR_ACCESS(USI_CHUB3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_USI_CHUB3_QCH),
    SFR_ACCESS(I2C_CHUB3_QCH__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I2C_CHUB3_QCH),
    SFR_ACCESS(I2C_CHUB3_QCH__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I2C_CHUB3_QCH),
    SFR_ACCESS(I2C_CHUB3_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I2C_CHUB3_QCH),
    SFR_ACCESS(I3C_CHUB_QCH_P__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I3C_CHUB_QCH_P),
    SFR_ACCESS(I3C_CHUB_QCH_P__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I3C_CHUB_QCH_P),
    SFR_ACCESS(I3C_CHUB_QCH_P__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I3C_CHUB_QCH_P),
    SFR_ACCESS(I3C_CHUB_QCH_S__QCH_EN, 0, 1, CMU_CHUB_QCH_CON_I3C_CHUB_QCH_S),
    SFR_ACCESS(I3C_CHUB_QCH_S__CLK_REQ, 1, 1, CMU_CHUB_QCH_CON_I3C_CHUB_QCH_S),
    SFR_ACCESS(I3C_CHUB_QCH_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUB_QCH_CON_I3C_CHUB_QCH_S),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC_0_USER__MUX_SEL, 4, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC_0_USER__MUX_BUSY, 16, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOC_0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC_0_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_SEL, 4, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOCD_1_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_BUSY, 16, 1, CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOCD_1_USER),
    SFR_ACCESS(MUX_CLKCMU_ICPU_NOCD_1_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOCD_1_USER),
    SFR_ACCESS(DIV_CLK_ICPU_NOCP__DIVRATIO, 0, 4, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP),
    SFR_ACCESS(DIV_CLK_ICPU_NOCP__BUSY, 16, 1, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP),
    SFR_ACCESS(DIV_CLK_ICPU_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP),
    SFR_ACCESS(DIV_CLK_ICPU_PCLKDBG__DIVRATIO, 0, 4, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_ICPU_PCLKDBG__BUSY, 16, 1, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_ICPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK),
    SFR_ACCESS(BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CORE_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CORE_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH),
    SFR_ACCESS(LH_AXI_SI_ICPU0_INT_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_ICPU0_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_ICPU0_INT_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_ICPU0_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_ICPU0_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_ICPU0_INT_QCH),
    SFR_ACCESS(PPMU_D_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH),
    SFR_ACCESS(PPMU_D_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH),
    SFR_ACCESS(PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH),
    SFR_ACCESS(CMU_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_CMU_ICPU_QCH),
    SFR_ACCESS(CMU_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_CMU_ICPU_QCH),
    SFR_ACCESS(CMU_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_CMU_ICPU_QCH),
    SFR_ACCESS(SYSREG_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH),
    SFR_ACCESS(SYSREG_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH),
    SFR_ACCESS(SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH),
    SFR_ACCESS(D_TZPC_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH),
    SFR_ACCESS(D_TZPC_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH),
    SFR_ACCESS(D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH),
    SFR_ACCESS(SYSMMU_D_ICPU_QCH_S1__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D_ICPU_QCH_S1__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D_ICPU_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D_ICPU_QCH_S2__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D_ICPU_QCH_S2__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D_ICPU_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_SYSMMU_D_ICPU_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_D_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_SI_D_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_SI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_ICPU0_INT_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_ICPU0_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_ICPU0_INT_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_ICPU0_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_ICPU0_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_LH_AXI_MI_ICPU0_INT_QCH),
    SFR_ACCESS(ICPU_QCH_CPU0__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU0),
    SFR_ACCESS(ICPU_QCH_CPU0__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU0),
    SFR_ACCESS(ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU0),
    SFR_ACCESS(ICPU_QCH_NEON__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_NEON),
    SFR_ACCESS(ICPU_QCH_NEON__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_NEON),
    SFR_ACCESS(ICPU_QCH_NEON__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_NEON),
    SFR_ACCESS(ICPU_QCH_PERI__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI),
    SFR_ACCESS(ICPU_QCH_PERI__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI),
    SFR_ACCESS(ICPU_QCH_PERI__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI),
    SFR_ACCESS(ICPU_QCH_CPU_SI__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI),
    SFR_ACCESS(ICPU_QCH_CPU_SI__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI),
    SFR_ACCESS(ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI),
    SFR_ACCESS(ICPU_QCH_PERI_MI__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI),
    SFR_ACCESS(ICPU_QCH_PERI_MI__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI),
    SFR_ACCESS(ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI),
    SFR_ACCESS(VGEN_LITE_ICPU_QCH__QCH_EN, 0, 1, CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH),
    SFR_ACCESS(VGEN_LITE_ICPU_QCH__CLK_REQ, 1, 1, CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH),
    SFR_ACCESS(VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH),
    SFR_ACCESS(MUX_CLKCMU_VTS_RCO_USER__MUX_SEL, 4, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_RCO_USER__MUX_BUSY, 16, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_NOC_USER__MUX_SEL, 4, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_NOC_USER__MUX_BUSY, 16, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_DMIC_BUS_USER__MUX_SEL, 4, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_AUD_DMIC_BUS_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_DMIC_BUS_USER__MUX_BUSY, 16, 1, CMU_VTS_PLL_CON0_MUX_CLKCMU_AUD_DMIC_BUS_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_DMIC_BUS_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_PLL_CON1_MUX_CLKCMU_AUD_DMIC_BUS_USER),
    SFR_ACCESS(MUX_CLK_VTS_NOC__SELECT, 0, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC),
    SFR_ACCESS(MUX_CLK_VTS_NOC__BUSY, 16, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC),
    SFR_ACCESS(MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC),
    SFR_ACCESS(MUX_CLK_VTS_DMIC_AUD__SELECT, 0, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC_AUD),
    SFR_ACCESS(MUX_CLK_VTS_DMIC_AUD__BUSY, 16, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC_AUD),
    SFR_ACCESS(MUX_CLK_VTS_DMIC_AUD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC_AUD),
    SFR_ACCESS(DIV_CLK_VTS_NOC__DIVRATIO, 0, 4, CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC),
    SFR_ACCESS(DIV_CLK_VTS_NOC__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC),
    SFR_ACCESS(DIV_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_AUD__DIVRATIO, 0, 9, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_AUD),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_AUD__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_AUD),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_AUD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_AUD),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF__DIVRATIO, 0, 9, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO, 0, 4, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF_DIV2__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2),
    SFR_ACCESS(DIV_CLK_VTS_DMIC_IF_DIV2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF__DIVRATIO, 0, 9, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO, 0, 9, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY, 16, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_VTS_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK),
    SFR_ACCESS(BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK),
    SFR_ACCESS(BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
    SFR_ACCESS(BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0),
    SFR_ACCESS(BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0),
    SFR_ACCESS(BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL, 21, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL, 20, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
    SFR_ACCESS(BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
    SFR_ACCESS(GPIO_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_GPIO_VTS_QCH),
    SFR_ACCESS(GPIO_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_GPIO_VTS_QCH),
    SFR_ACCESS(GPIO_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_GPIO_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH),
    SFR_ACCESS(MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH),
    SFR_ACCESS(DMIC_AHB0_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_AHB0_QCH_PCLK),
    SFR_ACCESS(DMIC_AHB0_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_AHB0_QCH_PCLK),
    SFR_ACCESS(DMIC_AHB0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_AHB0_QCH_PCLK),
    SFR_ACCESS(LH_AXI_MI_P_MVTS_INT_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_LH_AXI_MI_P_MVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_MVTS_INT_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_LH_AXI_MI_P_MVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_MVTS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_LH_AXI_MI_P_MVTS_INT_QCH),
    SFR_ACCESS(HWACG_SYS_DMIC2_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_HWACG_SYS_DMIC2_QCH),
    SFR_ACCESS(HWACG_SYS_DMIC2_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_HWACG_SYS_DMIC2_QCH),
    SFR_ACCESS(HWACG_SYS_DMIC2_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_HWACG_SYS_DMIC2_QCH),
    SFR_ACCESS(HWACG_SYS_DMIC0_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_HWACG_SYS_DMIC0_QCH),
    SFR_ACCESS(HWACG_SYS_DMIC0_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_HWACG_SYS_DMIC0_QCH),
    SFR_ACCESS(HWACG_SYS_DMIC0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_HWACG_SYS_DMIC0_QCH),
    SFR_ACCESS(TIMER_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_TIMER_VTS_QCH),
    SFR_ACCESS(TIMER_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_TIMER_VTS_QCH),
    SFR_ACCESS(TIMER_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_TIMER_VTS_QCH),
    SFR_ACCESS(MAILBOX_ABOX_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH),
    SFR_ACCESS(MAILBOX_ABOX_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH),
    SFR_ACCESS(MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH),
    SFR_ACCESS(LH_AXI_SI_P_SVTS_INT_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_LH_AXI_SI_P_SVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_SVTS_INT_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_LH_AXI_SI_P_SVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_SVTS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_LH_AXI_SI_P_SVTS_INT_QCH),
    SFR_ACCESS(CMU_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_CMU_VTS_QCH),
    SFR_ACCESS(CMU_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_CMU_VTS_QCH),
    SFR_ACCESS(CMU_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_CMU_VTS_QCH),
    SFR_ACCESS(DMIC_AHB2_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_AHB2_QCH_PCLK),
    SFR_ACCESS(DMIC_AHB2_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_AHB2_QCH_PCLK),
    SFR_ACCESS(DMIC_AHB2_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_AHB2_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_CCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_CCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_TX_BCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_TX_BCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_TX_BCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_TX_BCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_TX_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_TX_BCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_ACLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_ACLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_RX_BCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_RX_BCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_RX_BCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_RX_BCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_RX_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_RX_BCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_DEBUG_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_PCLK),
    SFR_ACCESS(SYSREG_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_SYSREG_VTS_QCH),
    SFR_ACCESS(SYSREG_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_SYSREG_VTS_QCH),
    SFR_ACCESS(SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_SYSREG_VTS_QCH),
    SFR_ACCESS(WDT_VTS_QCH__QCH_EN, 0, 1, CMU_VTS_QCH_CON_WDT_VTS_QCH),
    SFR_ACCESS(WDT_VTS_QCH__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_WDT_VTS_QCH),
    SFR_ACCESS(WDT_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_WDT_VTS_QCH),
    SFR_ACCESS(DMIC_IF0_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK),
    SFR_ACCESS(DMIC_IF0_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK),
    SFR_ACCESS(DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK),
    SFR_ACCESS(DMIC_IF1_QCH_PCLK__QCH_EN, 0, 1, CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK),
    SFR_ACCESS(DMIC_IF1_QCH_PCLK__CLK_REQ, 1, 1, CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK),
    SFR_ACCESS(DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_RCO_USER__MUX_SEL, 4, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_RCO_USER__MUX_BUSY, 16, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_PLL_CON1_MUX_CLKCMU_CHUBVTS_RCO_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_NOC_USER__MUX_SEL, 4, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_NOC_USER__MUX_BUSY, 16, 1, CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_PLL_CON1_MUX_CLKCMU_CHUBVTS_NOC_USER),
    SFR_ACCESS(MUX_CLK_CHUBVTS_NOC__SELECT, 0, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLK_CHUBVTS_NOC__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC),
    SFR_ACCESS(MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_CHUBVTS_NOC__DIVRATIO, 0, 4, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_CHUBVTS_NOC__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC),
    SFR_ACCESS(DIV_CLK_CHUBVTS_ECU__DIVRATIO, 0, 4, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_ECU),
    SFR_ACCESS(DIV_CLK_CHUBVTS_ECU__BUSY, 16, 1, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_ECU),
    SFR_ACCESS(DIV_CLK_CHUBVTS_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_ECU),
    SFR_ACCESS(BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK),
    SFR_ACCESS(S2PC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH),
    SFR_ACCESS(S2PC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH),
    SFR_ACCESS(S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_P_SCHUB_INT_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_SCHUB_INT_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_SCHUB_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SCHUB_INT_QCH),
    SFR_ACCESS(BAAW_CHUB_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH),
    SFR_ACCESS(BAAW_CHUB_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH),
    SFR_ACCESS(BAAW_CHUB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH),
    SFR_ACCESS(ECU_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH),
    SFR_ACCESS(ECU_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH),
    SFR_ACCESS(ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH),
    SFR_ACCESS(SYSREG_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH),
    SFR_ACCESS(SYSREG_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH),
    SFR_ACCESS(SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVECHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVECHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_ALIVECHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH),
    SFR_ACCESS(D_TZPC_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH),
    SFR_ACCESS(D_TZPC_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH),
    SFR_ACCESS(D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH),
    SFR_ACCESS(VGEN_LITE_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH),
    SFR_ACCESS(VGEN_LITE_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH),
    SFR_ACCESS(VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH),
    SFR_ACCESS(LH_AXI_MI_P_SVTS_INT_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_SVTS_INT_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_SVTS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_MI_P_SVTS_INT_QCH),
    SFR_ACCESS(SWEEPER_C_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SWEEPER_C_CHUBVTS_QCH),
    SFR_ACCESS(SWEEPER_C_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SWEEPER_C_CHUBVTS_QCH),
    SFR_ACCESS(SWEEPER_C_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SWEEPER_C_CHUBVTS_QCH),
    SFR_ACCESS(BAAW_VTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_BAAW_VTS_QCH),
    SFR_ACCESS(BAAW_VTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_BAAW_VTS_QCH),
    SFR_ACCESS(BAAW_VTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_BAAW_VTS_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_CHUBVTSALIVE_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_CHUBVTSALIVE_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_CHUBVTSALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH),
    SFR_ACCESS(LH_AXI_SI_P_MCHUB_INT_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_MCHUB_INT_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_MCHUB_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MCHUB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_MVTS_INT_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_MVTS_INT_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MVTS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_MVTS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_LH_AXI_SI_P_MVTS_INT_QCH),
    SFR_ACCESS(CMU_CHUBVTS_QCH__QCH_EN, 0, 1, CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH),
    SFR_ACCESS(CMU_CHUBVTS_QCH__CLK_REQ, 1, 1, CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH),
    SFR_ACCESS(CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH),
    SFR_ACCESS(MUX_CLKCMU_USB_NOC_USER__MUX_SEL, 4, 1, CMU_USB_PLL_CON0_MUX_CLKCMU_USB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_USB_NOC_USER__MUX_BUSY, 16, 1, CMU_USB_PLL_CON0_MUX_CLKCMU_USB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_USB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_PLL_CON1_MUX_CLKCMU_USB_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_USB_USB20DRD_USER__MUX_SEL, 4, 1, CMU_USB_PLL_CON0_MUX_CLKCMU_USB_USB20DRD_USER),
    SFR_ACCESS(MUX_CLKCMU_USB_USB20DRD_USER__MUX_BUSY, 16, 1, CMU_USB_PLL_CON0_MUX_CLKCMU_USB_USB20DRD_USER),
    SFR_ACCESS(MUX_CLKCMU_USB_USB20DRD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_PLL_CON1_MUX_CLKCMU_USB_USB20DRD_USER),
    SFR_ACCESS(MUX_CLKAUD_USB_NOC_USER__MUX_SEL, 4, 1, CMU_USB_PLL_CON0_MUX_CLKAUD_USB_NOC_USER),
    SFR_ACCESS(MUX_CLKAUD_USB_NOC_USER__MUX_BUSY, 16, 1, CMU_USB_PLL_CON0_MUX_CLKAUD_USB_NOC_USER),
    SFR_ACCESS(MUX_CLKAUD_USB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_PLL_CON1_MUX_CLKAUD_USB_NOC_USER),
    SFR_ACCESS(MUX_CLK_USB_NOC__SELECT, 0, 1, CMU_USB_CLK_CON_MUX_CLK_USB_NOC),
    SFR_ACCESS(MUX_CLK_USB_NOC__BUSY, 16, 1, CMU_USB_CLK_CON_MUX_CLK_USB_NOC),
    SFR_ACCESS(MUX_CLK_USB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_MUX_CLK_USB_NOC),
    SFR_ACCESS(MUX_CLK_USB_USB20DRD__SELECT, 0, 1, CMU_USB_CLK_CON_MUX_CLK_USB_USB20DRD),
    SFR_ACCESS(MUX_CLK_USB_USB20DRD__BUSY, 16, 1, CMU_USB_CLK_CON_MUX_CLK_USB_USB20DRD),
    SFR_ACCESS(MUX_CLK_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_MUX_CLK_USB_USB20DRD),
    SFR_ACCESS(BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_URAM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_URAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_URAM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_URAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_URAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
    SFR_ACCESS(BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26__CGVAL, 21, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26__MANUAL, 20, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26),
    SFR_ACCESS(BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26),
    SFR_ACCESS(SYSREG_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_SYSREG_USB_QCH),
    SFR_ACCESS(SYSREG_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_SYSREG_USB_QCH),
    SFR_ACCESS(SYSREG_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_SYSREG_USB_QCH),
    SFR_ACCESS(VGEN_LITE_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_VGEN_LITE_USB_QCH),
    SFR_ACCESS(VGEN_LITE_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_VGEN_LITE_USB_QCH),
    SFR_ACCESS(VGEN_LITE_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_VGEN_LITE_USB_QCH),
    SFR_ACCESS(LH_AXI_SI_D_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_LH_AXI_SI_D_USB_QCH),
    SFR_ACCESS(LH_AXI_SI_D_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_LH_AXI_SI_D_USB_QCH),
    SFR_ACCESS(LH_AXI_SI_D_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_LH_AXI_SI_D_USB_QCH),
    SFR_ACCESS(PPMU_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_PPMU_USB_QCH),
    SFR_ACCESS(PPMU_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_PPMU_USB_QCH),
    SFR_ACCESS(PPMU_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_PPMU_USB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_SLH_AXI_MI_P_USB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_SLH_AXI_MI_P_USB_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_SLH_AXI_MI_P_USB_QCH),
    SFR_ACCESS(S2MPU_D_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_S2MPU_D_USB_QCH),
    SFR_ACCESS(S2MPU_D_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_S2MPU_D_USB_QCH),
    SFR_ACCESS(S2MPU_D_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_S2MPU_D_USB_QCH),
    SFR_ACCESS(LH_AXI_SI_D_USBAUD_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_LH_AXI_SI_D_USBAUD_QCH),
    SFR_ACCESS(LH_AXI_SI_D_USBAUD_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_LH_AXI_SI_D_USBAUD_QCH),
    SFR_ACCESS(LH_AXI_SI_D_USBAUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_LH_AXI_SI_D_USBAUD_QCH),
    SFR_ACCESS(CMU_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_CMU_USB_QCH),
    SFR_ACCESS(CMU_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_CMU_USB_QCH),
    SFR_ACCESS(CMU_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_CMU_USB_QCH),
    SFR_ACCESS(D_TZPC_USB_QCH__QCH_EN, 0, 1, CMU_USB_QCH_CON_D_TZPC_USB_QCH),
    SFR_ACCESS(D_TZPC_USB_QCH__CLK_REQ, 1, 1, CMU_USB_QCH_CON_D_TZPC_USB_QCH),
    SFR_ACCESS(D_TZPC_USB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_D_TZPC_USB_QCH),
    SFR_ACCESS(USB20DRD_TOP_QCH_SLV_CTRL__QCH_EN, 0, 1, CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_CTRL),
    SFR_ACCESS(USB20DRD_TOP_QCH_SLV_CTRL__CLK_REQ, 1, 1, CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_CTRL),
    SFR_ACCESS(USB20DRD_TOP_QCH_SLV_CTRL__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_CTRL),
    SFR_ACCESS(USB20DRD_TOP_QCH_SLV_LINK__QCH_EN, 0, 1, CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_LINK),
    SFR_ACCESS(USB20DRD_TOP_QCH_SLV_LINK__CLK_REQ, 1, 1, CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_LINK),
    SFR_ACCESS(USB20DRD_TOP_QCH_SLV_LINK__IGNORE_FORCE_PM_EN, 2, 1, CMU_USB_QCH_CON_USB20DRD_TOP_QCH_SLV_LINK),
    SFR_ACCESS(PLL_AUD__LOCKTIME, 0, 20, CMU_AUD_PLL_LOCKTIME_PLL_AUD),
    SFR_ACCESS(PLL_AUD__ENABLE, 31, 1, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__MDIV, 16, 10, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__PDIV, 8, 6, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__SDIV, 0, 3, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(PLL_AUD__FDIV, 0, 32, CMU_AUD_PLL_CON8_PLL_AUD),
    SFR_ACCESS(PLL_AUD__STABLE, 29, 1, CMU_AUD_PLL_CON3_PLL_AUD),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER),
    SFR_ACCESS(MUX_CP_PCMC_CLK_USER__MUX_SEL, 4, 1, CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER),
    SFR_ACCESS(MUX_CP_PCMC_CLK_USER__MUX_BUSY, 16, 1, CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER),
    SFR_ACCESS(MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER),
    SFR_ACCESS(MUX_CLK_AUD_CPU__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU),
    SFR_ACCESS(MUX_CLK_AUD_CPU__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU),
    SFR_ACCESS(MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU),
    SFR_ACCESS(MUX_HCHGEN_CLK_AUD_CPU__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU),
    SFR_ACCESS(MUX_HCHGEN_CLK_AUD_CPU__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU),
    SFR_ACCESS(MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU),
    SFR_ACCESS(MUX_CLK_AUD_CPU_PLL__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU_PLL),
    SFR_ACCESS(MUX_CLK_AUD_CPU_PLL__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU_PLL),
    SFR_ACCESS(MUX_CLK_AUD_CPU_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU_PLL),
    SFR_ACCESS(MUX_CLK_AUD_NOC_PLL__SELECT, 0, 2, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC_PLL),
    SFR_ACCESS(MUX_CLK_AUD_NOC_PLL__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC_PLL),
    SFR_ACCESS(MUX_CLK_AUD_NOC_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC_PLL),
    SFR_ACCESS(MUX_CLK_AUD_NOC__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC),
    SFR_ACCESS(MUX_CLK_AUD_NOC__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC),
    SFR_ACCESS(MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC),
    SFR_ACCESS(MUX_CLK_AUD_AUDIF__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF),
    SFR_ACCESS(MUX_CLK_AUD_AUDIF__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF),
    SFR_ACCESS(MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF),
    SFR_ACCESS(MUX_CLK_AUD_UAIF0__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0),
    SFR_ACCESS(MUX_CLK_AUD_UAIF0__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0),
    SFR_ACCESS(MUX_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0),
    SFR_ACCESS(MUX_CLK_AUD_UAIF1__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1),
    SFR_ACCESS(MUX_CLK_AUD_UAIF1__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1),
    SFR_ACCESS(MUX_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1),
    SFR_ACCESS(MUX_CLK_AUD_UAIF2__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2),
    SFR_ACCESS(MUX_CLK_AUD_UAIF2__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2),
    SFR_ACCESS(MUX_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2),
    SFR_ACCESS(MUX_CLK_AUD_UAIF3__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3),
    SFR_ACCESS(MUX_CLK_AUD_UAIF3__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3),
    SFR_ACCESS(MUX_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3),
    SFR_ACCESS(MUX_CLK_AUD_UAIF4__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4),
    SFR_ACCESS(MUX_CLK_AUD_UAIF4__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4),
    SFR_ACCESS(MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4),
    SFR_ACCESS(MUX_CLK_AUD_UAIF6__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6),
    SFR_ACCESS(MUX_CLK_AUD_UAIF6__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6),
    SFR_ACCESS(MUX_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6),
    SFR_ACCESS(MUX_CLK_AUD_UAIF5__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5),
    SFR_ACCESS(MUX_CLK_AUD_UAIF5__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5),
    SFR_ACCESS(MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5),
    SFR_ACCESS(MUX_CLK_AUD_DSIF__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF),
    SFR_ACCESS(MUX_CLK_AUD_DSIF__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF),
    SFR_ACCESS(MUX_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF),
    SFR_ACCESS(MUX_CLK_AUD_PCMC__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC),
    SFR_ACCESS(MUX_CLK_AUD_PCMC__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC),
    SFR_ACCESS(MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC),
    SFR_ACCESS(MUX_CLK_AUD_FM__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_FM),
    SFR_ACCESS(MUX_CLK_AUD_FM__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_FM),
    SFR_ACCESS(MUX_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLK_AUD_FM),
    SFR_ACCESS(MUX_CLKVTS_AUD_DMIC__SELECT, 0, 1, CMU_AUD_CLK_CON_MUX_CLKVTS_AUD_DMIC),
    SFR_ACCESS(MUX_CLKVTS_AUD_DMIC__BUSY, 16, 1, CMU_AUD_CLK_CON_MUX_CLKVTS_AUD_DMIC),
    SFR_ACCESS(MUX_CLKVTS_AUD_DMIC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_MUX_CLKVTS_AUD_DMIC),
    SFR_ACCESS(DIV_CLK_AUD_USB_NOC__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_USB_NOC),
    SFR_ACCESS(DIV_CLK_AUD_USB_NOC__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_USB_NOC),
    SFR_ACCESS(DIV_CLK_AUD_USB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_USB_NOC),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACP__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACP__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP),
    SFR_ACCESS(DIV_CLK_AUD_CPU_ACP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP),
    SFR_ACCESS(DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_AUD_CPU_PCLKDBG__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_AUD_CPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG),
    SFR_ACCESS(DIV_CLK_AUD_NOCP__DIVRATIO, 0, 2, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP),
    SFR_ACCESS(DIV_CLK_AUD_NOCP__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP),
    SFR_ACCESS(DIV_CLK_AUD_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF),
    SFR_ACCESS(DIV_CLK_AUD_CNT__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT),
    SFR_ACCESS(DIV_CLK_AUD_CNT__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT),
    SFR_ACCESS(DIV_CLK_AUD_CNT__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT),
    SFR_ACCESS(DIV_CLK_AUD_AUDIF__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF),
    SFR_ACCESS(DIV_CLK_AUD_AUDIF__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF),
    SFR_ACCESS(DIV_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF),
    SFR_ACCESS(DIV_CLK_AUD_UAIF0__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0),
    SFR_ACCESS(DIV_CLK_AUD_UAIF0__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0),
    SFR_ACCESS(DIV_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0),
    SFR_ACCESS(DIV_CLK_AUD_UAIF1__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1),
    SFR_ACCESS(DIV_CLK_AUD_UAIF1__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1),
    SFR_ACCESS(DIV_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1),
    SFR_ACCESS(DIV_CLK_AUD_UAIF2__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2),
    SFR_ACCESS(DIV_CLK_AUD_UAIF2__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2),
    SFR_ACCESS(DIV_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2),
    SFR_ACCESS(DIV_CLK_AUD_UAIF3__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3),
    SFR_ACCESS(DIV_CLK_AUD_UAIF3__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3),
    SFR_ACCESS(DIV_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3),
    SFR_ACCESS(DIV_CLK_AUD_UAIF4__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4),
    SFR_ACCESS(DIV_CLK_AUD_UAIF4__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4),
    SFR_ACCESS(DIV_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4),
    SFR_ACCESS(DIV_CLK_AUD_UAIF6__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6),
    SFR_ACCESS(DIV_CLK_AUD_UAIF6__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6),
    SFR_ACCESS(DIV_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6),
    SFR_ACCESS(DIV_CLK_AUD_UAIF5__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5),
    SFR_ACCESS(DIV_CLK_AUD_UAIF5__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5),
    SFR_ACCESS(DIV_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5),
    SFR_ACCESS(DIV_CLK_AUD_DSIF__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF),
    SFR_ACCESS(DIV_CLK_AUD_DSIF__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF),
    SFR_ACCESS(DIV_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF),
    SFR_ACCESS(DIV_CLK_AUD_PCMC__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC),
    SFR_ACCESS(DIV_CLK_AUD_PCMC__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC),
    SFR_ACCESS(DIV_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC),
    SFR_ACCESS(DIV_CLK_AUD_ACLK__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_ACLK),
    SFR_ACCESS(DIV_CLK_AUD_ACLK__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_ACLK),
    SFR_ACCESS(DIV_CLK_AUD_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_ACLK),
    SFR_ACCESS(DIV_CLK_AUD_CPU__DIVRATIO, 0, 3, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU),
    SFR_ACCESS(DIV_CLK_AUD_CPU__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU),
    SFR_ACCESS(DIV_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU),
    SFR_ACCESS(DIV_CLK_AUD_NOCD__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCD),
    SFR_ACCESS(DIV_CLK_AUD_NOCD__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCD),
    SFR_ACCESS(DIV_CLK_AUD_NOCD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCD),
    SFR_ACCESS(DIV_CLK_AUD_FM_SPDY__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_FM_SPDY),
    SFR_ACCESS(DIV_CLK_AUD_FM_SPDY__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_FM_SPDY),
    SFR_ACCESS(DIV_CLK_AUD_FM_SPDY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_FM_SPDY),
    SFR_ACCESS(DIV_CLK_AUD_FM__DIVRATIO, 0, 9, CMU_AUD_CLK_CON_DIV_CLK_AUD_FM),
    SFR_ACCESS(DIV_CLK_AUD_FM__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_FM),
    SFR_ACCESS(DIV_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_FM),
    SFR_ACCESS(DIV_CLK_AUD_MCLK__DIVRATIO, 0, 4, CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK),
    SFR_ACCESS(DIV_CLK_AUD_MCLK__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK),
    SFR_ACCESS(DIV_CLK_AUD_MCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK),
    SFR_ACCESS(DIV_CLK_AUD_ECU__DIVRATIO, 0, 2, CMU_AUD_CLK_CON_DIV_CLK_AUD_ECU),
    SFR_ACCESS(DIV_CLK_AUD_ECU__BUSY, 16, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_ECU),
    SFR_ACCESS(DIV_CLK_AUD_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_DIV_CLK_AUD_ECU),
    SFR_ACCESS(CLKAUD_USB_NOC__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_CLKAUD_USB_NOC),
    SFR_ACCESS(CLKAUD_USB_NOC__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_CLKAUD_USB_NOC),
    SFR_ACCESS(CLKAUD_USB_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_CLKAUD_USB_NOC),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY),
    SFR_ACCESS(BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY),
    SFR_ACCESS(BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
    SFR_ACCESS(BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
    SFR_ACCESS(BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(LH_AXI_MI_P_PERI_ASB_INT_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_PERI_ASB_INT_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_PERI_ASB_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH),
    SFR_ACCESS(CMU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_CMU_AUD_QCH),
    SFR_ACCESS(CMU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_CMU_AUD_QCH),
    SFR_ACCESS(CMU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_CMU_AUD_QCH),
    SFR_ACCESS(LH_AXI_MI_D_USBAUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_AXI_MI_D_USBAUD_QCH),
    SFR_ACCESS(LH_AXI_MI_D_USBAUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_AXI_MI_D_USBAUD_QCH),
    SFR_ACCESS(LH_AXI_MI_D_USBAUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_AXI_MI_D_USBAUD_QCH),
    SFR_ACCESS(SYSMMU_AUD_QCH_S1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S1),
    SFR_ACCESS(SYSMMU_AUD_QCH_S1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S1),
    SFR_ACCESS(SYSMMU_AUD_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S1),
    SFR_ACCESS(SYSMMU_AUD_QCH_S2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S2),
    SFR_ACCESS(SYSMMU_AUD_QCH_S2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S2),
    SFR_ACCESS(SYSMMU_AUD_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SYSMMU_AUD_QCH_S2),
    SFR_ACCESS(MAILBOX_AUD0_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH),
    SFR_ACCESS(MAILBOX_AUD0_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH),
    SFR_ACCESS(MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH),
    SFR_ACCESS(SYSREG_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SYSREG_AUD_QCH),
    SFR_ACCESS(SYSREG_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SYSREG_AUD_QCH),
    SFR_ACCESS(SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SYSREG_AUD_QCH),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_PCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_BCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_BCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_BCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_BCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_CCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_CCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_CCLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_ACLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_ACLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_ACLK),
    SFR_ACCESS(SERIAL_LIF_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_ACLK),
    SFR_ACCESS(PPMU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_PPMU_AUD_QCH),
    SFR_ACCESS(PPMU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_PPMU_AUD_QCH),
    SFR_ACCESS(PPMU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_PPMU_AUD_QCH),
    SFR_ACCESS(WDT_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_WDT_AUD_QCH),
    SFR_ACCESS(WDT_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_WDT_AUD_QCH),
    SFR_ACCESS(WDT_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_WDT_AUD_QCH),
    SFR_ACCESS(VGEN_LITE_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH),
    SFR_ACCESS(VGEN_LITE_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH),
    SFR_ACCESS(VGEN_LITE_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH),
    SFR_ACCESS(MAILBOX_AUD1_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH),
    SFR_ACCESS(MAILBOX_AUD1_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH),
    SFR_ACCESS(MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH),
    SFR_ACCESS(LH_AXI_SI_D_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_AXI_SI_D_AUD_QCH),
    SFR_ACCESS(LH_AXI_SI_D_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_AXI_SI_D_AUD_QCH),
    SFR_ACCESS(LH_AXI_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_AXI_SI_D_AUD_QCH),
    SFR_ACCESS(ABOX_QCH_PCMC_CLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK),
    SFR_ACCESS(ABOX_QCH_PCMC_CLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK),
    SFR_ACCESS(ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK),
    SFR_ACCESS(ABOX_QCH_ACLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK),
    SFR_ACCESS(ABOX_QCH_ACLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK),
    SFR_ACCESS(ABOX_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK),
    SFR_ACCESS(ABOX_QCH_ACLK_ACP__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP),
    SFR_ACCESS(ABOX_QCH_ACLK_ACP__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP),
    SFR_ACCESS(ABOX_QCH_ACLK_ACP__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP),
    SFR_ACCESS(ABOX_QCH_ACLK_ASB__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB),
    SFR_ACCESS(ABOX_QCH_ACLK_ASB__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB),
    SFR_ACCESS(ABOX_QCH_ACLK_ASB__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB),
    SFR_ACCESS(ABOX_QCH_BCLK_DSIF__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF),
    SFR_ACCESS(ABOX_QCH_BCLK_DSIF__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF),
    SFR_ACCESS(ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF),
    SFR_ACCESS(ABOX_QCH_BCLK0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK0),
    SFR_ACCESS(ABOX_QCH_BCLK0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK0),
    SFR_ACCESS(ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK0),
    SFR_ACCESS(ABOX_QCH_BCLK1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK1),
    SFR_ACCESS(ABOX_QCH_BCLK1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK1),
    SFR_ACCESS(ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK1),
    SFR_ACCESS(ABOX_QCH_BCLK2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK2),
    SFR_ACCESS(ABOX_QCH_BCLK2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK2),
    SFR_ACCESS(ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK2),
    SFR_ACCESS(ABOX_QCH_BCLK3__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK3),
    SFR_ACCESS(ABOX_QCH_BCLK3__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK3),
    SFR_ACCESS(ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK3),
    SFR_ACCESS(ABOX_QCH_BCLK4__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK4),
    SFR_ACCESS(ABOX_QCH_BCLK4__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK4),
    SFR_ACCESS(ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK4),
    SFR_ACCESS(ABOX_QCH_BCLK5__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK5),
    SFR_ACCESS(ABOX_QCH_BCLK5__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK5),
    SFR_ACCESS(ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK5),
    SFR_ACCESS(ABOX_QCH_BCLK6__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK6),
    SFR_ACCESS(ABOX_QCH_BCLK6__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK6),
    SFR_ACCESS(ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_BCLK6),
    SFR_ACCESS(ABOX_QCH_CNT__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CNT),
    SFR_ACCESS(ABOX_QCH_CNT__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CNT),
    SFR_ACCESS(ABOX_QCH_CNT__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CNT),
    SFR_ACCESS(ABOX_QCH_CCLK_ASB__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB),
    SFR_ACCESS(ABOX_QCH_CCLK_ASB__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB),
    SFR_ACCESS(ABOX_QCH_CCLK_ASB__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB),
    SFR_ACCESS(ABOX_QCH_CCLK_ACP__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP),
    SFR_ACCESS(ABOX_QCH_CCLK_ACP__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP),
    SFR_ACCESS(ABOX_QCH_CCLK_ACP__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP),
    SFR_ACCESS(ABOX_QCH_C2A0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A0),
    SFR_ACCESS(ABOX_QCH_C2A0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A0),
    SFR_ACCESS(ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A0),
    SFR_ACCESS(ABOX_QCH_C2A1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A1),
    SFR_ACCESS(ABOX_QCH_C2A1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A1),
    SFR_ACCESS(ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_C2A1),
    SFR_ACCESS(ABOX_QCH_XCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_XCLK),
    SFR_ACCESS(ABOX_QCH_XCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_XCLK),
    SFR_ACCESS(ABOX_QCH_XCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_XCLK),
    SFR_ACCESS(ABOX_QCH_CPU0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU0),
    SFR_ACCESS(ABOX_QCH_CPU0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU0),
    SFR_ACCESS(ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU0),
    SFR_ACCESS(ABOX_QCH_CPU1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU1),
    SFR_ACCESS(ABOX_QCH_CPU1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU1),
    SFR_ACCESS(ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU1),
    SFR_ACCESS(ABOX_QCH_CPU2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU2),
    SFR_ACCESS(ABOX_QCH_CPU2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU2),
    SFR_ACCESS(ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_CPU2),
    SFR_ACCESS(ABOX_QCH_NEON0__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON0),
    SFR_ACCESS(ABOX_QCH_NEON0__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON0),
    SFR_ACCESS(ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON0),
    SFR_ACCESS(ABOX_QCH_NEON1__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON1),
    SFR_ACCESS(ABOX_QCH_NEON1__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON1),
    SFR_ACCESS(ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON1),
    SFR_ACCESS(ABOX_QCH_NEON2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON2),
    SFR_ACCESS(ABOX_QCH_NEON2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON2),
    SFR_ACCESS(ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_NEON2),
    SFR_ACCESS(ABOX_QCH_L2__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ABOX_QCH_L2),
    SFR_ACCESS(ABOX_QCH_L2__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ABOX_QCH_L2),
    SFR_ACCESS(ABOX_QCH_L2__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ABOX_QCH_L2),
    SFR_ACCESS(SLH_AXI_MI_P_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
    SFR_ACCESS(ECU_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_ECU_AUD_QCH),
    SFR_ACCESS(ECU_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_ECU_AUD_QCH),
    SFR_ACCESS(ECU_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_ECU_AUD_QCH),
    SFR_ACCESS(LH_AXI_SI_P_PERI_ASB_INT_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_PERI_ASB_INT_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_PERI_ASB_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH),
    SFR_ACCESS(D_TZPC_AUD_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_D_TZPC_AUD_QCH),
    SFR_ACCESS(D_TZPC_AUD_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_D_TZPC_AUD_QCH),
    SFR_ACCESS(D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_D_TZPC_AUD_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN, 0, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
    SFR_ACCESS(DMIC_AUD1_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD1_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD0_QCH_PCLK__QCH_EN, 0, 1, CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD0_QCH_PCLK__CLK_REQ, 1, 1, CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK),
    SFR_ACCESS(DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK),
    SFR_ACCESS(MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_SEL, 4, 1, CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_UFS_EMBD_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_BUSY, 16, 1, CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_UFS_EMBD_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_PLL_CON1_MUX_CLKCMU_HSI_UFS_EMBD_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI_NOC_USER__MUX_SEL, 4, 1, CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI_NOC_USER__MUX_BUSY, 16, 1, CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_HSI_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_PLL_CON1_MUX_CLKCMU_HSI_NOC_USER),
    SFR_ACCESS(DIV_CLK_HSI_ECU__DIVRATIO, 0, 4, CMU_HSI_CLK_CON_DIV_CLK_HSI_ECU),
    SFR_ACCESS(DIV_CLK_HSI_ECU__BUSY, 16, 1, CMU_HSI_CLK_CON_DIV_CLK_HSI_ECU),
    SFR_ACCESS(DIV_CLK_HSI_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_DIV_CLK_HSI_ECU),
    SFR_ACCESS(BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
    SFR_ACCESS(BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
    SFR_ACCESS(BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK),
    SFR_ACCESS(VGEN_LITE_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_VGEN_LITE_HSI_QCH),
    SFR_ACCESS(VGEN_LITE_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_VGEN_LITE_HSI_QCH),
    SFR_ACCESS(VGEN_LITE_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_VGEN_LITE_HSI_QCH),
    SFR_ACCESS(SYSREG_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_SYSREG_HSI_QCH),
    SFR_ACCESS(SYSREG_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_SYSREG_HSI_QCH),
    SFR_ACCESS(SYSREG_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_SYSREG_HSI_QCH),
    SFR_ACCESS(D_TZPC_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_D_TZPC_HSI_QCH),
    SFR_ACCESS(D_TZPC_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_D_TZPC_HSI_QCH),
    SFR_ACCESS(D_TZPC_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_D_TZPC_HSI_QCH),
    SFR_ACCESS(CMU_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_CMU_HSI_QCH),
    SFR_ACCESS(CMU_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_CMU_HSI_QCH),
    SFR_ACCESS(CMU_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_CMU_HSI_QCH),
    SFR_ACCESS(LH_AXI_SI_D_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_LH_AXI_SI_D_HSI_QCH),
    SFR_ACCESS(LH_AXI_SI_D_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_LH_AXI_SI_D_HSI_QCH),
    SFR_ACCESS(LH_AXI_SI_D_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_LH_AXI_SI_D_HSI_QCH),
    SFR_ACCESS(ECU_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_ECU_HSI_QCH),
    SFR_ACCESS(ECU_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_ECU_HSI_QCH),
    SFR_ACCESS(ECU_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_ECU_HSI_QCH),
    SFR_ACCESS(PPMU_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_PPMU_HSI_QCH),
    SFR_ACCESS(PPMU_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_PPMU_HSI_QCH),
    SFR_ACCESS(PPMU_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_PPMU_HSI_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_SLH_AXI_MI_P_HSI_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_SLH_AXI_MI_P_HSI_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_HSI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_SLH_AXI_MI_P_HSI_QCH),
    SFR_ACCESS(S2MPU_D_HSI_QCH_S2__QCH_EN, 0, 1, CMU_HSI_QCH_CON_S2MPU_D_HSI_QCH_S2),
    SFR_ACCESS(S2MPU_D_HSI_QCH_S2__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_S2MPU_D_HSI_QCH_S2),
    SFR_ACCESS(S2MPU_D_HSI_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_S2MPU_D_HSI_QCH_S2),
    SFR_ACCESS(GPIO_HSI_UFS_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_GPIO_HSI_UFS_QCH),
    SFR_ACCESS(GPIO_HSI_UFS_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_GPIO_HSI_UFS_QCH),
    SFR_ACCESS(GPIO_HSI_UFS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_GPIO_HSI_UFS_QCH),
    SFR_ACCESS(UFS_EMBD_QCH__QCH_EN, 0, 1, CMU_HSI_QCH_CON_UFS_EMBD_QCH),
    SFR_ACCESS(UFS_EMBD_QCH__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_UFS_EMBD_QCH),
    SFR_ACCESS(UFS_EMBD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_UFS_EMBD_QCH),
    SFR_ACCESS(UFS_EMBD_QCH_FMP__QCH_EN, 0, 1, CMU_HSI_QCH_CON_UFS_EMBD_QCH_FMP),
    SFR_ACCESS(UFS_EMBD_QCH_FMP__CLK_REQ, 1, 1, CMU_HSI_QCH_CON_UFS_EMBD_QCH_FMP),
    SFR_ACCESS(UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN, 2, 1, CMU_HSI_QCH_CON_UFS_EMBD_QCH_FMP),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_SEL, 4, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL, 4, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO, 0, 3, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY, 16, 1, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG),
    SFR_ACCESS(DIV_CLK_CPUCL0_DBG_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG),
    SFR_ACCESS(DIV_CLK_CPUCL0_GLB_ECU__DIVRATIO, 0, 3, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_GLB_ECU),
    SFR_ACCESS(DIV_CLK_CPUCL0_GLB_ECU__BUSY, 16, 1, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_GLB_ECU),
    SFR_ACCESS(DIV_CLK_CPUCL0_GLB_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_GLB_ECU),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK),
    SFR_ACCESS(D_TZPC_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH),
    SFR_ACCESS(D_TZPC_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH),
    SFR_ACCESS(D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH),
    SFR_ACCESS(BPS_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH),
    SFR_ACCESS(BPS_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH),
    SFR_ACCESS(BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL0_GLB_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH),
    SFR_ACCESS(CMU_CPUCL0_GLB_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH),
    SFR_ACCESS(CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH),
    SFR_ACCESS(SYSREG_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH),
    SFR_ACCESS(SYSREG_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH),
    SFR_ACCESS(SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH),
    SFR_ACCESS(ECU_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_QCH),
    SFR_ACCESS(ECU_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_QCH),
    SFR_ACCESS(ECU_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_G_DBGCORE_INT_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_G_DBGCORE_INT_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_G_DBGCORE_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH),
    SFR_ACCESS(SFR_APBIF_CPM_DDC_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SFR_APBIF_CPM_DDC_QCH),
    SFR_ACCESS(SFR_APBIF_CPM_DDC_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SFR_APBIF_CPM_DDC_QCH),
    SFR_ACCESS(SFR_APBIF_CPM_DDC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SFR_APBIF_CPM_DDC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
    SFR_ACCESS(SECJTAG_SM_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SECJTAG_SM_QCH),
    SFR_ACCESS(SECJTAG_SM_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SECJTAG_SM_QCH),
    SFR_ACCESS(SECJTAG_SM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SECJTAG_SM_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
    SFR_ACCESS(LH_AXI_SI_G_CSSYS_INT_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_G_CSSYS_INT_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_G_CSSYS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_G_DBGCORE_INT_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_G_DBGCORE_INT_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_G_DBGCORE_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH),
    SFR_ACCESS(SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH),
    SFR_ACCESS(LH_AXI_MI_G_CSSYS_INT_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_G_CSSYS_INT_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_G_CSSYS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH__QCH_EN, 0, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH),
    SFR_ACCESS(PLL_CPUCL0__LOCKTIME, 0, 20, CMU_CPUCL0_PLL_LOCKTIME_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__ENABLE, 31, 1, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__MDIV, 16, 10, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__PDIV, 8, 6, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__SDIV, 0, 3, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__FDIV, 0, 32, CMU_CPUCL0_PLL_CON8_PLL_CPUCL0),
    SFR_ACCESS(PLL_CPUCL0__STABLE, 29, 1, CMU_CPUCL0_PLL_CON3_PLL_CPUCL0),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL, 4, 1, CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY, 16, 1, CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER),
    SFR_ACCESS(MUX_CPUCL0_CMUREF__SELECT, 0, 1, CMU_CPUCL0_CLK_CON_MUX_CPUCL0_CMUREF),
    SFR_ACCESS(MUX_CPUCL0_CMUREF__BUSY, 16, 1, CMU_CPUCL0_CLK_CON_MUX_CPUCL0_CMUREF),
    SFR_ACCESS(MUX_CPUCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_MUX_CPUCL0_CMUREF),
    SFR_ACCESS(MUX_CLK_CPUCL0_PLL__SELECT, 0, 2, CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_PLL),
    SFR_ACCESS(MUX_CLK_CPUCL0_PLL__BUSY, 16, 1, CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_PLL),
    SFR_ACCESS(MUX_CLK_CPUCL0_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_PLL),
    SFR_ACCESS(DIV_CLK_CPUCL0_SHORTSTOP__DIVRATIO, 0, 3, CMU_CPUCL0_CLK_CON_DIV_CLK_CPUCL0_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_CPUCL0_SHORTSTOP__BUSY, 16, 1, CMU_CPUCL0_CLK_CON_DIV_CLK_CPUCL0_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_CPUCL0_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_DIV_CLK_CPUCL0_SHORTSTOP),
    SFR_ACCESS(GAT_CLK_CPUCL0_SHORTSTOP__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_GAT_CLK_CPUCL0_SHORTSTOP),
    SFR_ACCESS(GAT_CLK_CPUCL0_SHORTSTOP__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_GAT_CLK_CPUCL0_SHORTSTOP),
    SFR_ACCESS(GAT_CLK_CPUCL0_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_GAT_CLK_CPUCL0_SHORTSTOP),
    SFR_ACCESS(BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN__CGVAL, 21, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN),
    SFR_ACCESS(BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN__MANUAL, 20, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN),
    SFR_ACCESS(BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN),
    SFR_ACCESS(CMU_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH),
    SFR_ACCESS(CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH),
    SFR_ACCESS(HTU_CPUCL0_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_CLK),
    SFR_ACCESS(PLL_CPUCL1__LOCKTIME, 0, 20, CMU_CPUCL1_PLL_LOCKTIME_PLL_CPUCL1),
    SFR_ACCESS(PLL_CPUCL1__ENABLE, 31, 1, CMU_CPUCL1_PLL_CON3_PLL_CPUCL1),
    SFR_ACCESS(PLL_CPUCL1__MDIV, 16, 10, CMU_CPUCL1_PLL_CON3_PLL_CPUCL1),
    SFR_ACCESS(PLL_CPUCL1__PDIV, 8, 6, CMU_CPUCL1_PLL_CON3_PLL_CPUCL1),
    SFR_ACCESS(PLL_CPUCL1__SDIV, 0, 3, CMU_CPUCL1_PLL_CON3_PLL_CPUCL1),
    SFR_ACCESS(PLL_CPUCL1__FDIV, 0, 32, CMU_CPUCL1_PLL_CON8_PLL_CPUCL1),
    SFR_ACCESS(PLL_CPUCL1__STABLE, 29, 1, CMU_CPUCL1_PLL_CON3_PLL_CPUCL1),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_SEL, 4, 1, CMU_CPUCL1_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_BUSY, 16, 1, CMU_CPUCL1_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_CPUCL1_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER),
    SFR_ACCESS(MUX_CPUCL1_CMUREF__SELECT, 0, 1, CMU_CPUCL1_CLK_CON_MUX_CPUCL1_CMUREF),
    SFR_ACCESS(MUX_CPUCL1_CMUREF__BUSY, 16, 1, CMU_CPUCL1_CLK_CON_MUX_CPUCL1_CMUREF),
    SFR_ACCESS(MUX_CPUCL1_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_MUX_CPUCL1_CMUREF),
    SFR_ACCESS(MUX_CLK_CPUCL1_PLL__SELECT, 0, 2, CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_PLL),
    SFR_ACCESS(MUX_CLK_CPUCL1_PLL__BUSY, 16, 1, CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_PLL),
    SFR_ACCESS(MUX_CLK_CPUCL1_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_PLL),
    SFR_ACCESS(MUX_CLK_CPUCL1_HTU__SELECT, 0, 2, CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_HTU),
    SFR_ACCESS(MUX_CLK_CPUCL1_HTU__BUSY, 16, 1, CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_HTU),
    SFR_ACCESS(MUX_CLK_CPUCL1_HTU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_HTU),
    SFR_ACCESS(DIV_CLK_CPUCL1_SHORTSTOP__DIVRATIO, 0, 3, CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_CPUCL1_SHORTSTOP__BUSY, 16, 1, CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_CPUCL1_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_CPUCL1_HTU__DIVRATIO, 0, 3, CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_HTU),
    SFR_ACCESS(DIV_CLK_CPUCL1_HTU__BUSY, 16, 1, CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_HTU),
    SFR_ACCESS(DIV_CLK_CPUCL1_HTU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_HTU),
    SFR_ACCESS(GAT_CLK_CPUCL1_SHORTSTOP__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_GAT_CLK_CPUCL1_SHORTSTOP),
    SFR_ACCESS(GAT_CLK_CPUCL1_SHORTSTOP__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_GAT_CLK_CPUCL1_SHORTSTOP),
    SFR_ACCESS(GAT_CLK_CPUCL1_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_GAT_CLK_CPUCL1_SHORTSTOP),
    SFR_ACCESS(CLKGATE__CPUCL1_CPM__CGVAL, 2, 1, CMU_CPUCL1_CLK_CON_GAT_CLKGATE__CPUCL1_CPM),
    SFR_ACCESS(CLKGATE__CPUCL1_CPM__MANUAL, 1, 1, CMU_CPUCL1_CLK_CON_GAT_CLKGATE__CPUCL1_CPM),
    SFR_ACCESS(CLKGATE__CPUCL1_CPM__ENABLE_AUTOMATIC_CLKGATING, 0, 1, CMU_CPUCL1_CLK_CON_GAT_CLKGATE__CPUCL1_CPM),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC),
    SFR_ACCESS(BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC),
    SFR_ACCESS(BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC),
    SFR_ACCESS(BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT__CGVAL, 21, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT),
    SFR_ACCESS(BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT__MANUAL, 20, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT),
    SFR_ACCESS(BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT),
    SFR_ACCESS(HTU_CPUCL1_QCH_CLK__QCH_EN, 0, 1, CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_QCH_CLK__CLK_REQ, 1, 1, CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_CLK),
    SFR_ACCESS(HTU_CPUCL1_QCH_PCLK__QCH_EN, 0, 1, CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_QCH_PCLK__CLK_REQ, 1, 1, CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_PCLK),
    SFR_ACCESS(HTU_CPUCL1_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_PCLK),
    SFR_ACCESS(CMU_CPUCL1_QCH__QCH_EN, 0, 1, CMU_CPUCL1_QCH_CON_CMU_CPUCL1_QCH),
    SFR_ACCESS(CMU_CPUCL1_QCH__CLK_REQ, 1, 1, CMU_CPUCL1_QCH_CON_CMU_CPUCL1_QCH),
    SFR_ACCESS(CMU_CPUCL1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1_QCH_CON_CMU_CPUCL1_QCH),
    SFR_ACCESS(CPM_DDC_CPUCL0_QCH__QCH_EN, 0, 1, CMU_CPUCL1_QCH_CON_CPM_DDC_CPUCL0_QCH),
    SFR_ACCESS(CPM_DDC_CPUCL0_QCH__CLK_REQ, 1, 1, CMU_CPUCL1_QCH_CON_CPM_DDC_CPUCL0_QCH),
    SFR_ACCESS(CPM_DDC_CPUCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CPUCL1_QCH_CON_CPM_DDC_CPUCL0_QCH),
    SFR_ACCESS(PLL_DSU__LOCKTIME, 0, 20, CMU_DSU_PLL_LOCKTIME_PLL_DSU),
    SFR_ACCESS(PLL_DSU__ENABLE, 31, 1, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__MDIV, 16, 10, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__PDIV, 8, 6, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__SDIV, 0, 3, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(PLL_DSU__FDIV, 0, 32, CMU_DSU_PLL_CON8_PLL_DSU),
    SFR_ACCESS(PLL_DSU__STABLE, 29, 1, CMU_DSU_PLL_CON3_PLL_DSU),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL, 4, 1, CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY, 16, 1, CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER),
    SFR_ACCESS(MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER),
    SFR_ACCESS(MUX_CLK_DSU_PLL__SELECT, 0, 2, CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL),
    SFR_ACCESS(MUX_CLK_DSU_PLL__BUSY, 16, 1, CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL),
    SFR_ACCESS(MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL),
    SFR_ACCESS(MUX_DSU_CMUREF__SELECT, 0, 1, CMU_DSU_CLK_CON_MUX_DSU_CMUREF),
    SFR_ACCESS(MUX_DSU_CMUREF__BUSY, 16, 1, CMU_DSU_CLK_CON_MUX_DSU_CMUREF),
    SFR_ACCESS(MUX_DSU_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_MUX_DSU_CMUREF),
    SFR_ACCESS(DIV_CLK_DSU_SHORTSTOP__DIVRATIO, 0, 3, CMU_DSU_CLK_CON_DIV_CLK_DSU_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_DSU_SHORTSTOP__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_DSU_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_DSU_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_DIV_CLK_DSU_SHORTSTOP),
    SFR_ACCESS(DIV_CLK_CLUSTER_ACLK__DIVRATIO, 0, 4, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ACLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_ACLK__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ACLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ACLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_ATCLK__DIVRATIO, 0, 4, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_ATCLK__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_ATCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_PCLK__DIVRATIO, 0, 4, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_PCLK__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_PERIPHCLK__DIVRATIO, 0, 4, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PERIPHCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_PERIPHCLK__BUSY, 16, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PERIPHCLK),
    SFR_ACCESS(DIV_CLK_CLUSTER_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PERIPHCLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK__CGVAL, 21, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK__MANUAL, 20, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
    SFR_ACCESS(BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
    SFR_ACCESS(LH_AXI_SI_D1_CPUCL0NOCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_AXI_SI_D1_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CPUCL0NOCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_AXI_SI_D1_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CPUCL0NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_AXI_SI_D1_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CPUCL0NOCL0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_LH_AXI_SI_D0_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CPUCL0NOCL0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_LH_AXI_SI_D0_CPUCL0NOCL0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CPUCL0NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_LH_AXI_SI_D0_CPUCL0NOCL0_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
    SFR_ACCESS(HTU_DSU_QCH_CLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_HTU_DSU_QCH_CLK),
    SFR_ACCESS(HTU_DSU_QCH_CLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_HTU_DSU_QCH_CLK),
    SFR_ACCESS(HTU_DSU_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_HTU_DSU_QCH_CLK),
    SFR_ACCESS(HTU_DSU_QCH_PCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_HTU_DSU_QCH_PCLK),
    SFR_ACCESS(HTU_DSU_QCH_PCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_HTU_DSU_QCH_PCLK),
    SFR_ACCESS(HTU_DSU_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_HTU_DSU_QCH_PCLK),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
    SFR_ACCESS(PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
    SFR_ACCESS(CMU_DSU_QCH__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CMU_DSU_QCH),
    SFR_ACCESS(CMU_DSU_QCH__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CMU_DSU_QCH),
    SFR_ACCESS(CMU_DSU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CMU_DSU_QCH),
    SFR_ACCESS(CLUSTER0_QCH_SCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK),
    SFR_ACCESS(CLUSTER0_QCH_SCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK),
    SFR_ACCESS(CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK),
    SFR_ACCESS(CLUSTER0_QCH_ATCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK),
    SFR_ACCESS(CLUSTER0_QCH_ATCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK),
    SFR_ACCESS(CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK),
    SFR_ACCESS(CLUSTER0_QCH_GIC__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC),
    SFR_ACCESS(CLUSTER0_QCH_GIC__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC),
    SFR_ACCESS(CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC),
    SFR_ACCESS(CLUSTER0_QCH_PDBGCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK),
    SFR_ACCESS(CLUSTER0_QCH_PDBGCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK),
    SFR_ACCESS(CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK),
    SFR_ACCESS(CLUSTER0_QCH_PCLK__QCH_EN, 0, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK),
    SFR_ACCESS(CLUSTER0_QCH_PCLK__CLK_REQ, 1, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK),
    SFR_ACCESS(CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL, 4, 1, CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY, 16, 1, CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER),
    SFR_ACCESS(DIV_CLK_YUVP_NOCP__DIVRATIO, 0, 4, CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP),
    SFR_ACCESS(DIV_CLK_YUVP_NOCP__BUSY, 16, 1, CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP),
    SFR_ACCESS(DIV_CLK_YUVP_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK),
    SFR_ACCESS(BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(VGEN_LITE_D1_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_VGEN_LITE_D1_YUVP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_VGEN_LITE_D1_YUVP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_VGEN_LITE_D1_YUVP_QCH),
    SFR_ACCESS(MCSC_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_MCSC_QCH),
    SFR_ACCESS(MCSC_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_MCSC_QCH),
    SFR_ACCESS(MCSC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_MCSC_QCH),
    SFR_ACCESS(MCSC_QCH_C2W__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_MCSC_QCH_C2W),
    SFR_ACCESS(MCSC_QCH_C2W__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_MCSC_QCH_C2W),
    SFR_ACCESS(MCSC_QCH_C2W__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_MCSC_QCH_C2W),
    SFR_ACCESS(MCSC_QCH_C2R__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_MCSC_QCH_C2R),
    SFR_ACCESS(MCSC_QCH_C2R__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_MCSC_QCH_C2R),
    SFR_ACCESS(MCSC_QCH_C2R__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_MCSC_QCH_C2R),
    SFR_ACCESS(VGEN_LITE_D0_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_VGEN_LITE_D0_YUVP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_VGEN_LITE_D0_YUVP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_VGEN_LITE_D0_YUVP_QCH),
    SFR_ACCESS(SYSMMU_D_YUVP_QCH_S1__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S1),
    SFR_ACCESS(SYSMMU_D_YUVP_QCH_S1__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S1),
    SFR_ACCESS(SYSMMU_D_YUVP_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S1),
    SFR_ACCESS(SYSMMU_D_YUVP_QCH_S2__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S2),
    SFR_ACCESS(SYSMMU_D_YUVP_QCH_S2__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S2),
    SFR_ACCESS(SYSMMU_D_YUVP_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSMMU_D_YUVP_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D_YUVP_QCH),
    SFR_ACCESS(LH_AXI_SI_D_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AXI_SI_D_YUVP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVPRGBP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVPRGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVPRGBP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVPRGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_YUVPRGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVPRGBP_QCH),
    SFR_ACCESS(YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_YUVP_QCH),
    SFR_ACCESS(YUVP_QCH_VOTF0__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0),
    SFR_ACCESS(YUVP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0),
    SFR_ACCESS(YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0),
    SFR_ACCESS(YUVP_QCH_VOTF1__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF1),
    SFR_ACCESS(YUVP_QCH_VOTF1__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF1),
    SFR_ACCESS(YUVP_QCH_VOTF1__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_YUVP_QCH_VOTF1),
    SFR_ACCESS(LH_AST_MI_OTF_RGBPYUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_LH_AST_MI_OTF_RGBPYUVP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBPYUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_LH_AST_MI_OTF_RGBPYUVP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_RGBPYUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_LH_AST_MI_OTF_RGBPYUVP_QCH),
    SFR_ACCESS(D_TZPC_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH),
    SFR_ACCESS(D_TZPC_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH),
    SFR_ACCESS(D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH),
    SFR_ACCESS(SYSREG_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH),
    SFR_ACCESS(SYSREG_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH),
    SFR_ACCESS(SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH),
    SFR_ACCESS(CMU_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_CMU_YUVP_QCH),
    SFR_ACCESS(CMU_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_CMU_YUVP_QCH),
    SFR_ACCESS(CMU_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_CMU_YUVP_QCH),
    SFR_ACCESS(PPMU_D_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_PPMU_D_YUVP_QCH),
    SFR_ACCESS(PPMU_D_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_PPMU_D_YUVP_QCH),
    SFR_ACCESS(PPMU_D_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_PPMU_D_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_YUVP_QCH__QCH_EN, 0, 1, CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_YUVP_QCH__CLK_REQ, 1, 1, CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_BYRP_USER__MUX_SEL, 4, 1, CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_BYRP_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_BYRP_USER__MUX_BUSY, 16, 1, CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_BYRP_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_BYRP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_BYRP_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL, 4, 1, CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY, 16, 1, CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_NOC_USER),
    SFR_ACCESS(DIV_CLK_CSTAT_NOCP__DIVRATIO, 0, 4, CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP),
    SFR_ACCESS(DIV_CLK_CSTAT_NOCP__BUSY, 16, 1, CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP),
    SFR_ACCESS(DIV_CLK_CSTAT_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AST_MI_OTF2_CSISCSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_CSISCSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF2_CSISCSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH),
    SFR_ACCESS(SIPU_CSTAT_QCH_C2RD__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2RD),
    SFR_ACCESS(SIPU_CSTAT_QCH_C2RD__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2RD),
    SFR_ACCESS(SIPU_CSTAT_QCH_C2RD__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2RD),
    SFR_ACCESS(SIPU_CSTAT_QCH_C2DS__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2DS),
    SFR_ACCESS(SIPU_CSTAT_QCH_C2DS__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2DS),
    SFR_ACCESS(SIPU_CSTAT_QCH_C2DS__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2DS),
    SFR_ACCESS(VGEN_LITE_CSTAT1_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT1_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT1_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT0_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT0_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH),
    SFR_ACCESS(VGEN_LITE_CSTAT0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_CSTAT0_QCH),
    SFR_ACCESS(SYSMMU_D0_CSTAT_QCH_S1__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_CSTAT_QCH_S1__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_CSTAT_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_CSTAT_QCH_S2__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_CSTAT_QCH_S2__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_CSTAT_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSMMU_D0_CSTAT_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D0_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_CSISCSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_CSISCSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF1_CSISCSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_CSISCSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_CSISCSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF0_CSISCSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH),
    SFR_ACCESS(SYSREG_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH),
    SFR_ACCESS(SYSREG_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH),
    SFR_ACCESS(SYSREG_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH),
    SFR_ACCESS(PPMU_D1_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_PPMU_D1_CSTAT_QCH),
    SFR_ACCESS(PPMU_D1_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_PPMU_D1_CSTAT_QCH),
    SFR_ACCESS(PPMU_D1_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_PPMU_D1_CSTAT_QCH),
    SFR_ACCESS(CMU_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH),
    SFR_ACCESS(CMU_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH),
    SFR_ACCESS(CMU_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH),
    SFR_ACCESS(D_TZPC_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH),
    SFR_ACCESS(D_TZPC_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH),
    SFR_ACCESS(D_TZPC_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH),
    SFR_ACCESS(PPMU_D0_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_PPMU_D0_CSTAT_QCH),
    SFR_ACCESS(PPMU_D0_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_PPMU_D0_CSTAT_QCH),
    SFR_ACCESS(PPMU_D0_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_PPMU_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_CSTATRGBP_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AST_SI_OTF_CSTATRGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_CSTATRGBP_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AST_SI_OTF_CSTATRGBP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_CSTATRGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AST_SI_OTF_CSTATRGBP_QCH),
    SFR_ACCESS(VGEN_LITE_BYRP_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_BYRP_QCH),
    SFR_ACCESS(VGEN_LITE_BYRP_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_BYRP_QCH),
    SFR_ACCESS(VGEN_LITE_BYRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_VGEN_LITE_BYRP_QCH),
    SFR_ACCESS(SIPU_BYRP_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH),
    SFR_ACCESS(SIPU_BYRP_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH),
    SFR_ACCESS(SIPU_BYRP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH),
    SFR_ACCESS(SIPU_BYRP_QCH_VOTF0__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF0),
    SFR_ACCESS(SIPU_BYRP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF0),
    SFR_ACCESS(SIPU_BYRP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF0),
    SFR_ACCESS(SIPU_BYRP_QCH_VOTF1__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF1),
    SFR_ACCESS(SIPU_BYRP_QCH_VOTF1__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF1),
    SFR_ACCESS(SIPU_BYRP_QCH_VOTF1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF1),
    SFR_ACCESS(SYSMMU_D1_CSTAT_QCH_S1__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_CSTAT_QCH_S1__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_CSTAT_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_CSTAT_QCH_S2__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_CSTAT_QCH_S2__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_CSTAT_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_SYSMMU_D1_CSTAT_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D1_CSTAT_QCH__QCH_EN, 0, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D1_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSTAT_QCH__CLK_REQ, 1, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D1_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_CSTAT_QCH_CON_LH_AXI_SI_D1_CSTAT_QCH),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_GDC_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_GDC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_GDC_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_GDC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_GDC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_GDC_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_LME_USER__MUX_SEL, 4, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_LME_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_LME_USER__MUX_BUSY, 16, 1, CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_LME_USER),
    SFR_ACCESS(MUX_CLKCMU_M2M_LME_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_LME_USER),
    SFR_ACCESS(DIV_CLK_M2M_NOCP__DIVRATIO, 0, 4, CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP),
    SFR_ACCESS(DIV_CLK_M2M_NOCP__BUSY, 16, 1, CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP),
    SFR_ACCESS(DIV_CLK_M2M_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1),
    SFR_ACCESS(BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S),
    SFR_ACCESS(BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK),
    SFR_ACCESS(LH_AXI_MI_JPEG_INT_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_MI_JPEG_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_JPEG_INT_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_MI_JPEG_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_JPEG_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_MI_JPEG_INT_QCH),
    SFR_ACCESS(M2M_QCH_S1__QCH_EN, 0, 1, CMU_M2M_QCH_CON_M2M_QCH_S1),
    SFR_ACCESS(M2M_QCH_S1__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_M2M_QCH_S1),
    SFR_ACCESS(M2M_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_M2M_QCH_S1),
    SFR_ACCESS(M2M_QCH_S2__QCH_EN, 0, 1, CMU_M2M_QCH_CON_M2M_QCH_S2),
    SFR_ACCESS(M2M_QCH_S2__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_M2M_QCH_S2),
    SFR_ACCESS(M2M_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_M2M_QCH_S2),
    SFR_ACCESS(VGEN_LITE_D0_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_VGEN_LITE_D0_M2M_QCH),
    SFR_ACCESS(VGEN_LITE_D0_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_VGEN_LITE_D0_M2M_QCH),
    SFR_ACCESS(VGEN_LITE_D0_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_VGEN_LITE_D0_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_D0_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_D0_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_D0_M2M_QCH),
    SFR_ACCESS(SYSMMU_D0_M2M_QCH_S1__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_M2M_QCH_S1__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_M2M_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_M2M_QCH_S2__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_M2M_QCH_S2__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_M2M_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSMMU_D0_M2M_QCH_S2),
    SFR_ACCESS(PPMU_D1_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_PPMU_D1_M2M_QCH),
    SFR_ACCESS(PPMU_D1_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_PPMU_D1_M2M_QCH),
    SFR_ACCESS(PPMU_D1_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_PPMU_D1_M2M_QCH),
    SFR_ACCESS(D_TZPC_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_D_TZPC_M2M_QCH),
    SFR_ACCESS(D_TZPC_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_D_TZPC_M2M_QCH),
    SFR_ACCESS(D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_D_TZPC_M2M_QCH),
    SFR_ACCESS(PPMU_D0_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_PPMU_D0_M2M_QCH),
    SFR_ACCESS(PPMU_D0_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_PPMU_D0_M2M_QCH),
    SFR_ACCESS(PPMU_D0_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_PPMU_D0_M2M_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
    SFR_ACCESS(SYSREG_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSREG_M2M_QCH),
    SFR_ACCESS(SYSREG_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSREG_M2M_QCH),
    SFR_ACCESS(SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSREG_M2M_QCH),
    SFR_ACCESS(CMU_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_CMU_M2M_QCH),
    SFR_ACCESS(CMU_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_CMU_M2M_QCH),
    SFR_ACCESS(CMU_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_CMU_M2M_QCH),
    SFR_ACCESS(SYSMMU_D1_M2M_QCH_S1__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_M2M_QCH_S1__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_M2M_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_M2M_QCH_S2__QCH_EN, 0, 1, CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_M2M_QCH_S2__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_M2M_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_SYSMMU_D1_M2M_QCH_S2),
    SFR_ACCESS(GDC_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_GDC_QCH),
    SFR_ACCESS(GDC_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_GDC_QCH),
    SFR_ACCESS(GDC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_GDC_QCH),
    SFR_ACCESS(GDC_QCH_C2_M__QCH_EN, 0, 1, CMU_M2M_QCH_CON_GDC_QCH_C2_M),
    SFR_ACCESS(GDC_QCH_C2_M__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_GDC_QCH_C2_M),
    SFR_ACCESS(GDC_QCH_C2_M__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_GDC_QCH_C2_M),
    SFR_ACCESS(GDC_QCH_C2_S__QCH_EN, 0, 1, CMU_M2M_QCH_CON_GDC_QCH_C2_S),
    SFR_ACCESS(GDC_QCH_C2_S__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_GDC_QCH_C2_S),
    SFR_ACCESS(GDC_QCH_C2_S__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_GDC_QCH_C2_S),
    SFR_ACCESS(LH_AXI_MI_LME_INT_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_MI_LME_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_LME_INT_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_MI_LME_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_LME_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_MI_LME_INT_QCH),
    SFR_ACCESS(VGEN_LITE_D1_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_VGEN_LITE_D1_M2M_QCH),
    SFR_ACCESS(VGEN_LITE_D1_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_VGEN_LITE_D1_M2M_QCH),
    SFR_ACCESS(VGEN_LITE_D1_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_VGEN_LITE_D1_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_M2M_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_D1_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_M2M_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_D1_M2M_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_M2M_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_D1_M2M_QCH),
    SFR_ACCESS(JPEG_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_JPEG_QCH),
    SFR_ACCESS(JPEG_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_JPEG_QCH),
    SFR_ACCESS(JPEG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_JPEG_QCH),
    SFR_ACCESS(LH_AXI_SI_JPEG_INT_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_JPEG_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_JPEG_INT_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_JPEG_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_JPEG_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_JPEG_INT_QCH),
    SFR_ACCESS(LME_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LME_QCH),
    SFR_ACCESS(LME_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LME_QCH),
    SFR_ACCESS(LME_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LME_QCH),
    SFR_ACCESS(LH_AXI_SI_LME_INT_QCH__QCH_EN, 0, 1, CMU_M2M_QCH_CON_LH_AXI_SI_LME_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_LME_INT_QCH__CLK_REQ, 1, 1, CMU_M2M_QCH_CON_LH_AXI_SI_LME_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_LME_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_M2M_QCH_CON_LH_AXI_SI_LME_INT_QCH),
    SFR_ACCESS(MUX_CLKCMU_MFC_NOC_USER__MUX_SEL, 4, 1, CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_NOC_USER__MUX_BUSY, 16, 1, CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_MFC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_NOC_USER),
    SFR_ACCESS(DIV_CLK_MFC_NOCP__DIVRATIO, 0, 4, CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP),
    SFR_ACCESS(DIV_CLK_MFC_NOCP__BUSY, 16, 1, CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP),
    SFR_ACCESS(DIV_CLK_MFC_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP),
    SFR_ACCESS(DIV_CLK_MFC_ECU__DIVRATIO, 0, 4, CMU_MFC_CLK_CON_DIV_CLK_MFC_ECU),
    SFR_ACCESS(DIV_CLK_MFC_ECU__BUSY, 16, 1, CMU_MFC_CLK_CON_DIV_CLK_MFC_ECU),
    SFR_ACCESS(DIV_CLK_MFC_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_DIV_CLK_MFC_ECU),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK),
    SFR_ACCESS(LH_AXI_SI_D_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D_MFC_QCH),
    SFR_ACCESS(LH_AXI_SI_D_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_LH_AXI_SI_D_MFC_QCH),
    SFR_ACCESS(SYSMMU_MFC_QCH_S1__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S1),
    SFR_ACCESS(SYSMMU_MFC_QCH_S1__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S1),
    SFR_ACCESS(SYSMMU_MFC_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S1),
    SFR_ACCESS(SYSMMU_MFC_QCH_S2__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S2),
    SFR_ACCESS(SYSMMU_MFC_QCH_S2__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S2),
    SFR_ACCESS(SYSMMU_MFC_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSMMU_MFC_QCH_S2),
    SFR_ACCESS(MFC_QCH_VOTF__QCH_EN, 0, 1, CMU_MFC_QCH_CON_MFC_QCH_VOTF),
    SFR_ACCESS(MFC_QCH_VOTF__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_MFC_QCH_VOTF),
    SFR_ACCESS(MFC_QCH_VOTF__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_MFC_QCH_VOTF),
    SFR_ACCESS(MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_MFC_QCH),
    SFR_ACCESS(MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_MFC_QCH),
    SFR_ACCESS(MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_MFC_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH),
    SFR_ACCESS(RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH),
    SFR_ACCESS(VGEN_LITE_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH),
    SFR_ACCESS(VGEN_LITE_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH),
    SFR_ACCESS(VGEN_LITE_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH),
    SFR_ACCESS(PPMU_D_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_PPMU_D_MFC_QCH),
    SFR_ACCESS(PPMU_D_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_PPMU_D_MFC_QCH),
    SFR_ACCESS(PPMU_D_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_PPMU_D_MFC_QCH),
    SFR_ACCESS(CMU_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_CMU_MFC_QCH),
    SFR_ACCESS(CMU_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_CMU_MFC_QCH),
    SFR_ACCESS(CMU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_CMU_MFC_QCH),
    SFR_ACCESS(ECU_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_ECU_MFC_QCH),
    SFR_ACCESS(ECU_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_ECU_MFC_QCH),
    SFR_ACCESS(ECU_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_ECU_MFC_QCH),
    SFR_ACCESS(D_TZPC_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_D_TZPC_MFC_QCH),
    SFR_ACCESS(D_TZPC_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_D_TZPC_MFC_QCH),
    SFR_ACCESS(D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_D_TZPC_MFC_QCH),
    SFR_ACCESS(SYSREG_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SYSREG_MFC_QCH),
    SFR_ACCESS(SYSREG_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SYSREG_MFC_QCH),
    SFR_ACCESS(SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SYSREG_MFC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFC_QCH__QCH_EN, 0, 1, CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFC_QCH__CLK_REQ, 1, 1, CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
    SFR_ACCESS(MUX_CLKCMU_PERI_MMC_CARD_USER__MUX_SEL, 4, 1, CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_MMC_CARD_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_MMC_CARD_USER__MUX_BUSY, 16, 1, CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_MMC_CARD_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_PLL_CON1_MUX_CLKCMU_PERI_MMC_CARD_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_IP_USER__MUX_SEL, 4, 1, CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_IP_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_IP_USER__MUX_BUSY, 16, 1, CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_IP_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_IP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_PLL_CON1_MUX_CLKCMU_PERI_IP_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_NOCP_USER__MUX_SEL, 4, 1, CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_NOCP_USER__MUX_BUSY, 16, 1, CMU_PERI_PLL_CON0_MUX_CLKCMU_PERI_NOCP_USER),
    SFR_ACCESS(MUX_CLKCMU_PERI_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_PLL_CON1_MUX_CLKCMU_PERI_NOCP_USER),
    SFR_ACCESS(MUX_CLK_PERI_USI00__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI00),
    SFR_ACCESS(MUX_CLK_PERI_USI00__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI00),
    SFR_ACCESS(MUX_CLK_PERI_USI00__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI00),
    SFR_ACCESS(MUX_CLK_PERI_USI01__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI01),
    SFR_ACCESS(MUX_CLK_PERI_USI01__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI01),
    SFR_ACCESS(MUX_CLK_PERI_USI01__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI01),
    SFR_ACCESS(MUX_CLK_PERI_USI02__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI02),
    SFR_ACCESS(MUX_CLK_PERI_USI02__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI02),
    SFR_ACCESS(MUX_CLK_PERI_USI02__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI02),
    SFR_ACCESS(MUX_CLK_PERI_USI03__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI03),
    SFR_ACCESS(MUX_CLK_PERI_USI03__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI03),
    SFR_ACCESS(MUX_CLK_PERI_USI03__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI03),
    SFR_ACCESS(MUX_CLK_PERI_USI04__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI04),
    SFR_ACCESS(MUX_CLK_PERI_USI04__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI04),
    SFR_ACCESS(MUX_CLK_PERI_USI04__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI04),
    SFR_ACCESS(MUX_CLK_PERI_UART_DBG__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_UART_DBG),
    SFR_ACCESS(MUX_CLK_PERI_UART_DBG__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_UART_DBG),
    SFR_ACCESS(MUX_CLK_PERI_UART_DBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_UART_DBG),
    SFR_ACCESS(MUX_CLK_PERI_I2C__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_I2C),
    SFR_ACCESS(MUX_CLK_PERI_I2C__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_I2C),
    SFR_ACCESS(MUX_CLK_PERI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_I2C),
    SFR_ACCESS(MUX_CLK_PERI_USI05_USI_OIS__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI05_USI_OIS),
    SFR_ACCESS(MUX_CLK_PERI_USI05_USI_OIS__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI05_USI_OIS),
    SFR_ACCESS(MUX_CLK_PERI_USI05_USI_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI05_USI_OIS),
    SFR_ACCESS(MUX_CLK_PERI_USI06_USI_OIS__SELECT, 0, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI06_USI_OIS),
    SFR_ACCESS(MUX_CLK_PERI_USI06_USI_OIS__BUSY, 16, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI06_USI_OIS),
    SFR_ACCESS(MUX_CLK_PERI_USI06_USI_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_MUX_CLK_PERI_USI06_USI_OIS),
    SFR_ACCESS(DIV_CLK_PERI_USI_I2C__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI_I2C),
    SFR_ACCESS(DIV_CLK_PERI_USI_I2C__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI_I2C),
    SFR_ACCESS(DIV_CLK_PERI_USI_I2C__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI_I2C),
    SFR_ACCESS(DIV_CLK_PERI_UART_DBG__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_UART_DBG),
    SFR_ACCESS(DIV_CLK_PERI_UART_DBG__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_UART_DBG),
    SFR_ACCESS(DIV_CLK_PERI_UART_DBG__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_UART_DBG),
    SFR_ACCESS(DIV_CLK_PERI_USI04_USI__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI04_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI04_USI__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI04_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI04_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI04_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI03_USI__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI03_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI03_USI__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI03_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI03_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI03_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI02_USI__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI02_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI02_USI__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI02_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI02_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI02_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI01_USI__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI01_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI01_USI__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI01_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI01_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI01_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI00_USI__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI00_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI00_USI__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI00_USI),
    SFR_ACCESS(DIV_CLK_PERI_USI00_USI__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI00_USI),
    SFR_ACCESS(DIV_CLKCMU_OTP__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLKCMU_OTP),
    SFR_ACCESS(DIV_CLKCMU_OTP__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLKCMU_OTP),
    SFR_ACCESS(DIV_CLKCMU_OTP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLKCMU_OTP),
    SFR_ACCESS(DIV_CLK_PERI_USI05_USI_OIS__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI05_USI_OIS),
    SFR_ACCESS(DIV_CLK_PERI_USI05_USI_OIS__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI05_USI_OIS),
    SFR_ACCESS(DIV_CLK_PERI_USI05_USI_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI05_USI_OIS),
    SFR_ACCESS(DIV_CLK_PERI_USI06_USI_OIS__DIVRATIO, 0, 4, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI06_USI_OIS),
    SFR_ACCESS(DIV_CLK_PERI_USI06_USI_OIS__BUSY, 16, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI06_USI_OIS),
    SFR_ACCESS(DIV_CLK_PERI_USI06_USI_OIS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_DIV_CLK_PERI_USI06_USI_OIS),
    SFR_ACCESS(BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0),
    SFR_ACCESS(BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_WDT1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_WDT1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_PERI_UID_WDT0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_WDT0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_PERI_UID_TMU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_TMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_TMU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_TMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_TMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_TMU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
    SFR_ACCESS(BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
    SFR_ACCESS(BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
    SFR_ACCESS(BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK),
    SFR_ACCESS(BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK),
    SFR_ACCESS(BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_PERI_CLK_CON_GAT_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK),
    SFR_ACCESS(GPIO_PERI_QCH_GPIO__QCH_EN, 0, 1, CMU_PERI_QCH_CON_GPIO_PERI_QCH_GPIO),
    SFR_ACCESS(GPIO_PERI_QCH_GPIO__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_GPIO_PERI_QCH_GPIO),
    SFR_ACCESS(GPIO_PERI_QCH_GPIO__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_GPIO_PERI_QCH_GPIO),
    SFR_ACCESS(WDT1_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_WDT1_QCH),
    SFR_ACCESS(WDT1_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_WDT1_QCH),
    SFR_ACCESS(WDT1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_WDT1_QCH),
    SFR_ACCESS(OTP_CON_TOP_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_OTP_CON_TOP_QCH),
    SFR_ACCESS(OTP_CON_TOP_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_OTP_CON_TOP_QCH),
    SFR_ACCESS(OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_OTP_CON_TOP_QCH),
    SFR_ACCESS(GPIO_PERIMMC_QCH_GPIO__QCH_EN, 0, 1, CMU_PERI_QCH_CON_GPIO_PERIMMC_QCH_GPIO),
    SFR_ACCESS(GPIO_PERIMMC_QCH_GPIO__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_GPIO_PERIMMC_QCH_GPIO),
    SFR_ACCESS(GPIO_PERIMMC_QCH_GPIO__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_GPIO_PERIMMC_QCH_GPIO),
    SFR_ACCESS(WDT0_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_WDT0_QCH),
    SFR_ACCESS(WDT0_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_WDT0_QCH),
    SFR_ACCESS(WDT0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_WDT0_QCH),
    SFR_ACCESS(PWM_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_PWM_QCH),
    SFR_ACCESS(PWM_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_PWM_QCH),
    SFR_ACCESS(PWM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_PWM_QCH),
    SFR_ACCESS(TMU_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_TMU_QCH),
    SFR_ACCESS(TMU_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_TMU_QCH),
    SFR_ACCESS(TMU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_TMU_QCH),
    SFR_ACCESS(D_TZPC_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_D_TZPC_PERI_QCH),
    SFR_ACCESS(D_TZPC_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_D_TZPC_PERI_QCH),
    SFR_ACCESS(D_TZPC_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_D_TZPC_PERI_QCH),
    SFR_ACCESS(S2MPU_D_PERI_QCH_S2__QCH_EN, 0, 1, CMU_PERI_QCH_CON_S2MPU_D_PERI_QCH_S2),
    SFR_ACCESS(S2MPU_D_PERI_QCH_S2__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_S2MPU_D_PERI_QCH_S2),
    SFR_ACCESS(S2MPU_D_PERI_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_S2MPU_D_PERI_QCH_S2),
    SFR_ACCESS(USI04_USI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI04_USI_QCH),
    SFR_ACCESS(USI04_USI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI04_USI_QCH),
    SFR_ACCESS(USI04_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI04_USI_QCH),
    SFR_ACCESS(SYSREG_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_SYSREG_PERI_QCH),
    SFR_ACCESS(SYSREG_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_SYSREG_PERI_QCH),
    SFR_ACCESS(SYSREG_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_SYSREG_PERI_QCH),
    SFR_ACCESS(USI02_USI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI02_USI_QCH),
    SFR_ACCESS(USI02_USI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI02_USI_QCH),
    SFR_ACCESS(USI02_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI02_USI_QCH),
    SFR_ACCESS(USI04_I2C_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI04_I2C_QCH),
    SFR_ACCESS(USI04_I2C_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI04_I2C_QCH),
    SFR_ACCESS(USI04_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI04_I2C_QCH),
    SFR_ACCESS(UART_DBG_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_UART_DBG_QCH),
    SFR_ACCESS(UART_DBG_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_UART_DBG_QCH),
    SFR_ACCESS(UART_DBG_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_UART_DBG_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CSISPERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_SLH_AXI_MI_LP_CSISPERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CSISPERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_SLH_AXI_MI_LP_CSISPERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_LP_CSISPERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_SLH_AXI_MI_LP_CSISPERI_QCH),
    SFR_ACCESS(PPMU_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_PPMU_PERI_QCH),
    SFR_ACCESS(PPMU_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_PPMU_PERI_QCH),
    SFR_ACCESS(PPMU_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_PPMU_PERI_QCH),
    SFR_ACCESS(CMU_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_CMU_PERI_QCH),
    SFR_ACCESS(CMU_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_CMU_PERI_QCH),
    SFR_ACCESS(CMU_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_CMU_PERI_QCH),
    SFR_ACCESS(USI05_USI_OIS_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI05_USI_OIS_QCH),
    SFR_ACCESS(USI05_USI_OIS_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI05_USI_OIS_QCH),
    SFR_ACCESS(USI05_USI_OIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI05_USI_OIS_QCH),
    SFR_ACCESS(USI01_I2C_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI01_I2C_QCH),
    SFR_ACCESS(USI01_I2C_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI01_I2C_QCH),
    SFR_ACCESS(USI01_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI01_I2C_QCH),
    SFR_ACCESS(USI06_USI_OIS_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI06_USI_OIS_QCH),
    SFR_ACCESS(USI06_USI_OIS_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI06_USI_OIS_QCH),
    SFR_ACCESS(USI06_USI_OIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI06_USI_OIS_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_SLH_AXI_SI_D_PERI_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_SLH_AXI_SI_D_PERI_QCH),
    SFR_ACCESS(SLH_AXI_SI_D_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_SLH_AXI_SI_D_PERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_SLH_AXI_MI_P_PERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_SLH_AXI_MI_P_PERI_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_SLH_AXI_MI_P_PERI_QCH),
    SFR_ACCESS(USI07_I2C_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI07_I2C_QCH),
    SFR_ACCESS(USI07_I2C_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI07_I2C_QCH),
    SFR_ACCESS(USI07_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI07_I2C_QCH),
    SFR_ACCESS(USI01_USI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI01_USI_QCH),
    SFR_ACCESS(USI01_USI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI01_USI_QCH),
    SFR_ACCESS(USI01_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI01_USI_QCH),
    SFR_ACCESS(USI03_USI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI03_USI_QCH),
    SFR_ACCESS(USI03_USI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI03_USI_QCH),
    SFR_ACCESS(USI03_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI03_USI_QCH),
    SFR_ACCESS(VGEN_LITE_PERI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_VGEN_LITE_PERI_QCH),
    SFR_ACCESS(VGEN_LITE_PERI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_VGEN_LITE_PERI_QCH),
    SFR_ACCESS(VGEN_LITE_PERI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_VGEN_LITE_PERI_QCH),
    SFR_ACCESS(USI00_USI_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI00_USI_QCH),
    SFR_ACCESS(USI00_USI_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI00_USI_QCH),
    SFR_ACCESS(USI00_USI_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI00_USI_QCH),
    SFR_ACCESS(USI00_I2C_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI00_I2C_QCH),
    SFR_ACCESS(USI00_I2C_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI00_I2C_QCH),
    SFR_ACCESS(USI00_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI00_I2C_QCH),
    SFR_ACCESS(USI03_I2C_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI03_I2C_QCH),
    SFR_ACCESS(USI03_I2C_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI03_I2C_QCH),
    SFR_ACCESS(USI03_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI03_I2C_QCH),
    SFR_ACCESS(USI02_I2C_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_USI02_I2C_QCH),
    SFR_ACCESS(USI02_I2C_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_USI02_I2C_QCH),
    SFR_ACCESS(USI02_I2C_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_USI02_I2C_QCH),
    SFR_ACCESS(MMC_CARD_QCH__QCH_EN, 0, 1, CMU_PERI_QCH_CON_MMC_CARD_QCH),
    SFR_ACCESS(MMC_CARD_QCH__CLK_REQ, 1, 1, CMU_PERI_QCH_CON_MMC_CARD_QCH),
    SFR_ACCESS(MMC_CARD_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_PERI_QCH_CON_MMC_CARD_QCH),
    SFR_ACCESS(MUX_CLKCMU_DPU_NOC_USER__MUX_SEL, 4, 1, CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPU_NOC_USER__MUX_BUSY, 16, 1, CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_PLL_CON1_MUX_CLKCMU_DPU_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_DPU_DSIM_USER__MUX_SEL, 4, 1, CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_DSIM_USER),
    SFR_ACCESS(MUX_CLKCMU_DPU_DSIM_USER__MUX_BUSY, 16, 1, CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_DSIM_USER),
    SFR_ACCESS(MUX_CLKCMU_DPU_DSIM_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_PLL_CON1_MUX_CLKCMU_DPU_DSIM_USER),
    SFR_ACCESS(DIV_CLK_DPU_NOCP__DIVRATIO, 0, 4, CMU_DPU_CLK_CON_DIV_CLK_DPU_NOCP),
    SFR_ACCESS(DIV_CLK_DPU_NOCP__BUSY, 16, 1, CMU_DPU_CLK_CON_DIV_CLK_DPU_NOCP),
    SFR_ACCESS(DIV_CLK_DPU_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_DIV_CLK_DPU_NOCP),
    SFR_ACCESS(DIV_CLK_DPU_ECU__DIVRATIO, 0, 4, CMU_DPU_CLK_CON_DIV_CLK_DPU_ECU),
    SFR_ACCESS(DIV_CLK_DPU_ECU__BUSY, 16, 1, CMU_DPU_CLK_CON_DIV_CLK_DPU_ECU),
    SFR_ACCESS(DIV_CLK_DPU_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_DIV_CLK_DPU_ECU),
    SFR_ACCESS(BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV),
    SFR_ACCESS(BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK),
    SFR_ACCESS(BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK),
    SFR_ACCESS(BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK),
    SFR_ACCESS(LH_AXI_SI_D0_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_LH_AXI_SI_D0_DPU_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_LH_AXI_SI_D0_DPU_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_LH_AXI_SI_D0_DPU_QCH),
    SFR_ACCESS(SYSMMU_D0_DPU_QCH_S1__QCH_EN, 0, 1, CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_DPU_QCH_S1__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_DPU_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_DPU_QCH_S2__QCH_EN, 0, 1, CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_DPU_QCH_S2__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_DPU_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_SYSMMU_D0_DPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_DPU_QCH_S1__QCH_EN, 0, 1, CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_DPU_QCH_S1__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_DPU_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_DPU_QCH_S2__QCH_EN, 0, 1, CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_DPU_QCH_S2__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_DPU_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_SYSMMU_D1_DPU_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D1_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_LH_AXI_SI_D1_DPU_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_LH_AXI_SI_D1_DPU_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_LH_AXI_SI_D1_DPU_QCH),
    SFR_ACCESS(PPMU_D1_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_PPMU_D1_DPU_QCH),
    SFR_ACCESS(PPMU_D1_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_PPMU_D1_DPU_QCH),
    SFR_ACCESS(PPMU_D1_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_PPMU_D1_DPU_QCH),
    SFR_ACCESS(SYSREG_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_SYSREG_DPU_QCH),
    SFR_ACCESS(SYSREG_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_SYSREG_DPU_QCH),
    SFR_ACCESS(SYSREG_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_SYSREG_DPU_QCH),
    SFR_ACCESS(ECU_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_ECU_DPU_QCH),
    SFR_ACCESS(ECU_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_ECU_DPU_QCH),
    SFR_ACCESS(ECU_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_ECU_DPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_SLH_AXI_MI_P_DPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_SLH_AXI_MI_P_DPU_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_SLH_AXI_MI_P_DPU_QCH),
    SFR_ACCESS(PPMU_D0_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_PPMU_D0_DPU_QCH),
    SFR_ACCESS(PPMU_D0_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_PPMU_D0_DPU_QCH),
    SFR_ACCESS(PPMU_D0_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_PPMU_D0_DPU_QCH),
    SFR_ACCESS(D_TZPC_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_D_TZPC_DPU_QCH),
    SFR_ACCESS(D_TZPC_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_D_TZPC_DPU_QCH),
    SFR_ACCESS(D_TZPC_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_D_TZPC_DPU_QCH),
    SFR_ACCESS(CMU_DPU_QCH__QCH_EN, 0, 1, CMU_DPU_QCH_CON_CMU_DPU_QCH),
    SFR_ACCESS(CMU_DPU_QCH__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_CMU_DPU_QCH),
    SFR_ACCESS(CMU_DPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_CMU_DPU_QCH),
    SFR_ACCESS(DPU_QCH_DPU__QCH_EN, 0, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU),
    SFR_ACCESS(DPU_QCH_DPU__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU),
    SFR_ACCESS(DPU_QCH_DPU__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU),
    SFR_ACCESS(DPU_QCH_DPU_DMA__QCH_EN, 0, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DMA),
    SFR_ACCESS(DPU_QCH_DPU_DMA__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DMA),
    SFR_ACCESS(DPU_QCH_DPU_DMA__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DMA),
    SFR_ACCESS(DPU_QCH_DPU_DPP__QCH_EN, 0, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DPP),
    SFR_ACCESS(DPU_QCH_DPU_DPP__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DPP),
    SFR_ACCESS(DPU_QCH_DPU_DPP__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DPP),
    SFR_ACCESS(DPU_QCH_DPU_C2SERV__QCH_EN, 0, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_C2SERV),
    SFR_ACCESS(DPU_QCH_DPU_C2SERV__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_C2SERV),
    SFR_ACCESS(DPU_QCH_DPU_C2SERV__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_C2SERV),
    SFR_ACCESS(DPU_QCH_DPU_DSIM0__QCH_EN, 0, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DSIM0),
    SFR_ACCESS(DPU_QCH_DPU_DSIM0__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DSIM0),
    SFR_ACCESS(DPU_QCH_DPU_DSIM0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_DSIM0),
    SFR_ACCESS(DPU_QCH_DPU_OSDDSIM0__QCH_EN, 0, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_OSDDSIM0),
    SFR_ACCESS(DPU_QCH_DPU_OSDDSIM0__CLK_REQ, 1, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_OSDDSIM0),
    SFR_ACCESS(DPU_QCH_DPU_OSDDSIM0__IGNORE_FORCE_PM_EN, 2, 1, CMU_DPU_QCH_CON_DPU_QCH_DPU_OSDDSIM0),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_USER__MUX_SEL, 4, 1, CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_USER__MUX_BUSY, 16, 1, CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER),
    SFR_ACCESS(MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER),
    SFR_ACCESS(MUX_CLK_DBGCORE_NOC__SELECT, 0, 1, CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLK_DBGCORE_NOC__BUSY, 16, 1, CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC),
    SFR_ACCESS(MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC),
    SFR_ACCESS(MUX_FREE_OSCCLK_DBGCORE__SELECT, 0, 1, CMU_DBGCORE_CLK_CON_MUX_FREE_OSCCLK_DBGCORE),
    SFR_ACCESS(MUX_FREE_OSCCLK_DBGCORE__BUSY, 16, 1, CMU_DBGCORE_CLK_CON_MUX_FREE_OSCCLK_DBGCORE),
    SFR_ACCESS(MUX_FREE_OSCCLK_DBGCORE__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_MUX_FREE_OSCCLK_DBGCORE),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
    SFR_ACCESS(APBIF_CSSYS_ALIVE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
    SFR_ACCESS(APBIF_CSSYS_ALIVE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
    SFR_ACCESS(APBIF_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_GREBE__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_GREBE__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_GREBE__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_DBG__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_DBG__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
    SFR_ACCESS(GREBEINTEGRATION_DBGCORE_QCH_DBG__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
    SFR_ACCESS(MDIS_DBGCORE_QCH_OSC__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC),
    SFR_ACCESS(MDIS_DBGCORE_QCH_OSC__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC),
    SFR_ACCESS(MDIS_DBGCORE_QCH_OSC__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC),
    SFR_ACCESS(LH_AXI_SI_D_DBGCORE_INT_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_DBGCORE_INT_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D_DBGCORE_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH),
    SFR_ACCESS(MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
    SFR_ACCESS(RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH),
    SFR_ACCESS(APBIF_S2D_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH),
    SFR_ACCESS(APBIF_S2D_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH),
    SFR_ACCESS(APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_CORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_CORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_CORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
    SFR_ACCESS(D_TZPC_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH),
    SFR_ACCESS(D_TZPC_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH),
    SFR_ACCESS(D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH),
    SFR_ACCESS(LH_AXI_MI_P_APM_INT_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_P_APM_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_APM_INT_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_P_APM_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_APM_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_LH_AXI_MI_P_APM_INT_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH),
    SFR_ACCESS(SYSREG_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH),
    SFR_ACCESS(SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH),
    SFR_ACCESS(CMU_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH),
    SFR_ACCESS(CMU_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH),
    SFR_ACCESS(CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH),
    SFR_ACCESS(WDT_DBGCORE_QCH__QCH_EN, 0, 1, CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH),
    SFR_ACCESS(WDT_DBGCORE_QCH__CLK_REQ, 1, 1, CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH),
    SFR_ACCESS(WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOC_USER__MUX_SEL, 4, 1, CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOC_USER__MUX_BUSY, 16, 1, CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_G3D_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOC_USER),
    SFR_ACCESS(DIV_CLK_G3D_NOCP__DIVRATIO, 0, 4, CMU_G3D_CLK_CON_DIV_CLK_G3D_NOCP),
    SFR_ACCESS(DIV_CLK_G3D_NOCP__BUSY, 16, 1, CMU_G3D_CLK_CON_DIV_CLK_G3D_NOCP),
    SFR_ACCESS(DIV_CLK_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_DIV_CLK_G3D_NOCP),
    SFR_ACCESS(DIV_CLK_G3D_ECU__DIVRATIO, 0, 4, CMU_G3D_CLK_CON_DIV_CLK_G3D_ECU),
    SFR_ACCESS(DIV_CLK_G3D_ECU__BUSY, 16, 1, CMU_G3D_CLK_CON_DIV_CLK_G3D_ECU),
    SFR_ACCESS(DIV_CLK_G3D_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_DIV_CLK_G3D_ECU),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
    SFR_ACCESS(BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(LH_AXI_MI_P_INIT_G3D_INT_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_LH_AXI_MI_P_INIT_G3D_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_INIT_G3D_INT_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_LH_AXI_MI_P_INIT_G3D_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_INIT_G3D_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_LH_AXI_MI_P_INIT_G3D_INT_QCH),
    SFR_ACCESS(PPMU_D1_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_PPMU_D1_G3D_QCH),
    SFR_ACCESS(PPMU_D1_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_PPMU_D1_G3D_QCH),
    SFR_ACCESS(PPMU_D1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_PPMU_D1_G3D_QCH),
    SFR_ACCESS(SYSMMU_D1_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_SYSMMU_D1_G3D_QCH),
    SFR_ACCESS(SYSMMU_D1_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_SYSMMU_D1_G3D_QCH),
    SFR_ACCESS(SYSMMU_D1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_SYSMMU_D1_G3D_QCH),
    SFR_ACCESS(SYSMMU_D0_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_SYSMMU_D0_G3D_QCH),
    SFR_ACCESS(SYSMMU_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_SYSMMU_D0_G3D_QCH),
    SFR_ACCESS(SYSMMU_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_SYSMMU_D0_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_LH_AXI_SI_D1_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_LH_AXI_SI_D1_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_LH_AXI_SI_D1_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_LH_AXI_SI_D0_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_LH_AXI_SI_D0_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_LH_AXI_SI_D0_G3D_QCH),
    SFR_ACCESS(PPMU_D0_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_PPMU_D0_G3D_QCH),
    SFR_ACCESS(PPMU_D0_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_PPMU_D0_G3D_QCH),
    SFR_ACCESS(PPMU_D0_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_PPMU_D0_G3D_QCH),
    SFR_ACCESS(VGEN_LITE_D_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_VGEN_LITE_D_G3D_QCH),
    SFR_ACCESS(VGEN_LITE_D_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_VGEN_LITE_D_G3D_QCH),
    SFR_ACCESS(VGEN_LITE_D_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_VGEN_LITE_D_G3D_QCH),
    SFR_ACCESS(LH_AXI_SI_P_INIT_G3D_INT_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_LH_AXI_SI_P_INIT_G3D_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_INIT_G3D_INT_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_LH_AXI_SI_P_INIT_G3D_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_INIT_G3D_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_LH_AXI_SI_P_INIT_G3D_INT_QCH),
    SFR_ACCESS(CMU_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_CMU_G3D_QCH),
    SFR_ACCESS(CMU_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_CMU_G3D_QCH),
    SFR_ACCESS(CMU_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_CMU_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_SLH_AXI_MI_P_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_SLH_AXI_MI_P_G3D_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_SLH_AXI_MI_P_G3D_QCH),
    SFR_ACCESS(D_TZPC_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_D_TZPC_G3D_QCH),
    SFR_ACCESS(D_TZPC_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_D_TZPC_G3D_QCH),
    SFR_ACCESS(D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_D_TZPC_G3D_QCH),
    SFR_ACCESS(SYSREG_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_SYSREG_G3D_QCH),
    SFR_ACCESS(SYSREG_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_SYSREG_G3D_QCH),
    SFR_ACCESS(SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_SYSREG_G3D_QCH),
    SFR_ACCESS(ECU_G3D_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_ECU_G3D_QCH),
    SFR_ACCESS(ECU_G3D_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_ECU_G3D_QCH),
    SFR_ACCESS(ECU_G3D_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_ECU_G3D_QCH),
    SFR_ACCESS(HTU_G3D_QCH_CLK__QCH_EN, 0, 1, CMU_G3D_QCH_CON_HTU_G3D_QCH_CLK),
    SFR_ACCESS(HTU_G3D_QCH_CLK__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_HTU_G3D_QCH_CLK),
    SFR_ACCESS(HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_HTU_G3D_QCH_CLK),
    SFR_ACCESS(HTU_G3D_QCH_PCLK__QCH_EN, 0, 1, CMU_G3D_QCH_CON_HTU_G3D_QCH_PCLK),
    SFR_ACCESS(HTU_G3D_QCH_PCLK__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_HTU_G3D_QCH_PCLK),
    SFR_ACCESS(HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_HTU_G3D_QCH_PCLK),
    SFR_ACCESS(GPU_QCH__QCH_EN, 0, 1, CMU_G3D_QCH_CON_GPU_QCH),
    SFR_ACCESS(GPU_QCH__CLK_REQ, 1, 1, CMU_G3D_QCH_CON_GPU_QCH),
    SFR_ACCESS(GPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_G3D_QCH_CON_GPU_QCH),
    SFR_ACCESS(MUX_CLKCMU_NPU0_NOC_USER__MUX_SEL, 4, 1, CMU_NPU0_PLL_CON0_MUX_CLKCMU_NPU0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NPU0_NOC_USER__MUX_BUSY, 16, 1, CMU_NPU0_PLL_CON0_MUX_CLKCMU_NPU0_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NPU0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_PLL_CON1_MUX_CLKCMU_NPU0_NOC_USER),
    SFR_ACCESS(DIV_CLK_NPU0_NOCP__DIVRATIO, 0, 4, CMU_NPU0_CLK_CON_DIV_CLK_NPU0_NOCP),
    SFR_ACCESS(DIV_CLK_NPU0_NOCP__BUSY, 16, 1, CMU_NPU0_CLK_CON_DIV_CLK_NPU0_NOCP),
    SFR_ACCESS(DIV_CLK_NPU0_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_DIV_CLK_NPU0_NOCP),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPU0_CLK_CON_GAT_BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AXI_SI_D_NPU0NPUS_RQ_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_RQ_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPU0NPUS_RQ_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_RQ_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPU0NPUS_RQ_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_RQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_NPUSNPU0_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D1_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_NPUSNPU0_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D1_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_NPUSNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D1_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_LH_AXI_SI_D_NPU0NPUS_CMDQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_NPUSNPU0_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D0_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_NPUSNPU0_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D0_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_NPUSNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D0_NPUSNPU0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NPU0_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_SLH_AXI_MI_P_NPU0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NPU0_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_SLH_AXI_MI_P_NPU0_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_SLH_AXI_MI_P_NPU0_QCH),
    SFR_ACCESS(SYSREG_NPU0_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_SYSREG_NPU0_QCH),
    SFR_ACCESS(SYSREG_NPU0_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_SYSREG_NPU0_QCH),
    SFR_ACCESS(SYSREG_NPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_SYSREG_NPU0_QCH),
    SFR_ACCESS(D_TZPC_NPU0_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_D_TZPC_NPU0_QCH),
    SFR_ACCESS(D_TZPC_NPU0_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_D_TZPC_NPU0_QCH),
    SFR_ACCESS(D_TZPC_NPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_D_TZPC_NPU0_QCH),
    SFR_ACCESS(CMU_NPU0_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_CMU_NPU0_QCH),
    SFR_ACCESS(CMU_NPU0_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_CMU_NPU0_QCH),
    SFR_ACCESS(CMU_NPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_CMU_NPU0_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPUSNPU0_CTRL_QCH__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D_NPUSNPU0_CTRL_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPUSNPU0_CTRL_QCH__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D_NPUSNPU0_CTRL_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPUSNPU0_CTRL_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_LH_AXI_MI_D_NPUSNPU0_CTRL_QCH),
    SFR_ACCESS(IP_NPUCORE_QCH_ACLK__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_ACLK),
    SFR_ACCESS(IP_NPUCORE_QCH_ACLK__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_ACLK),
    SFR_ACCESS(IP_NPUCORE_QCH_ACLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_ACLK),
    SFR_ACCESS(IP_NPUCORE_QCH_PCLK__QCH_EN, 0, 1, CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_PCLK),
    SFR_ACCESS(IP_NPUCORE_QCH_PCLK__CLK_REQ, 1, 1, CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_PCLK),
    SFR_ACCESS(IP_NPUCORE_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPU0_QCH_CON_IP_NPUCORE_QCH_PCLK),
    SFR_ACCESS(MUX_CLKCMU_NPUS_NOC_USER__MUX_SEL, 4, 1, CMU_NPUS_PLL_CON0_MUX_CLKCMU_NPUS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NPUS_NOC_USER__MUX_BUSY, 16, 1, CMU_NPUS_PLL_CON0_MUX_CLKCMU_NPUS_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_NPUS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_PLL_CON1_MUX_CLKCMU_NPUS_NOC_USER),
    SFR_ACCESS(DIV_CLK_NPUS_NOCP__DIVRATIO, 0, 4, CMU_NPUS_CLK_CON_DIV_CLK_NPUS_NOCP),
    SFR_ACCESS(DIV_CLK_NPUS_NOCP__BUSY, 16, 1, CMU_NPUS_CLK_CON_DIV_CLK_NPUS_NOCP),
    SFR_ACCESS(DIV_CLK_NPUS_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_DIV_CLK_NPUS_NOCP),
    SFR_ACCESS(BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK),
    SFR_ACCESS(BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS),
    SFR_ACCESS(BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK),
    SFR_ACCESS(BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_NPUS_CLK_CON_GAT_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK),
    SFR_ACCESS(VGEN_LITE_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_VGEN_LITE_NPUS_QCH),
    SFR_ACCESS(VGEN_LITE_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_VGEN_LITE_NPUS_QCH),
    SFR_ACCESS(VGEN_LITE_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_VGEN_LITE_NPUS_QCH),
    SFR_ACCESS(SYSMMU_D0_NPUS_QCH_S1__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_NPUS_QCH_S1__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_NPUS_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_NPUS_QCH_S2__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_NPUS_QCH_S2__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_NPUS_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_SYSMMU_D0_NPUS_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D_NPUSNPU0_CTRL_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D_NPUSNPU0_CTRL_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPUSNPU0_CTRL_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D_NPUSNPU0_CTRL_QCH),
    SFR_ACCESS(LH_AXI_SI_D_NPUSNPU0_CTRL_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D_NPUSNPU0_CTRL_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_NPUSNPU0_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_NPUSNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_NPUSNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_MI_P_NPUS_INT_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_P_NPUS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_NPUS_INT_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_P_NPUS_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_P_NPUS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_P_NPUS_INT_QCH),
    SFR_ACCESS(SYSMMU_D1_NPUS_QCH_S1__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_NPUS_QCH_S1__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_NPUS_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_NPUS_QCH_S2__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_NPUS_QCH_S2__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_NPUS_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_SYSMMU_D1_NPUS_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D1_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUS_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D1_NPUS_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPU0NPUS_RQ_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_RQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPU0NPUS_RQ_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_RQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPU0NPUS_RQ_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_RQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH),
    SFR_ACCESS(LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_MI_D_NPU0NPUS_CMDQ_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUS_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_NPUSNPU0_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_NPUSNPU0_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUSNPU0_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_NPUSNPU0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_D0_NPUSNPU0_QCH),
    SFR_ACCESS(IP_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH),
    SFR_ACCESS(IP_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH),
    SFR_ACCESS(IP_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH),
    SFR_ACCESS(IP_NPUS_QCH_CPU__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_CPU),
    SFR_ACCESS(IP_NPUS_QCH_CPU__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_CPU),
    SFR_ACCESS(IP_NPUS_QCH_CPU__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_CPU),
    SFR_ACCESS(IP_NPUS_QCH_NEON__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_NEON),
    SFR_ACCESS(IP_NPUS_QCH_NEON__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_NEON),
    SFR_ACCESS(IP_NPUS_QCH_NEON__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_NEON),
    SFR_ACCESS(IP_NPUS_QCH_C2A0__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A0),
    SFR_ACCESS(IP_NPUS_QCH_C2A0__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A0),
    SFR_ACCESS(IP_NPUS_QCH_C2A0__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A0),
    SFR_ACCESS(IP_NPUS_QCH_C2A1__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A1),
    SFR_ACCESS(IP_NPUS_QCH_C2A1__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A1),
    SFR_ACCESS(IP_NPUS_QCH_C2A1__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_IP_NPUS_QCH_C2A1),
    SFR_ACCESS(SYSREG_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_SYSREG_NPUS_QCH),
    SFR_ACCESS(SYSREG_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_SYSREG_NPUS_QCH),
    SFR_ACCESS(SYSREG_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_SYSREG_NPUS_QCH),
    SFR_ACCESS(D_TZPC_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_D_TZPC_NPUS_QCH),
    SFR_ACCESS(D_TZPC_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_D_TZPC_NPUS_QCH),
    SFR_ACCESS(D_TZPC_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_D_TZPC_NPUS_QCH),
    SFR_ACCESS(PPMU_NPUS_1_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_PPMU_NPUS_1_QCH),
    SFR_ACCESS(PPMU_NPUS_1_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_PPMU_NPUS_1_QCH),
    SFR_ACCESS(PPMU_NPUS_1_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_PPMU_NPUS_1_QCH),
    SFR_ACCESS(CMU_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_CMU_NPUS_QCH),
    SFR_ACCESS(CMU_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_CMU_NPUS_QCH),
    SFR_ACCESS(CMU_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_CMU_NPUS_QCH),
    SFR_ACCESS(LH_AXI_SI_P_NPUS_INT_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_P_NPUS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_NPUS_INT_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_P_NPUS_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_P_NPUS_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_LH_AXI_SI_P_NPUS_INT_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NPUS_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_SLH_AXI_MI_P_NPUS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NPUS_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_SLH_AXI_MI_P_NPUS_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_NPUS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_SLH_AXI_MI_P_NPUS_QCH),
    SFR_ACCESS(PPMU_NPUS_0_QCH__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_PPMU_NPUS_0_QCH),
    SFR_ACCESS(PPMU_NPUS_0_QCH__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_PPMU_NPUS_0_QCH),
    SFR_ACCESS(PPMU_NPUS_0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_PPMU_NPUS_0_QCH),
    SFR_ACCESS(HTU_NPUS_QCH_PCLK__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_HTU_NPUS_QCH_PCLK),
    SFR_ACCESS(HTU_NPUS_QCH_PCLK__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_HTU_NPUS_QCH_PCLK),
    SFR_ACCESS(HTU_NPUS_QCH_PCLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_HTU_NPUS_QCH_PCLK),
    SFR_ACCESS(HTU_NPUS_QCH_CLK__QCH_EN, 0, 1, CMU_NPUS_QCH_CON_HTU_NPUS_QCH_CLK),
    SFR_ACCESS(HTU_NPUS_QCH_CLK__CLK_REQ, 1, 1, CMU_NPUS_QCH_CON_HTU_NPUS_QCH_CLK),
    SFR_ACCESS(HTU_NPUS_QCH_CLK__IGNORE_FORCE_PM_EN, 2, 1, CMU_NPUS_QCH_CON_HTU_NPUS_QCH_CLK),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL, 4, 1, CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY, 16, 1, CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOCL0_USER__MUX_SEL, 4, 1, CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOCL0_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOCL0_USER__MUX_BUSY, 16, 1, CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOCL0_USER),
    SFR_ACCESS(MUX_CLKCMU_RGBP_NOCL0_USER__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOCL0_USER),
    SFR_ACCESS(MUX_RGBP_CMUREF__SELECT, 0, 1, CMU_RGBP_CLK_CON_MUX_RGBP_CMUREF),
    SFR_ACCESS(MUX_RGBP_CMUREF__BUSY, 16, 1, CMU_RGBP_CLK_CON_MUX_RGBP_CMUREF),
    SFR_ACCESS(MUX_RGBP_CMUREF__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_MUX_RGBP_CMUREF),
    SFR_ACCESS(DIV_CLK_RGBP_NOCP__DIVRATIO, 0, 4, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP),
    SFR_ACCESS(DIV_CLK_RGBP_NOCP__BUSY, 16, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP),
    SFR_ACCESS(DIV_CLK_RGBP_NOCP__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP),
    SFR_ACCESS(DIV_CLK_RGBP_ECU__DIVRATIO, 0, 4, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_ECU),
    SFR_ACCESS(DIV_CLK_RGBP_ECU__BUSY, 16, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_ECU),
    SFR_ACCESS(DIV_CLK_RGBP_ECU__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_ECU),
    SFR_ACCESS(DIV_CLK_RGBP_NOCL0__DIVRATIO, 0, 4, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCL0),
    SFR_ACCESS(DIV_CLK_RGBP_NOCL0__BUSY, 16, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCL0),
    SFR_ACCESS(DIV_CLK_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCL0),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK),
    SFR_ACCESS(BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK__CGVAL, 21, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK__MANUAL, 20, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK),
    SFR_ACCESS(LH_AXI_SI_D3_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D3_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D3_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D3_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D3_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D3_RGBP_INT_QCH),
    SFR_ACCESS(RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_RGBP_QCH),
    SFR_ACCESS(RGBP_QCH_VOTF0__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0),
    SFR_ACCESS(RGBP_QCH_VOTF0__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0),
    SFR_ACCESS(RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0),
    SFR_ACCESS(RGBP_QCH_VOTF1__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1),
    SFR_ACCESS(RGBP_QCH_VOTF1__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1),
    SFR_ACCESS(RGBP_QCH_VOTF1__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1),
    SFR_ACCESS(LH_AST_MI_OTF_YUVPRGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_YUVPRGBP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVPRGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_YUVPRGBP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_YUVPRGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_YUVPRGBP_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D2_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D2_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D2_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D2_RGBP_INT_QCH),
    SFR_ACCESS(VGEN_LITE_D1_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D1_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D1_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D1_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D1_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D0_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D0_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D0_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D0_RGBP_QCH),
    SFR_ACCESS(MCFP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_MCFP_QCH),
    SFR_ACCESS(MCFP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_MCFP_QCH),
    SFR_ACCESS(MCFP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_MCFP_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D1_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D1_RGBP_INT_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_CSTATRGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_CSTATRGBP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_CSTATRGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_CSTATRGBP_QCH),
    SFR_ACCESS(LH_AST_MI_OTF_CSTATRGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_MI_OTF_CSTATRGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D2_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D2_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D2_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D2_RGBP_QCH),
    SFR_ACCESS(VGEN_LITE_D2_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_VGEN_LITE_D2_RGBP_QCH),
    SFR_ACCESS(SYSMMU_D0_RGBP_QCH_S1__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_RGBP_QCH_S1__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_RGBP_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D0_RGBP_QCH_S2__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_RGBP_QCH_S2__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D0_RGBP_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D0_RGBP_QCH_S2),
    SFR_ACCESS(LH_AXI_SI_D0_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_SI_D0_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_SI_D0_RGBP_INT_QCH),
    SFR_ACCESS(SYSMMU_D1_RGBP_QCH_S1__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_RGBP_QCH_S1__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_RGBP_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D1_RGBP_QCH_S2__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_RGBP_QCH_S2__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D1_RGBP_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D1_RGBP_QCH_S2),
    SFR_ACCESS(LH_AST_SI_OTF_RGBPYUVP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBPYUVP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBPYUVP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBPYUVP_QCH),
    SFR_ACCESS(LH_AST_SI_OTF_RGBPYUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBPYUVP_QCH),
    SFR_ACCESS(SYSMMU_D2_RGBP_QCH_S1__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D2_RGBP_QCH_S1__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D2_RGBP_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D2_RGBP_QCH_S2__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D2_RGBP_QCH_S2__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D2_RGBP_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D2_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D3_RGBP_QCH_S1__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D3_RGBP_QCH_S1__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D3_RGBP_QCH_S1__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S1),
    SFR_ACCESS(SYSMMU_D3_RGBP_QCH_S2__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D3_RGBP_QCH_S2__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S2),
    SFR_ACCESS(SYSMMU_D3_RGBP_QCH_S2__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSMMU_D3_RGBP_QCH_S2),
    SFR_ACCESS(SLH_AXI_MI_P_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
    SFR_ACCESS(SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
    SFR_ACCESS(TREX_D_CAM_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_TREX_D_CAM_QCH),
    SFR_ACCESS(TREX_D_CAM_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_TREX_D_CAM_QCH),
    SFR_ACCESS(TREX_D_CAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_TREX_D_CAM_QCH),
    SFR_ACCESS(PPMU_D2_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_PPMU_D2_RGBP_QCH),
    SFR_ACCESS(PPMU_D2_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_PPMU_D2_RGBP_QCH),
    SFR_ACCESS(PPMU_D2_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_PPMU_D2_RGBP_QCH),
    SFR_ACCESS(PPMU_D1_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH),
    SFR_ACCESS(PPMU_D1_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH),
    SFR_ACCESS(PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH),
    SFR_ACCESS(PPMU_D0_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH),
    SFR_ACCESS(PPMU_D0_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH),
    SFR_ACCESS(PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH),
    SFR_ACCESS(TREX_PPMU_D0_CAM_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_TREX_PPMU_D0_CAM_QCH),
    SFR_ACCESS(TREX_PPMU_D0_CAM_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_TREX_PPMU_D0_CAM_QCH),
    SFR_ACCESS(TREX_PPMU_D0_CAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_TREX_PPMU_D0_CAM_QCH),
    SFR_ACCESS(D_TZPC_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH),
    SFR_ACCESS(D_TZPC_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH),
    SFR_ACCESS(D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH),
    SFR_ACCESS(SYSREG_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH),
    SFR_ACCESS(SYSREG_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH),
    SFR_ACCESS(SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH),
    SFR_ACCESS(ECU_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_ECU_RGBP_QCH),
    SFR_ACCESS(ECU_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_ECU_RGBP_QCH),
    SFR_ACCESS(ECU_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_ECU_RGBP_QCH),
    SFR_ACCESS(TREX_PPMU_D1_CAM_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_TREX_PPMU_D1_CAM_QCH),
    SFR_ACCESS(TREX_PPMU_D1_CAM_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_TREX_PPMU_D1_CAM_QCH),
    SFR_ACCESS(TREX_PPMU_D1_CAM_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_TREX_PPMU_D1_CAM_QCH),
    SFR_ACCESS(PPMU_D3_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_PPMU_D3_RGBP_QCH),
    SFR_ACCESS(PPMU_D3_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_PPMU_D3_RGBP_QCH),
    SFR_ACCESS(PPMU_D3_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_PPMU_D3_RGBP_QCH),
    SFR_ACCESS(CMU_RGBP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_CMU_RGBP_QCH),
    SFR_ACCESS(CMU_RGBP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_CMU_RGBP_QCH),
    SFR_ACCESS(CMU_RGBP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_CMU_RGBP_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D2_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D2_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D2_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D2_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSTAT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSTAT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSIS_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSIS_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_CSIS_QCH),
    SFR_ACCESS(LH_AST_SI_G_CAM_NOCL0_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AST_SI_G_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_CAM_NOCL0_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AST_SI_G_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AST_SI_G_CAM_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AST_SI_G_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D1_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D1_RGBP_INT_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_CAM_NOCL0_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_TAXI_SI_D1_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_CAM_NOCL0_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_TAXI_SI_D1_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D1_CAM_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_TAXI_SI_D1_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D_ICPU_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D_ICPU_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D_ICPU_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D_ICPU_QCH),
    SFR_ACCESS(LH_AXI_MI_D_YUVP_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D_YUVP_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D_YUVP_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D_YUVP_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_RGBP_INT_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_CAM_NOCL0_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_TAXI_SI_D0_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_CAM_NOCL0_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_TAXI_SI_D0_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_TAXI_SI_D0_CAM_NOCL0_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_TAXI_SI_D0_CAM_NOCL0_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSTAT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSTAT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSTAT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSTAT_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSIS_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSIS_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D0_CSIS_QCH),
    SFR_ACCESS(LH_AXI_MI_D3_RGBP_INT_QCH__QCH_EN, 0, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D3_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D3_RGBP_INT_QCH__CLK_REQ, 1, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D3_RGBP_INT_QCH),
    SFR_ACCESS(LH_AXI_MI_D3_RGBP_INT_QCH__IGNORE_FORCE_PM_EN, 2, 1, CMU_RGBP_QCH_CON_LH_AXI_MI_D3_RGBP_INT_QCH),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__QCH_EN, 0, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__CLK_REQ, 1, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__IGNORE_FORCE_PM_EN, 2, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__QCH_EN, 0, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__CLK_REQ, 1, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__IGNORE_FORCE_PM_EN, 2, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__QCH_EN, 0, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__CLK_REQ, 1, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__IGNORE_FORCE_PM_EN, 2, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__QCH_EN, 0, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__CLK_REQ, 1, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__IGNORE_FORCE_PM_EN, 2, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__QCH_EN, 0, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__CLK_REQ, 1, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__IGNORE_FORCE_PM_EN, 2, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5__QCH_EN, 0, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5__CLK_REQ, 1, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5),
    SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5__IGNORE_FORCE_PM_EN, 2, 1, CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5),
};
unsigned int cmucal_sfr_access_size = 6987;
