<DOC>
<DOCNO>EP-0626694</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Address transition detector circuit and method of driving same
</INVENTION-TITLE>
<CLASSIFICATIONS>G11C11401	G11C11408	G11C11401	G11C800	G11C11408	G11C818	G11C1141	G11C1141	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G11C	G11C	G11C	G11C	G11C	G11C	G11C	G11C	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G11C11	G11C11	G11C11	G11C8	G11C11	G11C8	G11C11	G11C11	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
An address transition detector circuit according to the present 
invention comprises an input terminal, a one-shot pulse generator circuit 

having an input electrically connected to the input terminal, a first switching 
device electrically connected between a first and second nodes and brought 

into a conducting state in response to a one-shot pulse output from the one-shot 
pulse generator circuit, a second switching device electrically 

connected between a ground potential node and the second node and 
driven in response to a signal input to the input terminal, a plurality of 

switching devices parallel-connected between the first and second nodes 
and respectively driven in response to a plurality of address transition one-shot 

pulse signals, and power source potential supplying means for 
supplying a power source potential to the first node. Therefore, the address 

transition detector circuit can prevent malfunctions from occurring even if a 
change in the input signal and an address transition take place at the same 

time. 

</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
OKI ELECTRIC IND CO LTD
</APPLICANT-NAME>
<APPLICANT-NAME>
OKI ELECTRIC INDUSTRY CO., LTD.
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
HONDA TAKASHI
</INVENTOR-NAME>
<INVENTOR-NAME>
HONDA, TAKASHI
</INVENTOR-NAME>
</INVENTORS>
<DESCRIPTION>
This invention relates to an address transition detector circuit (hereinafter
called an "ATD circuit") and a method of driving the ATD circuit.From the EP-A-0 105 757 there is known an address transition detector
circuit having the features according to the preamble of claim 1. In particular
there is described an asynchronous semi-conductor memory device having an
address change detector which generates a pulse of a selected pulse width when a
change of address signal is detected. The device further comprises means for
holding an internal circuit of the device in a non-operating condition for
responding to address signals for the duration of such a pulse. The internal
circuit does not operate in response to unwanted address signals generated in the
course of a change of address information from an external device generated by
noise.It is an object of the invention to improve such a known address transition
detector circuit in such a way, that the reliability is increased.This object is solved by a circuit having the features of claim 1 as well as by
a method having the features of claim 5. Preferred embodiments are defined in
the respective dependent sub-claims.An ATD circuit preferably comprises:
an input terminal;a one-shot pulse generator circuit having an input electrically connected to
the input terminal;a first switching device electrically connected between a first and second
nodes and brought into a conducting state in response to a one-shot pulse output
from the one-shot pulse generator circuit;a second switching device electrically connected between a ground potential
node and the second node and driven in response to a signal input to the input
terminal; a plurality of switching devices electrically parallel-connected
between the first and second nodes and respectively driven in response to a
plurality of address transition one-shot pulse signals; andpower source potential supplying means for supplying a power
source potential to the first node.A method of driving an ATD circuit, according to the present invention
comprises the following steps:
a step for bringing a second switching device electrically connected to
a ground potential and a second node into a conducting state in response to
a change of an input signal from a first potential level to a second potential
level; a step for generating a first one-shot pulse;a step for bringing a first switching device electrically connected to the
second node and a first node into a conducting state in response to the first
one-shot pulse and
</DESCRIPTION>
<CLAIMS>
An address transition detector circuit comprising:

an input terminal, (IN);
an input circuit having an input electrically connected to said input
terminal (IN);
a first switching device (40) electrically connected between a first node
(N10) and a second node (N11);
a plurality of switching devices (410 to 41n) electrically parallel, connected

between the first (N10) and the second node (N11), and a power source
potential supplying means (20) for supplying a power source potential (V
CC
) to the
first node (N10), characterized in that
the input circuit is a one-shot pulse generator circuit (10), that
the first switching device (40) is brought into a conducting state in response

to a one-shot pulse output of said one-shot pulse generator circuit (10), that
a second switching device (42) is electrically connected between a ground
potential node (V
SS
) and the second node (N11) and driven in response
to an input signal of the input terminal (IN), and that
the plurality of switching devices (410 to 41n) is driven in response to a
plurality of address transition one-shot pulse signals.
The circuit of claim 1, characterized by a first inverter (31) having an input
electrically connected to the first node (N10) and a second inverter (32)

electrically connected to an output of the first inverter (31).
The circuit of claim 1, characterized in that the one-shot pulse generator
circuit (10) has an input terminal (IN), a two-input NAND-gate (12) one

input of which NAND-gate is electrically connected to said input terminal, 
and an off number of inverters (11
1
 to 11
n
) electrically series-connected
between said input terminal (IN) and the other input of said two-input

NAND gate (12).
The circuit of claim 1, wherein said power source potential supplying means
has a power source potential (V
CC
) and a resistor (20), electrically connected
to the first node (N10).
A method of driving an ATD circuit, comprising the following steps:

a step for bringing a second switching device (42) electrically connected to a
ground potential mode (V
SS
) and a second node (N11) into a conducting state in response to a
change of an input signal from a first potential level to a second potential

level;
a step for generating a first one-shot pulse;
a step for bringing a first switching device (40) electrically connected to the
second node (N11) and a first node (N10) into a conducting state in response to the first

one-shot pulse and setting the potential at the first node (N10) to the ground
potential during a period in which said first switching device responds to the

first one-shot pulse; and
a step for bringing at least one switching device (41
o
...41
n
) electrically connected
between the first (N10) and the second (N11) nodes into a conducting state based on at

least one second one-shot pulse responsive to an address transition after the
change of the input signal from the first potential level to the second

potential level and setting the first node to the ground potential during a
period in which said at least one switching device (41
o
...41
n
) responds to the second
one-shot pulse.
</CLAIMS>
</TEXT>
</DOC>
