<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: arch/avr/dev/lanc111.c File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('lanc111_8c.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">lanc111.c File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="os_8h_source.html">cfg/os.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cfg_2arch_2avr_8h_source.html">cfg/arch/avr.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="sys_2atom_8h_source.html">sys/atom.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="heap_8h_source.html">sys/heap.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="thread_8h_source.html">sys/thread.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="event_8h_source.html">sys/event.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="sys_2timer_8h_source.html">sys/timer.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="confnet_8h_source.html">sys/confnet.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="if__ether_8h_source.html">netinet/if_ether.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="ether_8h_source.html">net/ether.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="if__var_8h_source.html">net/if_var.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="dev_2irqreg_8h_source.html">dev/irqreg.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="lanc111_8h_source.html">dev/lanc111.h</a>&gt;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &lt;string.h&gt;</code><br/>
<code>#include &lt;<a class="el" href="stdio_8h_source.html">stdio.h</a>&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for lanc111.c:</div>
<div class="dyncontent">
<div class="center"><img src="lanc111_8c__incl.png" border="0" usemap="#arch_2avr_2dev_2lanc111_8c" alt=""/></div>
<map name="arch_2avr_2dev_2lanc111_8c" id="arch_2avr_2dev_2lanc111_8c">
<area shape="rect" id="node3" href="os_8h.html" title="cfg/os.h" alt="" coords="737,155,801,181"/><area shape="rect" id="node5" href="cfg_2arch_2avr_8h.html" title="AVR hardware configuration." alt="" coords="1389,81,1483,106"/><area shape="rect" id="node9" href="sys_2atom_8h.html" title="sys/atom.h" alt="" coords="805,81,888,106"/><area shape="rect" id="node20" href="heap_8h.html" title="Heap management definitions." alt="" coords="119,230,201,255"/><area shape="rect" id="node25" href="thread_8h.html" title="Thread management definitions." alt="" coords="5,230,93,255"/><area shape="rect" id="node31" href="event_8h.html" title="Event management definitions." alt="" coords="68,155,151,181"/><area shape="rect" id="node34" href="sys_2timer_8h.html" title="Timer management definitions." alt="" coords="1148,155,1231,181"/><area shape="rect" id="node41" href="confnet_8h.html" title="Header file for network configuration." alt="" coords="1417,230,1511,255"/><area shape="rect" id="node47" href="if__ether_8h.html" title="Ethernet interface definitions." alt="" coords="611,81,724,106"/><area shape="rect" id="node49" href="if__var_8h.html" title="Network interface structure." alt="" coords="481,155,561,181"/><area shape="rect" id="node69" href="ether_8h.html" title="Ethernet protocol definitions." alt="" coords="315,81,395,106"/><area shape="rect" id="node75" href="dev_2irqreg_8h.html" title="Interrupt management definitions." alt="" coords="933,155,1019,181"/><area shape="rect" id="node85" href="lanc111_8h.html" title="Network interface controller definitions." alt="" coords="437,81,536,106"/><area shape="rect" id="node93" href="stdio_8h.html" title="C Standard I/O." alt="" coords="1305,81,1364,106"/><area shape="rect" id="node7" href="avrpio_8h.html" title="AVR port configuration." alt="" coords="1587,155,1697,181"/><area shape="rect" id="node12" href="types_8h.html" title="Nut/OS type declarations." alt="" coords="524,379,607,405"/><area shape="rect" id="node18" href="stdint_8h.html" title="stdint.h" alt="" coords="762,305,824,330"/><area shape="rect" id="node14" href="compiler_8h.html" title="compiler.h" alt="" coords="193,454,273,479"/><area shape="rect" id="node22" href="memory_8h.html" title="Default memory layout." alt="" coords="87,305,183,330"/><area shape="rect" id="node37" href="arch_2timer_8h.html" title="arch/timer.h" alt="" coords="1203,230,1289,255"/><area shape="rect" id="node44" href="cfg_2eeprom_8h.html" title="cfg/eeprom.h" alt="" coords="1366,305,1460,330"/><area shape="rect" id="node65" href="if__arp_8h.html" title="ARP protocol header." alt="" coords="609,230,692,255"/><area shape="rect" id="node53" href="device_8h.html" title="Nut/OS device definitions." alt="" coords="717,230,805,255"/><area shape="rect" id="node59" href="netbuf_8h.html" title="Network buffer definitions." alt="" coords="276,230,364,255"/><area shape="rect" id="node63" href="if__types_8h.html" title="Network interface type definitions." alt="" coords="389,230,483,255"/><area shape="rect" id="node55" href="file_8h.html" title="sys/file.h" alt="" coords="661,305,731,330"/><area shape="rect" id="node77" href="arch_8h.html" title="cfg/arch.h" alt="" coords="932,230,1007,255"/><area shape="rect" id="node81" href="irqstack_8h.html" title="dev/irqstack.h" alt="" coords="1082,230,1179,255"/><area shape="rect" id="node83" href="dev_8h.html" title="cfg/dev.h" alt="" coords="1095,305,1165,330"/></map>
</div>
</div>
<p><a href="lanc111_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___n_i_c_i_n_f_o.html">_NICINFO</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Network interface controller information structure.  <a href="struct___n_i_c_i_n_f_o.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#a5fad43059659291cc164d3c15dda026a">NUT_THREAD_LANCRXSTACK</a>&#160;&#160;&#160;256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#a055c6524bf0788c13a846139db3bf5f4">LANC111_BASE_ADDR</a>&#160;&#160;&#160;0xC000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#a09cf911e8510280be3f43b802187f6ba">LANC111_SIGNAL_IRQ</a>&#160;&#160;&#160;INT5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#ad50448686eba08c01b34d6defb2d7c53">LANC111_SIGNAL</a>&#160;&#160;&#160;<a class="el" href="group__xg_irq_reg.html#ga48c5067e0a6ab2cc7b479bdf42e6ddf7">sig_INTERRUPT0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#a8656ff16c67e71122411502fe414bbbd">LANC111_SIGNAL_MODE</a>()&#160;&#160;&#160;sbi(EICRA, ISC00); sbi(EICRA, ISC01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga8135de81634bb00d6e0a46508c5e869b">NIC_BSR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0E)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank select register.  <a href="group__xg_smsc_regs.html#ga8135de81634bb00d6e0a46508c5e869b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Transmit control register.  <a href="group__xg_smsc_regs.html#ga2f18f62b88738ffc3ba9b9e2e23c013f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad98d4800549ae386c83c3dbd184c1d87">TCR_SWFDUP</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab7f29a063a80d1d605cc99e1bf447733">TCR_EPH_LOOP</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga04fc038813dba6218c3c5c2621240aca">TCR_STP_SQET</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa4cb5e890f38e345e5b8a5f3203b59a2">TCR_FDUPLX</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gac896de7e5759d9338cbf5bf91072e447">TCR_MON_CSN</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga457efb83f6d31ef287c266dd471c319f">TCR_NOCRC</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaac3a3f01eba958eb02111056171c5450">TCR_FORCOL</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga1fd87fc34f735108b13c567ddd4969f9">TCR_LOOP</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga2755754af23960784053117f8f63d7aa">NIC_EPHSR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - EPH status register.  <a href="group__xg_smsc_regs.html#ga2755754af23960784053117f8f63d7aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Receive control register.  <a href="group__xg_smsc_regs.html#ga399984b5595ada9ad1447a0d21d41bcf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaacacd6a7ccc08eee439bd2d6dd8cfd53">RCR_FILT_CAR</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga2681c3c9817cc3bb7d4b50333df3cef6">RCR_ABORT_ENB</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0d4854c4af8dd791ee56c5423687efa5">RCR_STRIP_CRC</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gabee844d20800e872c0dfa9711f862584">RCR_RXEN</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0e2d0c841bc74ea3276219f5849ac826">RCR_ALMUL</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5d43411caaad62a9ed1efb13662ba6ce">RCR_PRMS</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad3c5c9321be2d9145a8b5c9bb5eea0ef">RCR_RX_ABORT</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga7fd0f3a04213e35becf86575393c00c1">NIC_ECR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x06)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - <a class="el" href="class_counter.html">Counter</a> register.  <a href="group__xg_smsc_regs.html#ga7fd0f3a04213e35becf86575393c00c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab5bb3cd862c59f37e1c6190968fefb8d">NIC_MIR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Memory information register.  <a href="group__xg_smsc_regs.html#gab5bb3cd862c59f37e1c6190968fefb8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Receive / PHY control register.  <a href="group__xg_smsc_regs.html#ga81be8ef9d21112ab8690685951aa2a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaf71c398b0a6c86c106189e55daadb062">RPCR_SPEED</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0722f753ddbec20ca99a92724b2b9fa7">RPCR_DPLX</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gac0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a>&#160;&#160;&#160;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Configuration register.  <a href="group__xg_smsc_regs.html#ga129bb85bb8ee50f0e9e2c302a2219eb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga15d73743b53a0018a1290dc7eb7c1873">NIC_BAR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Base address register.  <a href="group__xg_smsc_regs.html#ga15d73743b53a0018a1290dc7eb7c1873"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga408a68732b34c97ec940a86b5c67f949">NIC_IAR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Individual address register.  <a href="group__xg_smsc_regs.html#ga408a68732b34c97ec940a86b5c67f949"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaeffec84b4e5a61338170fa71d0dc626b">NIC_GPR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - General purpose register.  <a href="group__xg_smsc_regs.html#gaeffec84b4e5a61338170fa71d0dc626b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Control register.  <a href="group__xg_smsc_regs.html#gaa1a720c011c366dc6349fcc801cd0c15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gae9120857423f059672591d9a7624dc0b">CTR_RCV_BAD</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad6d667cd46973f4d4c1ee7b29d8b4df3">NIC_MMUCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - MMU command register.  <a href="group__xg_smsc_regs.html#gad6d667cd46973f4d4c1ee7b29d8b4df3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga20ad44cd0d41ad15ec68aa42a91841b2">MMUCR_BUSY</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gadad749e4ba46ab4490d31a339d704895">MMU_NOP</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga447db863e2f474e3bec48e300adf698e">MMU_ALO</a>&#160;&#160;&#160;(1&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4750b0d2b33760d293bba796f238acf4">MMU_RST</a>&#160;&#160;&#160;(2&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga70452f7352f57568f869fb7ab21ccbfc">MMU_REM</a>&#160;&#160;&#160;(3&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad1db49ed94952ad58a750a6641ccd63f">MMU_TOP</a>&#160;&#160;&#160;(4&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa55c453b393c1f8f075d8baa47303d67">MMU_PKT</a>&#160;&#160;&#160;(5&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0f21c64b2fc9cf2c06e4bf813e5cc32a">MMU_ENQ</a>&#160;&#160;&#160;(6&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaf653574609cb927af1a38019f023c4db">MMU_RTX</a>&#160;&#160;&#160;(7&lt;&lt;5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gae92f9283cd02a4e221b861b4b93ec5ef">NIC_PNR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="group__xg_smsc_regs.html#gae92f9283cd02a4e221b861b4b93ec5ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga005f70c46238a75fb4497d1532903fb6">NIC_ARR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x03)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="group__xg_smsc_regs.html#ga005f70c46238a75fb4497d1532903fb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad8dbb36447743e99ab144212d69368b8">ARR_FAILED</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga7775df5add4c9ca1caba74d66c64b304">NIC_FIFO</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - FIFO ports register.  <a href="group__xg_smsc_regs.html#ga7775df5add4c9ca1caba74d66c64b304"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5da2b164ba29f7dd1aae6162d9a26bb2">NIC_PTR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x06)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Pointer register.  <a href="group__xg_smsc_regs.html#ga5da2b164ba29f7dd1aae6162d9a26bb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga9ccdcc31339585554187d4c1c36bc237">PTR_RCV</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga2e834dc07f2ee52ab0a8a778857663cf">PTR_AUTO_INCR</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga67bce26de52dc3af0eef0ef34be31106">PTR_READ</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga18b28aba4ad5fe1c5a00e1e48e3576d2">PTR_ETEN</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaab0506cb20f571f3649eb07bfa17e6b4">PTR_NOT_EMPTY</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gada865c4c75b3ec544959aaa75cceefd6">NIC_DATA</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Data register.  <a href="group__xg_smsc_regs.html#gada865c4c75b3ec544959aaa75cceefd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd">NIC_IST</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt status register.  <a href="group__xg_smsc_regs.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga6af0da5014638723f8c5f25630d4db2c">NIC_ACK</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register.  <a href="group__xg_smsc_regs.html#ga6af0da5014638723f8c5f25630d4db2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab7b5851f3b4745ff0407bb65aca93aee">NIC_MSK</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0D)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt mask register.  <a href="group__xg_smsc_regs.html#gab7b5851f3b4745ff0407bb65aca93aee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafed78059c6e39a007cf4940696e9cd7b">INT_MD</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY state change interrupt bit mask.  <a href="group__xg_smsc_regs.html#gafed78059c6e39a007cf4940696e9cd7b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gac36dc116017eeca132be6ea89e711be4">INT_ERCV</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Early receive interrupt bit mask.  <a href="group__xg_smsc_regs.html#gac36dc116017eeca132be6ea89e711be4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5609a349fbbf3035048dd649fd336e81">INT_EPH</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet protocol interrupt bit mask.  <a href="group__xg_smsc_regs.html#ga5609a349fbbf3035048dd649fd336e81"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gadf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun interrupt bit mask.  <a href="group__xg_smsc_regs.html#gadf5fe3fff6994e148bbede95a038d28e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit allocation interrupt bit mask.  <a href="group__xg_smsc_regs.html#gad116a81950d7ea71fe42994897f83fa3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter empty interrupt bit mask.  <a href="group__xg_smsc_regs.html#ga2dcfc8f35d610b530622a55fa8ce61b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gae4b980b956c3a627cbc50deaa33efb0d">INT_TX</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit complete interrupt bit mask.  <a href="group__xg_smsc_regs.html#gae4b980b956c3a627cbc50deaa33efb0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga60623409b6ea6f576aac8e6df84a6339">INT_RCV</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive interrupt bit mask.  <a href="group__xg_smsc_regs.html#ga60623409b6ea6f576aac8e6df84a6339"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga49a6ee2376a1db33c93bdbcd7f7e01b5">NIC_MT</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Multicast table register.  <a href="group__xg_smsc_regs.html#ga49a6ee2376a1db33c93bdbcd7f7e01b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Management interface register.  <a href="group__xg_smsc_regs.html#ga6f0485ea74d10b95b8a8df3781ca42e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gadf9342af59df5b2931daf925430cba4b">NIC_REV</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Revision register.  <a href="group__xg_smsc_regs.html#gadf9342af59df5b2931daf925430cba4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaf651b09fdffad406e5ee700f984b658b">NIC_ERCV</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Early RCV register.  <a href="group__xg_smsc_regs.html#gaf651b09fdffad406e5ee700f984b658b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY control register.  <a href="group__xg_smsc_regs.html#ga0e16b5340e5ceebcb894a949f424b4a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga7750be08aa05029b4f18f2c073c4ce49">PHYCR_LPBK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga62c0ca710691ae862993e9a889b5b38d">PHYCR_SPEED</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafee141243e28bbed8220d2255ab2ed2c">PHYCR_PDN</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaabb47a174cca60f20cb65c659c8cb253">PHYCR_MII_DIS</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5a8696371cf1548b8ad33947d5b507b5">PHYCR_DPLX</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga8cedf47054f36c30138106162b244507">PHYCR_COLST</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY status register.  <a href="group__xg_smsc_regs.html#ga82b4eb50a2ef27ff5c187029afc6b7e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0d898b82e58499a5617cfb40f6434e68">PHYSR_CAP_T4</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga162d4ef8651ae7b998af716946891a10">PHYSR_CAP_TXF</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafa519a840cac7411c45b82715855deab">PHYSR_CAP_TXH</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4607f3c8eda8ccc4f6ca29970ca9071c">PHYSR_CAP_TF</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad93a192293cbfedd3f6ad08bc7cc87e3">PHYSR_CAP_TH</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab2b4183de906fb85e1952498a04b73ae">PHYSR_CAP_SUPR</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4d151bf73827c45e0edd1c67d2f8457e">PHYSR_REM_FLT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaeb190ad756001fa6186f95900d4b9c6e">PHYSR_CAP_ANEG</a>&#160;&#160;&#160;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafb681d9222c90cb468f9317ac2315ce3">PHYSR_LINK</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gadf264e5480c2d09b4a928b14078c2ce9">PHYSR_JAB</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga869918c57188e6b029daa2077485c869">PHYSR_EXREG</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga40133b9f2c61490c7673f5004f119226">NIC_PHYID1</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY identifier register 1.  <a href="group__xg_smsc_regs.html#ga40133b9f2c61490c7673f5004f119226"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5519be6a902fd2de6fb8845ecef5379f">NIC_PHYID2</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY identifier register 1.  <a href="group__xg_smsc_regs.html#ga5519be6a902fd2de6fb8845ecef5379f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY auto-negotiation advertisement register.  <a href="group__xg_smsc_regs.html#gaf5a35766021d212be1fb12a3ae14d71e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga8980cb38c298678e12bbd3d92548b312">PHYANAD_NP</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1">PHYANAD_ACK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga98901ca0258f5309f941902c8b94bb07">PHYANAD_RF</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga6792568c31027d7eec52c7f98ab5fd90">PHYANAD_T4</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gacd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gac987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a>&#160;&#160;&#160;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaf2335a7215b7909ed282d1a38c89b3b6">NIC_PHYANRC</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY auto-negotiation remote end capability register.  <a href="group__xg_smsc_regs.html#gaf2335a7215b7909ed282d1a38c89b3b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga670a4eb85216342039bec8e89a78b103">NIC_PHYCFR1</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY configuration register 1.  <a href="group__xg_smsc_regs.html#ga670a4eb85216342039bec8e89a78b103"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5b5a9dc4d54337d977e2d99393ac9f38">NIC_PHYCFR2</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY configuration register 2.  <a href="group__xg_smsc_regs.html#ga5b5a9dc4d54337d977e2d99393ac9f38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY status output register.  <a href="group__xg_smsc_regs.html#ga5eb4295cf3a09aa500ec1741ad680590"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5898072d970a00924411494ecd32d203">PHYSOR_SSD</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY mask register.  <a href="group__xg_smsc_regs.html#gad2c4c4ce183d87828b990d8a59f5dbe4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gacc6833bf30f3dc2fff7c727b34ca9944">PHYMSK_MINT</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafadc2d878d418d9f83de10611dac414f">PHYMSK_MLNKFAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gacd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gabc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga38739b9c7b479d14f6efe9ddaac9ef54">MSBV</a>(bit)&#160;&#160;&#160;(1 &lt;&lt; ((bit) - 8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gadd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(addr, val)&#160;&#160;&#160;(*(volatile <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (val))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga86c9bb36994f7db997ec7e42f8b78486">nic_outhb</a>(addr, val)&#160;&#160;&#160;(*(volatile <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1) = (val))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga5dc37af297b808530394316f39861e67">nic_outwx</a>(addr, val)&#160;&#160;&#160;(*(volatile <a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr) = (val))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(addr, val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(addr)&#160;&#160;&#160;(*(volatile <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga18ed6304cfef871057f6bbfe72353b27">nic_inhb</a>(addr)&#160;&#160;&#160;(*(volatile <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga7199e8b834f981e8300a86de51f372d6">nic_inw</a>(addr)&#160;&#160;&#160;(*(volatile <a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gaa31140f42b6cef629a69e8cf19077508">nic_bs</a>(bank)&#160;&#160;&#160;nic_outlb(NIC_BSR, bank)</td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___n_i_c_i_n_f_o.html">_NICINFO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga690d93bf5b9182b501e31f2e23b17faf">NICINFO</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Network interface controller information type.  <a href="group__xg_smsc_regs.html#ga690d93bf5b9182b501e31f2e23b17faf"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#gaf4399dc11d6969cc10000141f3e7d0ad">NicRxLanc</a> (void *arg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NIC receiver thread.  <a href="group__xg_nic_lanc111.html#gaf4399dc11d6969cc10000141f3e7d0ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#ga49a3d55cee2199b246ea8a5fe44c1d75">LancOutput</a> (<a class="el" href="group__xg_device.html#ga6e44357e76989d8e579d3f65bc3a2741">NUTDEVICE</a> *dev, <a class="el" href="group__xgnetbuf.html#ga53335a44e4c6c554e11329de65ebc13e">NETBUF</a> *nb)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Send Ethernet packet.  <a href="group__xg_nic_lanc111.html#ga49a3d55cee2199b246ea8a5fe44c1d75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#gaddaf973346d3271313272e8a83b7abe0">LancInit</a> (<a class="el" href="group__xg_device.html#ga6e44357e76989d8e579d3f65bc3a2741">NUTDEVICE</a> *dev)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize Ethernet hardware.  <a href="group__xg_nic_lanc111.html#gaddaf973346d3271313272e8a83b7abe0"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xg_device.html#ga6e44357e76989d8e579d3f65bc3a2741">NUTDEVICE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#ga5052f45b247c37dffa9361c521b4e534">devSmsc111</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device information structure.  <a href="group__xg_nic_lanc111.html#ga5052f45b247c37dffa9361c521b4e534"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a5fad43059659291cc164d3c15dda026a"></a><!-- doxytag: member="lanc111.c::NUT_THREAD_LANCRXSTACK" ref="a5fad43059659291cc164d3c15dda026a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUT_THREAD_LANCRXSTACK&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lanc111_8c_source.html#l00142">142</a> of file <a class="el" href="lanc111_8c_source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c_source.html#l01332">LancInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a055c6524bf0788c13a846139db3bf5f4"></a><!-- doxytag: member="lanc111.c::LANC111_BASE_ADDR" ref="a055c6524bf0788c13a846139db3bf5f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_BASE_ADDR&#160;&#160;&#160;0xC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lanc111_8c_source.html#l00153">153</a> of file <a class="el" href="lanc111_8c_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="a09cf911e8510280be3f43b802187f6ba"></a><!-- doxytag: member="lanc111.c::LANC111_SIGNAL_IRQ" ref="a09cf911e8510280be3f43b802187f6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_SIGNAL_IRQ&#160;&#160;&#160;INT5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lanc111_8c_source.html#l00157">157</a> of file <a class="el" href="lanc111_8c_source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c_source.html#l01332">LancInit()</a>, and <a class="el" href="lanc111_8c_source.html#l01210">NicRxLanc()</a>.</p>

</div>
</div>
<a class="anchor" id="ad50448686eba08c01b34d6defb2d7c53"></a><!-- doxytag: member="lanc111.c::LANC111_SIGNAL" ref="ad50448686eba08c01b34d6defb2d7c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_SIGNAL&#160;&#160;&#160;<a class="el" href="group__xg_irq_reg.html#ga48c5067e0a6ab2cc7b479bdf42e6ddf7">sig_INTERRUPT0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lanc111_8c_source.html#l00186">186</a> of file <a class="el" href="lanc111_8c_source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c_source.html#l01332">LancInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a8656ff16c67e71122411502fe414bbbd"></a><!-- doxytag: member="lanc111.c::LANC111_SIGNAL_MODE" ref="a8656ff16c67e71122411502fe414bbbd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_SIGNAL_MODE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;sbi(EICRA, ISC00); sbi(EICRA, ISC01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lanc111_8c_source.html#l00187">187</a> of file <a class="el" href="lanc111_8c_source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c_source.html#l01210">NicRxLanc()</a>.</p>

</div>
</div>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="lanc111_8c.html">lanc111.c</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
