{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707162777965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707162777970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 20:52:57 2024 " "Processing started: Mon Feb 05 20:52:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707162777970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707162777970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga-user -c fpga-user " "Command: quartus_sta fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707162777970 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707162778075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707162778356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778392 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707162778577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga-user.sdc " "Synopsys Design Constraints File file not found: 'fpga-user.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707162778647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778647 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mainClk mainClk " "create_clock -period 1.000 -name mainClk mainClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707162778657 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI:slv\|cu:control_unit\|present_state.S_READ SPI:slv\|cu:control_unit\|present_state.S_READ " "create_clock -period 1.000 -name SPI:slv\|cu:control_unit\|present_state.S_READ SPI:slv\|cu:control_unit\|present_state.S_READ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707162778657 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162778657 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707162778688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162778688 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707162778701 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707162778706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707162778723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707162778723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.109 " "Worst-case setup slack is -11.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.109            -164.936 SPI:slv\|cu:control_unit\|present_state.S_READ  " "  -11.109            -164.936 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.526          -17267.888 mainClk  " "   -5.526          -17267.888 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.436 " "Worst-case hold slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 mainClk  " "    0.436               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.097               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ  " "    2.097               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.831 " "Worst-case recovery slack is -3.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.831           -9397.780 mainClk  " "   -3.831           -9397.780 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.781 " "Worst-case removal slack is 1.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781               0.000 mainClk  " "    1.781               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6202.303 mainClk  " "   -3.000           -6202.303 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ  " "    0.460               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162778738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162778738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162778774 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162778774 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707162778776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707162778793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707162779293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162779491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707162779517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707162779517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.654 " "Worst-case setup slack is -10.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.654            -157.430 SPI:slv\|cu:control_unit\|present_state.S_READ  " "  -10.654            -157.430 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.177          -16052.191 mainClk  " "   -5.177          -16052.191 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 mainClk  " "    0.386               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.010               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ  " "    2.010               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.547 " "Worst-case recovery slack is -3.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.547           -8070.485 mainClk  " "   -3.547           -8070.485 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.633 " "Worst-case removal slack is 1.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 mainClk  " "    1.633               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6202.303 mainClk  " "   -3.000           -6202.303 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ  " "    0.410               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779541 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779581 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162779581 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707162779583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162779709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707162779723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707162779723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.626 " "Worst-case setup slack is -4.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.626             -69.367 SPI:slv\|cu:control_unit\|present_state.S_READ  " "   -4.626             -69.367 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919           -5404.656 mainClk  " "   -1.919           -5404.656 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 mainClk  " "    0.178               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ  " "    1.030               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.243 " "Worst-case recovery slack is -1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243           -2293.737 mainClk  " "   -1.243           -2293.737 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.757 " "Worst-case removal slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 mainClk  " "    0.757               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5515.150 mainClk  " "   -3.000           -5515.150 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ  " "    0.421               0.000 SPI:slv\|cu:control_unit\|present_state.S_READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707162779748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707162779748 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.135 ns " "Worst Case Available Settling Time: 0.135 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707162779791 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707162779791 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707162780078 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707162780078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4983 " "Peak virtual memory: 4983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707162780127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 20:53:00 2024 " "Processing ended: Mon Feb 05 20:53:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707162780127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707162780127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707162780127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707162780127 ""}
