// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Squasher_15(
  input         clock,
  input         reset,
  input         in_0_valid,
  input         in_0_bits_valid,
  input  [63:0] in_0_bits_mtopei,
  input  [63:0] in_0_bits_stopei,
  input  [63:0] in_0_bits_vstopei,
  input  [63:0] in_0_bits_hgeip,
  input  [7:0]  in_0_bits_coreid,
  output        want_tick,
  input         should_tick,
  output        out_0_valid,
  output [63:0] out_0_bits_mtopei,
  output [63:0] out_0_bits_stopei,
  output [63:0] out_0_bits_vstopei,
  output [63:0] out_0_bits_hgeip,
  output [7:0]  out_0_bits_coreid
);

  reg        state_0_valid;
  reg        state_0_bits_valid;
  reg [63:0] state_0_bits_mtopei;
  reg [63:0] state_0_bits_stopei;
  reg [63:0] state_0_bits_vstopei;
  reg [63:0] state_0_bits_hgeip;
  reg [7:0]  state_0_bits_coreid;
  always @(posedge clock) begin
    if (reset) begin
      state_0_valid <= 1'h0;
      state_0_bits_valid <= 1'h0;
      state_0_bits_mtopei <= 64'h0;
      state_0_bits_stopei <= 64'h0;
      state_0_bits_vstopei <= 64'h0;
      state_0_bits_hgeip <= 64'h0;
      state_0_bits_coreid <= 8'h0;
    end
    else begin
      state_0_valid <= should_tick ? in_0_valid : in_0_bits_valid;
      state_0_bits_valid <= in_0_bits_valid;
      state_0_bits_mtopei <= in_0_bits_mtopei;
      state_0_bits_stopei <= in_0_bits_stopei;
      state_0_bits_vstopei <= in_0_bits_vstopei;
      state_0_bits_hgeip <= in_0_bits_hgeip;
      state_0_bits_coreid <= in_0_bits_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state_0_valid = _RANDOM[4'h0][0];
        state_0_bits_valid = _RANDOM[4'h0][1];
        state_0_bits_mtopei = {_RANDOM[4'h0][31:2], _RANDOM[4'h1], _RANDOM[4'h2][1:0]};
        state_0_bits_stopei = {_RANDOM[4'h2][31:2], _RANDOM[4'h3], _RANDOM[4'h4][1:0]};
        state_0_bits_vstopei = {_RANDOM[4'h4][31:2], _RANDOM[4'h5], _RANDOM[4'h6][1:0]};
        state_0_bits_hgeip = {_RANDOM[4'h6][31:2], _RANDOM[4'h7], _RANDOM[4'h8][1:0]};
        state_0_bits_coreid = _RANDOM[4'h8][9:2];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign want_tick = in_0_bits_valid | state_0_bits_valid;
  assign out_0_valid = should_tick & state_0_valid;
  assign out_0_bits_mtopei = should_tick ? state_0_bits_mtopei : 64'h0;
  assign out_0_bits_stopei = should_tick ? state_0_bits_stopei : 64'h0;
  assign out_0_bits_vstopei = should_tick ? state_0_bits_vstopei : 64'h0;
  assign out_0_bits_hgeip = should_tick ? state_0_bits_hgeip : 64'h0;
  assign out_0_bits_coreid = should_tick ? state_0_bits_coreid : 8'h0;
endmodule

