{
  "module_name": "dc_hw_types.h",
  "hash_id": "a5d893a9efba9afd1e86edd4ee557429796c67d2f9bb699db1be0628341c8d55",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dc_hw_types.h",
  "human_readable_source": " \n\n#ifndef DC_HW_TYPES_H\n#define DC_HW_TYPES_H\n\n#include \"os_types.h\"\n#include \"fixed31_32.h\"\n#include \"signal_types.h\"\n\n \n\nunion large_integer {\n\tstruct {\n\t\tuint32_t low_part;\n\t\tint32_t high_part;\n\t};\n\n\tstruct {\n\t\tuint32_t low_part;\n\t\tint32_t high_part;\n\t} u;\n\n\tint64_t quad_part;\n};\n\n#define PHYSICAL_ADDRESS_LOC union large_integer\n\nenum dc_plane_addr_type {\n\tPLN_ADDR_TYPE_GRAPHICS = 0,\n\tPLN_ADDR_TYPE_GRPH_STEREO,\n\tPLN_ADDR_TYPE_VIDEO_PROGRESSIVE,\n\tPLN_ADDR_TYPE_RGBEA\n};\n\nstruct dc_plane_address {\n\tenum dc_plane_addr_type type;\n\tbool tmz_surface;\n\tunion {\n\t\tstruct{\n\t\t\tPHYSICAL_ADDRESS_LOC addr;\n\t\t\tPHYSICAL_ADDRESS_LOC cursor_cache_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC meta_addr;\n\t\t\tunion large_integer dcc_const_color;\n\t\t} grph;\n\n\t\t \n\t\tstruct {\n\t\t\tPHYSICAL_ADDRESS_LOC left_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC left_meta_addr;\n\t\t\tunion large_integer left_dcc_const_color;\n\n\t\t\tPHYSICAL_ADDRESS_LOC right_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC right_meta_addr;\n\t\t\tunion large_integer right_dcc_const_color;\n\n\t\t\tPHYSICAL_ADDRESS_LOC left_alpha_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC left_alpha_meta_addr;\n\t\t\tunion large_integer left_alpha_dcc_const_color;\n\n\t\t\tPHYSICAL_ADDRESS_LOC right_alpha_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC right_alpha_meta_addr;\n\t\t\tunion large_integer right_alpha_dcc_const_color;\n\n\t\t} grph_stereo;\n\n\t\t \n\t\tstruct {\n\t\t\tPHYSICAL_ADDRESS_LOC luma_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC luma_meta_addr;\n\t\t\tunion large_integer luma_dcc_const_color;\n\n\t\t\tPHYSICAL_ADDRESS_LOC chroma_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC chroma_meta_addr;\n\t\t\tunion large_integer chroma_dcc_const_color;\n\t\t} video_progressive;\n\n\t\tstruct {\n\t\t\tPHYSICAL_ADDRESS_LOC addr;\n\t\t\tPHYSICAL_ADDRESS_LOC meta_addr;\n\t\t\tunion large_integer dcc_const_color;\n\n\t\t\tPHYSICAL_ADDRESS_LOC alpha_addr;\n\t\t\tPHYSICAL_ADDRESS_LOC alpha_meta_addr;\n\t\t\tunion large_integer alpha_dcc_const_color;\n\t\t} rgbea;\n\t};\n\n\tunion large_integer page_table_base;\n\n\tuint8_t vmid;\n};\n\nstruct dc_size {\n\tint width;\n\tint height;\n};\n\nstruct rect {\n\tint x;\n\tint y;\n\tint width;\n\tint height;\n};\n\nstruct plane_size {\n\t \n\tint surface_pitch;\n\tint chroma_pitch;\n\tstruct rect surface_size;\n\tstruct rect chroma_size;\n};\n\nstruct dc_plane_dcc_param {\n\tbool enable;\n\n\tint meta_pitch;\n\tbool independent_64b_blks;\n\tuint8_t dcc_ind_blk;\n\n\tint meta_pitch_c;\n\tbool independent_64b_blks_c;\n\tuint8_t dcc_ind_blk_c;\n};\n\n \nenum surface_pixel_format {\n\tSURFACE_PIXEL_FORMAT_GRPH_BEGIN = 0,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_PALETA_256_COLORS =\n\t\tSURFACE_PIXEL_FORMAT_GRPH_BEGIN,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ARGB1555,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_RGB565,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ARGB8888,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ABGR8888,\n\n\tSURFACE_PIXEL_FORMAT_GRPH_ARGB2101010,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ABGR2101010,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ABGR2101010_XR_BIAS,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ARGB16161616,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ABGR16161616,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ARGB16161616F,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F,\n\t \n\tSURFACE_PIXEL_FORMAT_GRPH_RGB111110_FIX,\n\tSURFACE_PIXEL_FORMAT_GRPH_BGR101111_FIX,\n\tSURFACE_PIXEL_FORMAT_GRPH_RGB111110_FLOAT,\n\tSURFACE_PIXEL_FORMAT_GRPH_BGR101111_FLOAT,\n\tSURFACE_PIXEL_FORMAT_GRPH_RGBE,\n\tSURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA,\n\tSURFACE_PIXEL_FORMAT_VIDEO_BEGIN,\n\tSURFACE_PIXEL_FORMAT_VIDEO_420_YCbCr =\n\t\tSURFACE_PIXEL_FORMAT_VIDEO_BEGIN,\n\tSURFACE_PIXEL_FORMAT_VIDEO_420_YCrCb,\n\tSURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCbCr,\n\tSURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCrCb,\n\tSURFACE_PIXEL_FORMAT_SUBSAMPLE_END,\n\tSURFACE_PIXEL_FORMAT_VIDEO_ACrYCb2101010 =\n\t\tSURFACE_PIXEL_FORMAT_SUBSAMPLE_END,\n\tSURFACE_PIXEL_FORMAT_VIDEO_CrYCbA1010102,\n\tSURFACE_PIXEL_FORMAT_VIDEO_AYCrCb8888,\n\tSURFACE_PIXEL_FORMAT_INVALID\n\n\t \n};\n\n\n\n \nenum pixel_format {\n\t \n\tPIXEL_FORMAT_UNINITIALIZED,\n\tPIXEL_FORMAT_INDEX8,\n\tPIXEL_FORMAT_RGB565,\n\tPIXEL_FORMAT_ARGB8888,\n\tPIXEL_FORMAT_ARGB2101010,\n\tPIXEL_FORMAT_ARGB2101010_XRBIAS,\n\tPIXEL_FORMAT_FP16,\n\t \n\tPIXEL_FORMAT_420BPP8,\n\tPIXEL_FORMAT_420BPP10,\n\t \n\tPIXEL_FORMAT_INVALID,\n\n\tPIXEL_FORMAT_GRPH_BEGIN = PIXEL_FORMAT_INDEX8,\n\tPIXEL_FORMAT_GRPH_END = PIXEL_FORMAT_FP16,\n\tPIXEL_FORMAT_VIDEO_BEGIN = PIXEL_FORMAT_420BPP8,\n\tPIXEL_FORMAT_VIDEO_END = PIXEL_FORMAT_420BPP10,\n\tPIXEL_FORMAT_UNKNOWN\n};\n\n \n#define DC_MAX_DIRTY_RECTS 3\nstruct dc_flip_addrs {\n\tstruct dc_plane_address address;\n\tunsigned int flip_timestamp_in_us;\n\tbool flip_immediate;\n\t \n\tbool triplebuffer_flips;\n\tunsigned int dirty_rect_count;\n\tstruct rect dirty_rects[DC_MAX_DIRTY_RECTS];\n};\n\nenum tile_split_values {\n\tDC_DISPLAY_MICRO_TILING = 0x0,\n\tDC_THIN_MICRO_TILING = 0x1,\n\tDC_DEPTH_MICRO_TILING = 0x2,\n\tDC_ROTATED_MICRO_TILING = 0x3,\n};\n\nenum tripleBuffer_enable {\n\tDC_TRIPLEBUFFER_DISABLE = 0x0,\n\tDC_TRIPLEBUFFER_ENABLE = 0x1,\n};\n\n \nenum array_mode_values {\n\tDC_ARRAY_LINEAR_GENERAL = 0,\n\tDC_ARRAY_LINEAR_ALLIGNED,\n\tDC_ARRAY_1D_TILED_THIN1,\n\tDC_ARRAY_1D_TILED_THICK,\n\tDC_ARRAY_2D_TILED_THIN1,\n\tDC_ARRAY_PRT_TILED_THIN1,\n\tDC_ARRAY_PRT_2D_TILED_THIN1,\n\tDC_ARRAY_2D_TILED_THICK,\n\tDC_ARRAY_2D_TILED_X_THICK,\n\tDC_ARRAY_PRT_TILED_THICK,\n\tDC_ARRAY_PRT_2D_TILED_THICK,\n\tDC_ARRAY_PRT_3D_TILED_THIN1,\n\tDC_ARRAY_3D_TILED_THIN1,\n\tDC_ARRAY_3D_TILED_THICK,\n\tDC_ARRAY_3D_TILED_X_THICK,\n\tDC_ARRAY_PRT_3D_TILED_THICK,\n};\n\nenum tile_mode_values {\n\tDC_ADDR_SURF_MICRO_TILING_DISPLAY = 0x0,\n\tDC_ADDR_SURF_MICRO_TILING_NON_DISPLAY = 0x1,\n};\n\nenum swizzle_mode_values {\n\tDC_SW_LINEAR = 0,\n\tDC_SW_256B_S = 1,\n\tDC_SW_256_D = 2,\n\tDC_SW_256_R = 3,\n\tDC_SW_4KB_S = 5,\n\tDC_SW_4KB_D = 6,\n\tDC_SW_4KB_R = 7,\n\tDC_SW_64KB_S = 9,\n\tDC_SW_64KB_D = 10,\n\tDC_SW_64KB_R = 11,\n\tDC_SW_VAR_S = 13,\n\tDC_SW_VAR_D = 14,\n\tDC_SW_VAR_R = 15,\n\tDC_SW_64KB_S_T = 17,\n\tDC_SW_64KB_D_T = 18,\n\tDC_SW_4KB_S_X = 21,\n\tDC_SW_4KB_D_X = 22,\n\tDC_SW_4KB_R_X = 23,\n\tDC_SW_64KB_S_X = 25,\n\tDC_SW_64KB_D_X = 26,\n\tDC_SW_64KB_R_X = 27,\n\tDC_SW_VAR_S_X = 29,\n\tDC_SW_VAR_D_X = 30,\n\tDC_SW_VAR_R_X = 31,\n\tDC_SW_MAX = 32,\n\tDC_SW_UNKNOWN = DC_SW_MAX\n};\n\nunion dc_tiling_info {\n\n\tstruct {\n\t\t \n\t\tunsigned int num_banks;\n\t\t \n\t\tunsigned int bank_width;\n\t\tunsigned int bank_width_c;\n\t\t \n\t\tunsigned int bank_height;\n\t\tunsigned int bank_height_c;\n\t\t \n\t\tunsigned int tile_aspect;\n\t\tunsigned int tile_aspect_c;\n\t\t \n\t\tenum tile_split_values tile_split;\n\t\tenum tile_split_values tile_split_c;\n\t\t \n\t\tenum tile_mode_values tile_mode;\n\t\tenum tile_mode_values tile_mode_c;\n\t\t \n\t\tunsigned int pipe_config;\n\t\t \n\t\tenum array_mode_values array_mode;\n\t} gfx8;\n\n\tstruct {\n\t\tenum swizzle_mode_values swizzle;\n\t\tunsigned int num_pipes;\n\t\tunsigned int max_compressed_frags;\n\t\tunsigned int pipe_interleave;\n\n\t\tunsigned int num_banks;\n\t\tunsigned int num_shader_engines;\n\t\tunsigned int num_rb_per_se;\n\t\tbool shaderEnable;\n\n\t\tbool meta_linear;\n\t\tbool rb_aligned;\n\t\tbool pipe_aligned;\n\t\tunsigned int num_pkrs;\n\t} gfx9;\n};\n\n \nenum dc_rotation_angle {\n\tROTATION_ANGLE_0 = 0,\n\tROTATION_ANGLE_90,\n\tROTATION_ANGLE_180,\n\tROTATION_ANGLE_270,\n\tROTATION_ANGLE_COUNT\n};\n\nenum dc_scan_direction {\n\tSCAN_DIRECTION_UNKNOWN = 0,\n\tSCAN_DIRECTION_HORIZONTAL = 1,   \n\tSCAN_DIRECTION_VERTICAL = 2,     \n};\n\n \nstruct dc_cursor_position {\n\t \n\tuint32_t x;\n\n\t \n\tuint32_t y;\n\n\t \n\tuint32_t x_hotspot;\n\n\t \n\tuint32_t y_hotspot;\n\n\t \n\tbool enable;\n\n\t \n\tbool translate_by_source;\n};\n\nstruct dc_cursor_mi_param {\n\tunsigned int pixel_clk_khz;\n\tunsigned int ref_clk_khz;\n\tstruct rect viewport;\n\tstruct fixed31_32 h_scale_ratio;\n\tstruct fixed31_32 v_scale_ratio;\n\tenum dc_rotation_angle rotation;\n\tbool mirror;\n\tstruct dc_stream_state *stream;\n};\n\n \n\nenum {\n\tGAMMA_RGB_256_ENTRIES = 256,\n\tGAMMA_RGB_FLOAT_1024_ENTRIES = 1024,\n\tGAMMA_CS_TFM_1D_ENTRIES = 4096,\n\tGAMMA_CUSTOM_ENTRIES = 4096,\n\tGAMMA_MAX_ENTRIES = 4096\n};\n\nenum dc_gamma_type {\n\tGAMMA_RGB_256 = 1,\n\tGAMMA_RGB_FLOAT_1024 = 2,\n\tGAMMA_CS_TFM_1D = 3,\n\tGAMMA_CUSTOM = 4,\n};\n\nstruct dc_csc_transform {\n\tuint16_t matrix[12];\n\tbool enable_adjustment;\n};\n\nstruct dc_rgb_fixed {\n\tstruct fixed31_32 red;\n\tstruct fixed31_32 green;\n\tstruct fixed31_32 blue;\n};\n\nstruct dc_gamma {\n\tstruct kref refcount;\n\tenum dc_gamma_type type;\n\tunsigned int num_entries;\n\n\tstruct dc_gamma_entries {\n\t\tstruct fixed31_32 red[GAMMA_MAX_ENTRIES];\n\t\tstruct fixed31_32 green[GAMMA_MAX_ENTRIES];\n\t\tstruct fixed31_32 blue[GAMMA_MAX_ENTRIES];\n\t} entries;\n\n\t \n\tstruct dc_context *ctx;\n\n\t \n\tbool is_identity;\n};\n\n \n \n\n \nenum dc_cursor_color_format {\n\tCURSOR_MODE_MONO,\n\tCURSOR_MODE_COLOR_1BIT_AND,\n\tCURSOR_MODE_COLOR_PRE_MULTIPLIED_ALPHA,\n\tCURSOR_MODE_COLOR_UN_PRE_MULTIPLIED_ALPHA,\n\tCURSOR_MODE_COLOR_64BIT_FP_PRE_MULTIPLIED,\n\tCURSOR_MODE_COLOR_64BIT_FP_UN_PRE_MULTIPLIED\n};\n\n \n\nunion dc_cursor_attribute_flags {\n\tstruct {\n\t\tuint32_t ENABLE_MAGNIFICATION:1;\n\t\tuint32_t INVERSE_TRANSPARENT_CLAMPING:1;\n\t\tuint32_t HORIZONTAL_MIRROR:1;\n\t\tuint32_t VERTICAL_MIRROR:1;\n\t\tuint32_t INVERT_PIXEL_DATA:1;\n\t\tuint32_t ZERO_EXPANSION:1;\n\t\tuint32_t MIN_MAX_INVERT:1;\n\t\tuint32_t ENABLE_CURSOR_DEGAMMA:1;\n\t\tuint32_t RESERVED:24;\n\t} bits;\n\tuint32_t value;\n};\n\nstruct dc_cursor_attributes {\n\t \n\tPHYSICAL_ADDRESS_LOC address;\n\n\t \n\tuint32_t pitch;\n\n\t \n\tuint32_t width;\n\t \n\tuint32_t height;\n\n\t \n\tenum dc_cursor_color_format color_format;\n\t \n\tuint32_t sdr_white_level;\n\n\t \n\tenum dc_rotation_angle rotation_angle;\n\n\tunion dc_cursor_attribute_flags attribute_flags;\n};\n\nstruct dpp_cursor_attributes {\n\tint bias;\n\tint scale;\n};\n\n \n\nenum dc_color_space {\n\tCOLOR_SPACE_UNKNOWN,\n\tCOLOR_SPACE_SRGB,\n\tCOLOR_SPACE_XR_RGB,\n\tCOLOR_SPACE_SRGB_LIMITED,\n\tCOLOR_SPACE_MSREF_SCRGB,\n\tCOLOR_SPACE_YCBCR601,\n\tCOLOR_SPACE_YCBCR709,\n\tCOLOR_SPACE_XV_YCC_709,\n\tCOLOR_SPACE_XV_YCC_601,\n\tCOLOR_SPACE_YCBCR601_LIMITED,\n\tCOLOR_SPACE_YCBCR709_LIMITED,\n\tCOLOR_SPACE_2020_RGB_FULLRANGE,\n\tCOLOR_SPACE_2020_RGB_LIMITEDRANGE,\n\tCOLOR_SPACE_2020_YCBCR,\n\tCOLOR_SPACE_ADOBERGB,\n\tCOLOR_SPACE_DCIP3,\n\tCOLOR_SPACE_DISPLAYNATIVE,\n\tCOLOR_SPACE_DOLBYVISION,\n\tCOLOR_SPACE_APPCTRL,\n\tCOLOR_SPACE_CUSTOMPOINTS,\n\tCOLOR_SPACE_YCBCR709_BLACK,\n};\n\nenum dc_dither_option {\n\tDITHER_OPTION_DEFAULT,\n\tDITHER_OPTION_DISABLE,\n\tDITHER_OPTION_FM6,\n\tDITHER_OPTION_FM8,\n\tDITHER_OPTION_FM10,\n\tDITHER_OPTION_SPATIAL6_FRAME_RANDOM,\n\tDITHER_OPTION_SPATIAL8_FRAME_RANDOM,\n\tDITHER_OPTION_SPATIAL10_FRAME_RANDOM,\n\tDITHER_OPTION_SPATIAL6,\n\tDITHER_OPTION_SPATIAL8,\n\tDITHER_OPTION_SPATIAL10,\n\tDITHER_OPTION_TRUN6,\n\tDITHER_OPTION_TRUN8,\n\tDITHER_OPTION_TRUN10,\n\tDITHER_OPTION_TRUN10_SPATIAL8,\n\tDITHER_OPTION_TRUN10_SPATIAL6,\n\tDITHER_OPTION_TRUN10_FM8,\n\tDITHER_OPTION_TRUN10_FM6,\n\tDITHER_OPTION_TRUN10_SPATIAL8_FM6,\n\tDITHER_OPTION_SPATIAL10_FM8,\n\tDITHER_OPTION_SPATIAL10_FM6,\n\tDITHER_OPTION_TRUN8_SPATIAL6,\n\tDITHER_OPTION_TRUN8_FM6,\n\tDITHER_OPTION_SPATIAL8_FM6,\n\tDITHER_OPTION_MAX = DITHER_OPTION_SPATIAL8_FM6,\n\tDITHER_OPTION_INVALID\n};\n\nenum dc_quantization_range {\n\tQUANTIZATION_RANGE_UNKNOWN,\n\tQUANTIZATION_RANGE_FULL,\n\tQUANTIZATION_RANGE_LIMITED\n};\n\nenum dc_dynamic_expansion {\n\tDYN_EXPANSION_AUTO,\n\tDYN_EXPANSION_DISABLE\n};\n\n \n\n \nstruct scaling_taps {\n\tuint32_t v_taps;\n\tuint32_t h_taps;\n\tuint32_t v_taps_c;\n\tuint32_t h_taps_c;\n\tbool integer_scaling;\n};\n\nenum dc_timing_standard {\n\tDC_TIMING_STANDARD_UNDEFINED,\n\tDC_TIMING_STANDARD_DMT,\n\tDC_TIMING_STANDARD_GTF,\n\tDC_TIMING_STANDARD_CVT,\n\tDC_TIMING_STANDARD_CVT_RB,\n\tDC_TIMING_STANDARD_CEA770,\n\tDC_TIMING_STANDARD_CEA861,\n\tDC_TIMING_STANDARD_HDMI,\n\tDC_TIMING_STANDARD_TV_NTSC,\n\tDC_TIMING_STANDARD_TV_NTSC_J,\n\tDC_TIMING_STANDARD_TV_PAL,\n\tDC_TIMING_STANDARD_TV_PAL_M,\n\tDC_TIMING_STANDARD_TV_PAL_CN,\n\tDC_TIMING_STANDARD_TV_SECAM,\n\tDC_TIMING_STANDARD_EXPLICIT,\n\t \n\tDC_TIMING_STANDARD_USER_OVERRIDE,\n\t \n\tDC_TIMING_STANDARD_MAX\n};\n\nenum dc_color_depth {\n\tCOLOR_DEPTH_UNDEFINED,\n\tCOLOR_DEPTH_666,\n\tCOLOR_DEPTH_888,\n\tCOLOR_DEPTH_101010,\n\tCOLOR_DEPTH_121212,\n\tCOLOR_DEPTH_141414,\n\tCOLOR_DEPTH_161616,\n\tCOLOR_DEPTH_999,\n\tCOLOR_DEPTH_111111,\n\tCOLOR_DEPTH_COUNT\n};\n\nenum dc_pixel_encoding {\n\tPIXEL_ENCODING_UNDEFINED,\n\tPIXEL_ENCODING_RGB,\n\tPIXEL_ENCODING_YCBCR422,\n\tPIXEL_ENCODING_YCBCR444,\n\tPIXEL_ENCODING_YCBCR420,\n\tPIXEL_ENCODING_COUNT\n};\n\nenum dc_aspect_ratio {\n\tASPECT_RATIO_NO_DATA,\n\tASPECT_RATIO_4_3,\n\tASPECT_RATIO_16_9,\n\tASPECT_RATIO_64_27,\n\tASPECT_RATIO_256_135,\n\tASPECT_RATIO_FUTURE\n};\n\nenum scanning_type {\n\tSCANNING_TYPE_NODATA = 0,\n\tSCANNING_TYPE_OVERSCAN,\n\tSCANNING_TYPE_UNDERSCAN,\n\tSCANNING_TYPE_FUTURE,\n\tSCANNING_TYPE_UNDEFINED\n};\n\nstruct dc_crtc_timing_flags {\n\tuint32_t INTERLACE :1;\n\tuint32_t HSYNC_POSITIVE_POLARITY :1;  \n\tuint32_t VSYNC_POSITIVE_POLARITY :1;  \n\n\tuint32_t HORZ_COUNT_BY_TWO:1;\n\n\tuint32_t EXCLUSIVE_3D :1;  \n\tuint32_t RIGHT_EYE_3D_POLARITY :1;  \n\tuint32_t SUB_SAMPLE_3D :1;  \n\tuint32_t USE_IN_3D_VIEW_ONLY :1;  \n\tuint32_t STEREO_3D_PREFERENCE :1;  \n\tuint32_t Y_ONLY :1;\n\n\tuint32_t YCBCR420 :1;  \n\tuint32_t DTD_COUNTER :5;  \n\n\tuint32_t FORCE_HDR :1;\n\n\t \n\tuint32_t LTE_340MCSC_SCRAMBLE:1;\n\n\tuint32_t DSC : 1;  \n#ifndef TRIM_FSFT\n\tuint32_t FAST_TRANSPORT: 1;\n#endif\n\tuint32_t VBLANK_SYNCHRONIZABLE: 1;\n};\n\nenum dc_timing_3d_format {\n\tTIMING_3D_FORMAT_NONE,\n\tTIMING_3D_FORMAT_FRAME_ALTERNATE,  \n\tTIMING_3D_FORMAT_INBAND_FA,  \n\tTIMING_3D_FORMAT_DP_HDMI_INBAND_FA,  \n\t \n\tTIMING_3D_FORMAT_SIDEBAND_FA,  \n\tTIMING_3D_FORMAT_HW_FRAME_PACKING,\n\tTIMING_3D_FORMAT_SW_FRAME_PACKING,\n\tTIMING_3D_FORMAT_ROW_INTERLEAVE,\n\tTIMING_3D_FORMAT_COLUMN_INTERLEAVE,\n\tTIMING_3D_FORMAT_PIXEL_INTERLEAVE,\n\tTIMING_3D_FORMAT_SIDE_BY_SIDE,\n\tTIMING_3D_FORMAT_TOP_AND_BOTTOM,\n\tTIMING_3D_FORMAT_SBS_SW_PACKED,\n\t \n\tTIMING_3D_FORMAT_TB_SW_PACKED,\n\t \n\n\tTIMING_3D_FORMAT_MAX,\n};\n\n#define DC_DSC_QP_SET_SIZE 15\n#define DC_DSC_RC_BUF_THRESH_SIZE 14\nstruct dc_dsc_rc_params_override {\n\tint32_t rc_model_size;\n\tint32_t rc_buf_thresh[DC_DSC_RC_BUF_THRESH_SIZE];\n\tint32_t rc_minqp[DC_DSC_QP_SET_SIZE];\n\tint32_t rc_maxqp[DC_DSC_QP_SET_SIZE];\n\tint32_t rc_offset[DC_DSC_QP_SET_SIZE];\n\n\tint32_t rc_tgt_offset_hi;\n\tint32_t rc_tgt_offset_lo;\n\tint32_t rc_edge_factor;\n\tint32_t rc_quant_incr_limit0;\n\tint32_t rc_quant_incr_limit1;\n\n\tint32_t initial_fullness_offset;\n\tint32_t initial_delay;\n\n\tint32_t flatness_min_qp;\n\tint32_t flatness_max_qp;\n\tint32_t flatness_det_thresh;\n};\n\nstruct dc_dsc_config {\n\tuint32_t num_slices_h;  \n\tuint32_t num_slices_v;  \n\tuint32_t bits_per_pixel;  \n\tbool block_pred_enable;  \n\tuint32_t linebuf_depth;  \n\tuint32_t version_minor;  \n\tbool ycbcr422_simple;  \n\tint32_t rc_buffer_size;  \n#if defined(CONFIG_DRM_AMD_DC_FP)\n\tbool is_frl;  \n#endif\n\tbool is_dp;  \n\tuint32_t mst_pbn;  \n\tconst struct dc_dsc_rc_params_override *rc_params_ovrd;  \n};\n\n \nstruct dc_crtc_timing {\n\t \n\tuint32_t h_total;\n\n\t \n\tuint32_t h_border_left;\n\n\t \n\tuint32_t h_addressable;\n\n\t \n\tuint32_t h_border_right;\n\n\t \n\tuint32_t h_front_porch;\n\n\t \n\tuint32_t h_sync_width;\n\n\t \n\tuint32_t v_total;\n\n\t \n\tuint32_t v_border_top;\n\n\t \n\tuint32_t v_addressable;\n\n\t \n\tuint32_t v_border_bottom;\n\n\t \n\tuint32_t v_front_porch;\n\n\t \n\tuint32_t v_sync_width;\n\n\t \n\tuint32_t pix_clk_100hz;\n\n\tuint32_t min_refresh_in_uhz;\n\n\tuint32_t vic;\n\tuint32_t hdmi_vic;\n\tuint32_t rid;\n\tuint32_t fr_index;\n\tenum dc_timing_3d_format timing_3d_format;\n\tenum dc_color_depth display_color_depth;\n\tenum dc_pixel_encoding pixel_encoding;\n\tenum dc_aspect_ratio aspect_ratio;\n\tenum scanning_type scan_type;\n\n#ifndef TRIM_FSFT\n\tuint32_t fast_transport_output_rate_100hz;\n#endif\n\n\tstruct dc_crtc_timing_flags flags;\n\tuint32_t dsc_fixed_bits_per_pixel_x16;  \n\tstruct dc_dsc_config dsc_cfg;\n};\n\nenum trigger_delay {\n\tTRIGGER_DELAY_NEXT_PIXEL = 0,\n\tTRIGGER_DELAY_NEXT_LINE,\n};\n\nenum crtc_event {\n\tCRTC_EVENT_VSYNC_RISING = 0,\n\tCRTC_EVENT_VSYNC_FALLING\n};\n\nstruct crtc_trigger_info {\n\tbool enabled;\n\tstruct dc_stream_state *event_source;\n\tenum crtc_event event;\n\tenum trigger_delay delay;\n};\n\nstruct dc_crtc_timing_adjust {\n\tuint32_t v_total_min;\n\tuint32_t v_total_max;\n\tuint32_t v_total_mid;\n\tuint32_t v_total_mid_frame_num;\n};\n\n\n \nenum vram_type {\n\tVIDEO_MEMORY_TYPE_GDDR5  = 2,\n\tVIDEO_MEMORY_TYPE_DDR3   = 3,\n\tVIDEO_MEMORY_TYPE_DDR4   = 4,\n\tVIDEO_MEMORY_TYPE_HBM    = 5,\n\tVIDEO_MEMORY_TYPE_GDDR6  = 6,\n};\n\nenum dwb_cnv_out_bpc {\n\tDWB_CNV_OUT_BPC_8BPC  = 0,\n\tDWB_CNV_OUT_BPC_10BPC = 1,\n};\n\nenum dwb_output_depth {\n\tDWB_OUTPUT_PIXEL_DEPTH_8BPC = 0,\n\tDWB_OUTPUT_PIXEL_DEPTH_10BPC = 1,\n};\n\nenum dwb_capture_rate {\n\tdwb_capture_rate_0 = 0,\t \n\tdwb_capture_rate_1 = 1,\t \n\tdwb_capture_rate_2 = 2,\t \n\tdwb_capture_rate_3 = 3,\t \n};\n\nenum dwb_scaler_mode {\n\tdwb_scaler_mode_bypass444 = 0,\n\tdwb_scaler_mode_rgb444 = 1,\n\tdwb_scaler_mode_yuv444 = 2,\n\tdwb_scaler_mode_yuv420 = 3\n};\n\nenum dwb_subsample_position {\n\tDWB_INTERSTITIAL_SUBSAMPLING = 0,\n\tDWB_COSITED_SUBSAMPLING      = 1\n};\n\nenum dwb_stereo_eye_select {\n\tDWB_STEREO_EYE_LEFT  = 1,\t\t \n\tDWB_STEREO_EYE_RIGHT = 2,\t\t \n};\n\nenum dwb_stereo_type {\n\tDWB_STEREO_TYPE_FRAME_PACKING = 0,\t\t \n\tDWB_STEREO_TYPE_FRAME_SEQUENTIAL = 3,\t \n};\n\nenum dwb_out_format {\n\tDWB_OUT_FORMAT_32BPP_ARGB = 0,\n\tDWB_OUT_FORMAT_32BPP_RGBA = 1,\n\tDWB_OUT_FORMAT_64BPP_ARGB = 2,\n\tDWB_OUT_FORMAT_64BPP_RGBA = 3\n};\n\nenum dwb_out_denorm {\n\tDWB_OUT_DENORM_10BPC = 0,\n\tDWB_OUT_DENORM_8BPC = 1,\n\tDWB_OUT_DENORM_BYPASS = 2\n};\n\nenum cm_gamut_remap_select {\n\tCM_GAMUT_REMAP_MODE_BYPASS = 0,\n\tCM_GAMUT_REMAP_MODE_RAMA_COEFF,\n\tCM_GAMUT_REMAP_MODE_RAMB_COEFF,\n\tCM_GAMUT_REMAP_MODE_RESERVED\n};\n\nenum cm_gamut_coef_format {\n\tCM_GAMUT_REMAP_COEF_FORMAT_S2_13 = 0,\n\tCM_GAMUT_REMAP_COEF_FORMAT_S3_12 = 1\n};\n\nstruct mcif_warmup_params {\n\tunion large_integer\tstart_address;\n\tunsigned int\t\taddress_increment;\n\tunsigned int\t\tregion_size;\n\tunsigned int\t\tp_vmid;\n};\n\n#define MCIF_BUF_COUNT\t4\n\nstruct mcif_buf_params {\n\tunsigned long long\tluma_address[MCIF_BUF_COUNT];\n\tunsigned long long\tchroma_address[MCIF_BUF_COUNT];\n\tunsigned int\t\tluma_pitch;\n\tunsigned int\t\tchroma_pitch;\n\tunsigned int\t\twarmup_pitch;\n\tunsigned int\t\tswlock;\n\tunsigned int\t\tp_vmid;\n};\n\n\n#define MAX_TG_COLOR_VALUE 0x3FF\nstruct tg_color {\n\t \n\tuint16_t color_r_cr;\n\tuint16_t color_g_y;\n\tuint16_t color_b_cb;\n};\n\nenum symclk_state {\n\tSYMCLK_OFF_TX_OFF,\n\tSYMCLK_ON_TX_ON,\n\tSYMCLK_ON_TX_OFF,\n};\n\nstruct phy_state {\n\tstruct {\n\t\tuint8_t otg\t\t: 1;\n\t\tuint8_t reserved\t: 7;\n\t} symclk_ref_cnts;\n\tenum symclk_state symclk_state;\n};\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}