% BibTeX database for the MSc_Thesis.tex

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% TEMPLATES
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%% An article from a journal or magazine.
%
%article{
%  % Required fields:
%  author  = {},
%  title   = {},
%  journal = {},
%  year    = {},
%  % Optional fields:
%  volume  = {},
%  number  = {},
%  pages   = {},
%  month   = {},
%  note    = {}
%}
%
%%%%% A book with an explicit publisher.
%
%book{
%  % Required fields:
%  author    = {}, % or editor
%  editor    = {},
%  title     = {},
%  publisher = {},
%  year      = {},
%  % Optional fields:
%  volume    = {},
%  number    = {},
%  series    = {},
%  address   = {},
%  edition   = {},
%  month     = {},
%  note      = {}
%}
%
%%%%% A work that is printed and bound, but without a named publisher or sponsoring institution.
%
%booklet{
%  % Required field:
%  title        = {},
%  % Optional fields:
%  author       = {},
%  howpublished = {},
%  address      = {},
%  month        = {},
%  year         = {},
%  note         = {}
%}
%
%%%%% The same as INPROCEEDINGS}, included for Scribe compatibility.
%
%conference{
%}
%
%%%%% A part of a book, which may be a chapter (or section or whatever) and/or a range of pages.
%
%inbook{
%  % Required fields:
%  author    = {}, % or editor
%  editor    = {},
%  title     = {},
%  chapter   = {}, % and/or pages
%  pages     = {},
%  publisher = {},
%  year      = {},
%  % Optional fields:
%  volume    = {}, % or number
%  number    = {},
%  series    = {},
%  type      = {},
%  address   = {},
%  edition   = {},
%  month     = {},
%  note      = {}
%}
%
%%%%% A part of a book having its own title.
%
%incollection{
%  % Required fields:
%  author    = {},
%  title     = {},
%  booktitle = {},
%  publisher = {},
%  year      = {},
%  % Optional fields:
%  editor    = {},
%  volume    = {}, % or number
%  number    = {},
%  series    = {},
%  type      = {},
%  chapter   = {},
%  pages     = {},
%  address   = {},
%  edition   = {},
%  month     = {},
%  note      = {}
%}
%
%%%%% An article in a conference proceedings.
%
%inproceedings{
%  % Required fields:
%  author       = {},
%  title        = {},
%  booktitle    = {},
%  year         = {},
%  % Optional fields:
%  editor       = {},
%  volume       = {}, % or number
%  number       = {},
%  series       = {},
%  pages        = {},
%  address      = {},
%  month        = {},
%  organization = {},
%  publisher    = {},
%  note         = {}
%}
%
%%%%% Technical documentation.
%
%manual{
%  % Required field:
%  title        = {},
%  % Optional fields:
%  author       = {},
%  organization = {},
%  address      = {},
%  edition      = {},
%  month        = {},
%  year         = {},
%  note         = {}
%}
%
%%%%% A Master's thesis.
%
%mastersthesis{
%  % Required fields:
%  author  = {},
%  title   = {},
%  school  = {},
%  year    = {},
%  % Optional fields:
%  type    = {},
%  address = {},
%  month   = {},
%  note    = {}
%}
%
%%%%% Use this type when nothing else fits.
%
%misc{
%  % Required fields: none.
%  % Optional fields:
%  author       = {},
%  title        = {},
%  howpublished = {},
%  month        = {},
%  year         = {},
%  note         = {}
%}
%
%%%%% A PhD thesis.
%
%phdthesis{
%  % Required fields:
%  author  = {},
%  title   = {},
%  school  = {},
%  year    = {},
%  % Optional fields:
%  type    = {},
%  address = {},
%  month   = {},
%  note    = {}
%}
%
%%%%% The proceedings of a conference.
%
%proceedings{
%  % Required fields:
%  title        = {},
%  year         = {},
%  % Optional fields:
%  editor       = {},
%  volume       = {}, % or number
%  number       = {},
%  series       = {},
%  address      = {},
%  month        = {},
%  organization = {},
%  publisher    = {},
%  note         = {},
%}
%
%%%%% A report published by a school or other institution, usually numbered within a series.
%
%techreport{
%  % Required fields:
%  author      = {},
%  title       = {},
%  institution = {},
%  year        = {},
%  % Optional fields:
%  type        = {},
%  number      = {},
%  address     = {},
%  month       = {},
%  note        = {}
%}
%
%%%%% A document having an author and title, but not formally published.
%
%unpublished{
%  % Required fields:
%  author = {},
%  title  = {},
%  note   = {},
%  % Optional fields:
%  month  = {},
%  year   = {}
%}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% References
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{tan:vhstas,
	author  = {Tze Sin Tan and Bakhtiar Affendi Rosdi},
	title   = {Verilog HDL Simulator Technology: A Survey},
	journal = {Journal of Electronic Testing},
	year    = {2014},
	note    = {DOI:10.1007/s10836-014-5449-5}
}

@inproceedings{chen:CGRA,
	author       = {Anupam Chattopadhyay and Xiaolin Chen},
	title        = {A Timing Driven Cycle-Accurate Simulation
	for Coarse-Grained Reconfigurable Architectures},
	booktitle    = {Applied Reconfigurable Computing},
	year         = {2015},
	editor       = {K. Sano et al},
	pages        = {293--300},
	publisher    = {Springer},
	note         = {doi:10.1007/978-3-319-16214-0 24}
}

@inproceedings{pasha:CGRA,
	author       = {Muhammad Adeel Pasha and Umer Farooq and Muhammad Ali and Bilal Siddiqui},
	title        = {A Framework for High Level Simulation and
	Optimization of Coarse-Grained Reconfigurable
	Architectures},
	booktitle    = {Lecture Notes in Computer Science},
	year         = {2017},
	editor       = {Wong S. and Beck A. and Bertels K. and Carro L.},
	publisher    = {Springer},
	note         = {doi: 10.1007/978-3-319-56258-2\_12}
}

@unpublished{sousa:versat,
	author = {João D. Lopes and José T. de Sousa},
	title  = {Versat, a Coarse-Grained Reconfigurable Array with
	Self-Generated Partial Reconfiguration},
	year   = {2018},
	note = {Unpublished}
}

@inproceedings{sousa:versat2016,
	author       = {João D. Lopes and José T. de Sousa},
	title        = {Versat, a Minimal Coarse-Grain Reconfigurable
	Array},
	booktitle    = {High Performance Computing for Computational Science – VECPAR 2016},
	year         = {2016},
	editor       = {Dutra I. and  Camacho R. and Barbosa J. and Marques O.},
	pages        = {174--187},
	publisher    = {Springer},
	note         = {doi:10.1007/978-3-319-61982-8\_17}
}

@booklet{sousa:reconfigurable,
	author       = {José T. de Sousa and Carlos A. Rodrigues and Nuno Barreiro and João C. Fernandes},
	title        = {Building Reconfigurable Systems Using Open Source Components},
	howpublished = {REC 2014},
	note         = {doi:10.13140/2.1.3133.2483},
	year = {2014}
}

@booklet{sousa:controller,
	author       = {João D. Lopes and Rui Santiago and José T. de Sousa},
	title        = {Versat, a Runtime Partially Reconfigurable Coarse-Grain Reconfigurable Array using a Programmable Controller},
	howpublished = {Jornadas Sarteco},
	year         = {2016}
}

@booklet{sousa:compiler,
	author       = {Rui Santiago and João D. Lopes and José T. de Sousa},
	title        = {Compiler for the Versat reconfigurable architecture},
	howpublished = {REC 2017},
	year = {2017}
}

@inproceedings{gunes:survey,
	author       = {M. Gunes and M. A. Thornton and F. Kocan and S. A. Szygenda},
	title        = {A Survey and Comparison of Digital Logic Simulators},
	booktitle    = {Midwest Symposium on Circuits and Systems},
	year         = {2005},
	publisher    = {IEEE},
	note         = {doi:10.1109/MWSCAS.2005.1594208}
}

@book{palnitkar:verilog,
	author    = {Samir Palnitkar},
	title     = {Verilog HDL: A Guide to Digital Design and Synthesis },
	publisher = {Prentice Hall},
	year      = {2003}
}

@article{lewis:compiled,
	author  = {David M. Lewis},
	title   = {A Hierarchical Compiled Code Event-Driven Logic
	Simulator},
	journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	year    = {1991},
	volume  = {10},
	number  = {6},
	pages   = {726-737},
	month   = {June},
	note    = {doi:10.1109/43.137501}
}

@misc{cadence:ncsim,
	title        = {Incisive Enterprise Simulator},
	year         = {2018},
	howpublished = 
	{\url{https://www.cadence.com/content/cadence-www/global/en\_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/incisive-enterprise-simulator.html}
}}

@misc{synopsys:vcs,
	title        = {Synopsys VCS},
	year         = {2018},
	howpublished = {\url{https://www.synopsys.com/verification/simulation/vcs.html}}
}

@misc{mentor:modelsim,
	title        = {Mentor ModelSim},
	year         = {2018},
	howpublished = {\url{https://www.mentor.com/products/fv/modelsim/}}
}

@misc{icarus:verilog,
	title        = {Icarus Verilog},
	year         = {2018},
	howpublished = {\url{http://iverilog.icarus.com}}
}

@misc{khandelwal:gatelevel,
	author       = {Ankit Khandelwal and Abhinav Gaur and Deepak Mahajan},
	title        = {Gate level simulations: verification flow and challenges},
	month        = {March},
	year         = {2014},
	howpublished = 
	{\url{https://www.edn.com/design/integrated-circuit-design/4429282/Gate-level-simulations--verification-flow-and-challenges}
}}

@manual{bennett:verilator,
	title        = {High Performance SoC
	Modeling with Verilator},
	author       = {Jeremy Bennett},
	organization = {Embecosm},
	month        = {February},
	year         = {2009}
}

@misc{veripool:verilator,
	title        = {Introduction to Verilator},
	year         = {2018},
	howpublished = {\url{https://www.veripool.org/projects/verilator/wiki/Intro}}
}

@misc{verilator:benchmarks,
	title        = {Verilog Simulator Benchmarks},
	year         = {2018},
	howpublished = 
	{\url{https://www.veripool.org/projects/veripool/wiki/Verilog\_Simulator\_Benchmarks}}
}

@inproceedings{l'hours:FPGA,
	author       = {Ludovic L'Hours},
	title        = {Generating efficient custom FPGA soft-cores for control-dominated applications},
	booktitle    = {IEEE International Conference on Application-Specific Systems, Architecture Processors},
	year         = {2005},
	publisher    = {IEEE},
	note         = {doi:10.1109/ASAP.2005.37}
}

@inproceedings{mei:reconfigurable,
	author       = {B. Mei and A. Lambrechts and J.-Y. Mignolet and D. Verkest and R. Lauwereins},
	title        = {Architecture exploration for a reconfigurable architecture template},
	booktitle    = {IEEE Design \& Test of Computers},
	year         = {2005},
	publisher    = {IEEE},
	volume       = {22},
	pages        = {90-101},
	note         = {doi:10.1109/MDT.2005.27}
}

@inproceedings{chen:flexdet,
	author       = {Xiaolin Chen and Andreas Minwegen and Yahia Hassan and David Kammler and Shuai Li and Torsten Kempf and Anupam Chattopadhyay and Gerd Ascheid},
	title        = {FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP},
	booktitle    = {IEEE 20th International Symposium on Field-Programmable Custom Computing Machines},
	year         = {2012},
	publisher    = {IEEE},
	note         = {doi:10.1109/FCCM.2012.22}
}

@misc{shine:mp3,
	title        = {Shine: Super fast fixed-point mp3 encoding},
	year         = {2018},
	howpublished = {\url{https://github.com/toots/shine}}
}

@inproceedings{coumeri:benchmark,
	author       = {Sari L. Coumeri and Donald E. Thomas},
	title        = {Benchmark Descriptions for Comparing the Performance of
	Verilog and VHDL Simulators},
	booktitle    = {International Verilog HDL Conference},
	year         = {1994},
	publisher    = {IEEE},
	note         = {doi:10.1109/IVC.1994.323750}
}


@misc{cliffordwolf:picorv32,
	title        = {PicoRV32 - A Size-Optimized RISC-V CPU},
	year         = {2019},
	howpublished = {\url{https://github.com/cliffordwolf/picorv32}}
}

@misc{picoversat,
	title        = {PicoVersat - A 16-instruction pico controller to replace complex 
	state machines},
	year         = {2019},
	howpublished = {\url{https://bitbucket.org/jjts/picoversat/src/master/}}
}


@manual{stallman:makefile,
	title        = {GNU Make},
	author       = {Richard M. Stallman, Roland McGrath, Paul D. Smith},
	organization = {Free Software Foundation},
	month        = {May},
	year         = {2016},
	note         = {Version 4.2},
	howpublished = {\url{https://www.gnu.org/software/make/manual/make.pdf}}
	}

@misc{gnu:riscv,
	title        = {GNU toolchain for RISC-V, including GCC},
	year         = {2019},
	howpublished = {\url{https://github.com/riscv/riscv-gnu-toolchain}}
}

@manual{versat:specification,
	title        = {Versat Specification Report},
	organization = {inesc-id},
	month        = {March},
	year         = {2016}
}

@inproceedings{vpi,
	author={C. {Dawson} and S. K. {Pattanam} and D. {Roberts}},
	booktitle={Proceedings. IEEE International Verilog HDL Conference},
	title={The Verilog Procedural Interface for the Verilog Hardware Description 
	Language},
	year={1996},
	pages={17-23},
	doi={10.1109/IVC.1996.496013},
	month={Feb},}
