Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 14:38:40 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.355      -34.415                     16                  493        0.120        0.000                      0                  493        4.500        0.000                       0                   215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.355      -34.415                     16                  240        0.120        0.000                      0                  240        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  6.151        0.000                      0                   13        0.654        0.000                      0                   13  
clk            virtual_clock        0.001        0.000                      0                   30        2.925        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.520        0.000                      0                  210        0.561        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -2.355ns,  Total Violation      -34.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 9.554ns (77.420%)  route 2.787ns (22.580%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.569    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.683    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.906 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.906    fir_filter_i4/p_0_in[15]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.439    14.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    14.552    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -16.906    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.338ns  (logic 9.551ns (77.414%)  route 2.787ns (22.586%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.569    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.903 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.903    fir_filter_i4/p_0_in[12]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.903    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.330ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 9.530ns (77.376%)  route 2.787ns (22.624%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.569    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.882 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.882    fir_filter_i4/p_0_in[14]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.882    
  -------------------------------------------------------------------
                         slack                                 -2.330    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 9.456ns (77.239%)  route 2.787ns (22.761%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.569    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.808 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.808    fir_filter_i4/p_0_in[13]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 9.440ns (77.209%)  route 2.787ns (22.791%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.569    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.792 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.792    fir_filter_i4/p_0_in[11]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.237ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 9.437ns (77.203%)  route 2.787ns (22.797%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.789 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.789    fir_filter_i4/p_0_in[8]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.789    
  -------------------------------------------------------------------
                         slack                                 -2.237    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.203ns  (logic 9.416ns (77.164%)  route 2.787ns (22.836%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.768 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.768    fir_filter_i4/p_0_in[10]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 9.342ns (77.025%)  route 2.787ns (22.975%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.694 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.694    fir_filter_i4/p_0_in[9]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.113ns  (logic 9.326ns (76.994%)  route 2.787ns (23.006%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.455    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.678 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.678    fir_filter_i4/p_0_in[7]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.526    
                         clock uncertainty           -0.035    14.491    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.553    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 -2.126    

Slack (VIOLATED) :        -2.122ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 9.323ns (76.989%)  route 2.787ns (23.011%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.617     5.639    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     9.675 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.677    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.195 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.187    12.383    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.077    14.460 r  fir_filter_i4/RESIZE0__3/P[1]
                         net (fo=1, routed)           0.980    15.439    fir_filter_i4/RESIZE0__3_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.563 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    15.563    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.113 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.113    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.227    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.341    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.675 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.675    fir_filter_i4/p_0_in[4]
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    14.554    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -16.675    
  -------------------------------------------------------------------
                         slack                                 -2.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.474%)  route 0.235ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  dds_sine_i3/r_nco_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  dds_sine_i3/r_nco_reg[27]/Q
                         net (fo=4, routed)           0.235     1.765    dds_sine_i3/sel[8]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/CLKARDCLK
                         clock pessimism             -0.480     1.462    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.645    dds_sine_i3/lut_addr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  dds_sine_i3/r_nco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.530 r  dds_sine_i3/r_nco_reg[19]/Q
                         net (fo=4, routed)           0.219     1.749    dds_sine_i3/sel[0]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.396%)  route 0.246ns (63.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  dds_sine_i3/r_nco_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  dds_sine_i3/r_nco_reg[24]/Q
                         net (fo=4, routed)           0.246     1.776    dds_sine_i3/sel[5]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/CLKARDCLK
                         clock pessimism             -0.480     1.462    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.645    dds_sine_i3/lut_addr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.383    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     1.524 r  fir_filter_i4/p_data_reg[0][9]/Q
                         net (fo=2, routed)           0.068     1.592    fir_filter_i4/p_data_reg[0][9]
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.896    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
                         clock pessimism             -0.513     1.383    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.075     1.458    fir_filter_i4/p_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.383    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     1.547 r  dds_sine_i3/o_sine_reg[9]/Q
                         net (fo=1, routed)           0.051     1.598    fir_filter_i4/D[9]
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.896    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism             -0.500     1.396    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.046     1.442    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.380    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  fir_filter_i4/p_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     1.521 r  fir_filter_i4/p_data_reg[0][0]/Q
                         net (fo=2, routed)           0.125     1.646    fir_filter_i4/p_data_reg[0][0]
    SLICE_X11Y25         FDCE                                         r  fir_filter_i4/p_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.820     1.893    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  fir_filter_i4/p_data_reg[1][0]/C
                         clock pessimism             -0.480     1.413    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.076     1.489    fir_filter_i4/p_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.383    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  dds_sine_i3/o_sine_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164     1.547 r  dds_sine_i3/o_sine_reg[13]/Q
                         net (fo=1, routed)           0.115     1.662    fir_filter_i4/D[13]
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.823     1.896    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
                         clock pessimism             -0.480     1.416    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.072     1.488    fir_filter_i4/p_data_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[4][8]/Q
                         net (fo=2, routed)           0.124     1.653    fir_filter_i4/p_data_reg[4][8]
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.828     1.901    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[5][8]/C
                         clock pessimism             -0.500     1.401    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.076     1.477    fir_filter_i4/p_data_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.380    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=2, routed)           0.122     1.643    fir_filter_i4/p_data_reg[0][7]
    SLICE_X11Y26         FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.894    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/C
                         clock pessimism             -0.500     1.394    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.071     1.465    fir_filter_i4/p_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.558     1.385    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/p_data_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  fir_filter_i4/p_data_reg[4][7]/Q
                         net (fo=2, routed)           0.124     1.650    fir_filter_i4/p_data_reg[4][7]
    SLICE_X11Y31         FDCE                                         r  fir_filter_i4/p_data_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.827     1.900    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  fir_filter_i4/p_data_reg[5][7]/C
                         clock pessimism             -0.500     1.400    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.072     1.472    fir_filter_i4/p_data_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y17   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y19   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y31   fir_filter_i4/p_data_reg[4][5]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y31    fir_filter_i4/p_data_reg[4][4]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y28    fir_filter_i4/p_data_reg[0][12]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y31   fir_filter_i4/p_data_reg[4][5]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    fir_filter_i4/p_data_reg[4][4]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y10   fir_filter_i4/p_data_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[2][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   fir_filter_i4/p_data_reg[2][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   fir_filter_i4/p_data_reg[2][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[2][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   fir_filter_i4/p_data_reg[3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y10   fir_filter_i4/p_data_reg[3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   fir_filter_i4/p_data_reg[3][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 1.060ns (13.275%)  route 6.927ns (86.725%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.518     7.988    dds_sine_i3/start_phase[31]
    SLICE_X11Y17         FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.207    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.025    14.182    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)       -0.043    14.139    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.060ns (13.826%)  route 6.609ns (86.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.200     7.669    dds_sine_i3/start_phase[31]
    SLICE_X11Y14         FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.446    14.210    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000    14.210    
                         clock uncertainty           -0.025    14.185    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)       -0.067    14.118    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.060ns (13.773%)  route 6.638ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.229     7.699    dds_sine_i3/start_phase[31]
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.275    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000    14.275    
                         clock uncertainty           -0.025    14.250    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)       -0.061    14.189    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.060ns (13.773%)  route 6.638ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.229     7.699    dds_sine_i3/start_phase[31]
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.275    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000    14.275    
                         clock uncertainty           -0.025    14.250    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)       -0.045    14.205    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 1.060ns (14.083%)  route 6.469ns (85.917%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.060     7.529    dds_sine_i3/start_phase[31]
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.445    14.209    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.025    14.184    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)       -0.031    14.153    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 1.060ns (14.142%)  route 6.438ns (85.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.029     7.498    dds_sine_i3/start_phase[31]
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.275    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000    14.275    
                         clock uncertainty           -0.025    14.250    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)       -0.081    14.169    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 1.060ns (14.142%)  route 6.438ns (85.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.029     7.498    dds_sine_i3/start_phase[31]
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.275    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000    14.275    
                         clock uncertainty           -0.025    14.250    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)       -0.031    14.219    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 1.060ns (14.405%)  route 6.301ns (85.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.892     7.361    dds_sine_i3/start_phase[31]
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.207    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.025    14.182    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)       -0.067    14.115    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 1.060ns (14.407%)  route 6.300ns (85.593%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.891     7.360    dds_sine_i3/start_phase[31]
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.445    14.209    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.025    14.184    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)       -0.067    14.117    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 1.060ns (14.221%)  route 6.396ns (85.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           3.409     4.345    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.469 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.987     7.456    dds_sine_i3/start_phase[31]
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.275    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000    14.275    
                         clock uncertainty           -0.025    14.250    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)       -0.028    14.222    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  6.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.205ns (7.652%)  route 2.475ns (92.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.306     2.680    dds_sine_i3/start_phase[31]
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     1.931    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty            0.025     1.956    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.070     2.026    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.205ns (7.719%)  route 2.451ns (92.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.283     2.656    dds_sine_i3/start_phase[31]
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.831     1.904    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.025     1.929    
    SLICE_X9Y14          FDCE (Hold_fdce_C_D)         0.070     1.999    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.205ns (7.713%)  route 2.453ns (92.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.285     2.658    dds_sine_i3/start_phase[31]
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.829     1.902    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000     1.902    
                         clock uncertainty            0.025     1.927    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.070     1.997    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.205ns (7.699%)  route 2.458ns (92.301%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.290     2.663    dds_sine_i3/start_phase[31]
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.903    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000     1.903    
                         clock uncertainty            0.025     1.928    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.052     1.980    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.205ns (7.453%)  route 2.546ns (92.547%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.378     2.751    dds_sine_i3/start_phase[31]
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     1.931    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty            0.025     1.956    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.066     2.022    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.205ns (7.452%)  route 2.546ns (92.548%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.378     2.751    dds_sine_i3/start_phase[31]
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     1.931    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty            0.025     1.956    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.063     2.019    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.205ns (7.452%)  route 2.546ns (92.548%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.378     2.751    dds_sine_i3/start_phase[31]
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     1.931    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty            0.025     1.956    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.063     2.019    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.205ns (7.453%)  route 2.546ns (92.547%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.378     2.751    dds_sine_i3/start_phase[31]
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     1.931    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty            0.025     1.956    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.059     2.015    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.205ns (7.526%)  route 2.520ns (92.474%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.351     2.725    dds_sine_i3/start_phase[31]
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.903    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     1.903    
                         clock uncertainty            0.025     1.928    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.059     1.987    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.205ns (7.383%)  route 2.572ns (92.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.168     1.328    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.404     2.777    dds_sine_i3/start_phase[31]
    SLICE_X11Y14         FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.831     1.904    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000     1.904    
                         clock uncertainty            0.025     1.929    
    SLICE_X11Y14         FDCE (Hold_fdce_C_D)         0.070     1.999    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 3.054ns (56.458%)  route 2.355ns (43.542%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.355     7.377    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.974 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.974    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 3.063ns (56.744%)  route 2.335ns (43.256%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.335     7.357    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.965 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.965    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 3.055ns (56.755%)  route 2.327ns (43.245%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.327     7.347    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.946 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.946    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 3.052ns (56.926%)  route 2.310ns (43.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.310     7.330    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.926 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.926    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 3.063ns (57.690%)  route 2.246ns (42.310%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.246     7.268    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.875 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.875    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 3.068ns (58.452%)  route 2.180ns (41.548%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.180     7.200    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.812 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.812    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 3.070ns (58.604%)  route 2.168ns (41.396%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.168     7.188    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.802 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.802    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 3.057ns (58.503%)  route 2.168ns (41.497%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           2.168     7.187    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.788 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.788    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 3.065ns (58.694%)  route 2.157ns (41.306%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.157     7.176    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.785 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.785    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 3.056ns (59.005%)  route 2.123ns (40.995%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.123     7.142    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.743 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.743    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.951ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 1.244ns (79.384%)  route 0.323ns (20.616%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.874    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.976 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.976    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.958ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 1.288ns (81.820%)  route 0.286ns (18.180%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.836    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.983 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.983    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.252ns (79.494%)  route 0.323ns (20.506%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.989 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.968ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 1.254ns (79.332%)  route 0.327ns (20.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.880    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.993 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.993    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.979ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.265ns (79.469%)  route 0.327ns (20.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.880    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.004 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.984ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 1.270ns (79.722%)  route 0.323ns (20.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.416    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.880    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.009 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.009    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.989ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.247ns (77.797%)  route 0.356ns (22.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.356     1.909    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.014 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.014    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.990ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 1.255ns (78.456%)  route 0.344ns (21.544%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.416    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.901    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.114     3.015 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.015    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 1.248ns (77.832%)  route 0.355ns (22.168%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.355     1.908    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.015 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.015    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  2.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 1.058ns (10.329%)  route 9.188ns (89.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         6.027    10.246    fir_filter_i4/rstb
    SLICE_X13Y32         FDCE                                         f  fir_filter_i4/p_data_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  fir_filter_i4/p_data_reg[5][13]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.766    fir_filter_i4/p_data_reg[5][13]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 1.058ns (10.464%)  route 9.055ns (89.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.894    10.113    fir_filter_i4/rstb
    SLICE_X11Y33         FDCE                                         f  fir_filter_i4/p_data_reg[4][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[4][12]/C
                         clock pessimism              0.000    14.208    
                         clock uncertainty           -0.035    14.173    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.768    fir_filter_i4/p_data_reg[4][12]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 1.058ns (10.464%)  route 9.055ns (89.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.894    10.113    fir_filter_i4/rstb
    SLICE_X11Y33         FDCE                                         f  fir_filter_i4/p_data_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[4][8]/C
                         clock pessimism              0.000    14.208    
                         clock uncertainty           -0.035    14.173    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.768    fir_filter_i4/p_data_reg[4][8]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 1.058ns (10.464%)  route 9.055ns (89.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.894    10.113    fir_filter_i4/rstb
    SLICE_X11Y33         FDCE                                         f  fir_filter_i4/p_data_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  fir_filter_i4/p_data_reg[5][12]/C
                         clock pessimism              0.000    14.208    
                         clock uncertainty           -0.035    14.173    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.768    fir_filter_i4/p_data_reg[5][12]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 1.058ns (10.470%)  route 9.049ns (89.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.889    10.108    fir_filter_i4/rstb
    SLICE_X13Y31         FDCE                                         f  fir_filter_i4/p_data_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y31         FDCE                                         r  fir_filter_i4/p_data_reg[4][5]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/p_data_reg[4][5]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][5]_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 1.058ns (10.470%)  route 9.049ns (89.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.889    10.108    fir_filter_i4/rstb
    SLICE_X13Y31         FDCE                                         f  fir_filter_i4/p_data_reg[4][5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y31         FDCE                                         r  fir_filter_i4/p_data_reg[4][5]_replica/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/p_data_reg[4][5]_replica
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.058ns (10.473%)  route 9.046ns (89.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.886    10.104    fir_filter_i4/rstb
    SLICE_X9Y32          FDCE                                         f  fir_filter_i4/p_data_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][10]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    13.766    fir_filter_i4/p_data_reg[4][10]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.058ns (10.473%)  route 9.046ns (89.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.886    10.104    fir_filter_i4/rstb
    SLICE_X9Y32          FDCE                                         f  fir_filter_i4/p_data_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    13.766    fir_filter_i4/p_data_reg[4][13]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 1.058ns (10.595%)  route 8.930ns (89.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.769     9.988    fir_filter_i4/rstb
    SLICE_X9Y26          FDCE                                         f  fir_filter_i4/p_data_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.435    14.199    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  fir_filter_i4/p_data_reg[0][4]/C
                         clock pessimism              0.000    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    13.759    fir_filter_i4/p_data_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 1.058ns (10.595%)  route 8.930ns (89.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         5.769     9.988    fir_filter_i4/rstb
    SLICE_X9Y26          FDCE                                         f  fir_filter_i4/p_data_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.435    14.199    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
                         clock pessimism              0.000    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    13.759    fir_filter_i4/p_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.208ns (8.466%)  route 2.253ns (91.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         0.974     2.462    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.932    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[21]/C
                         clock pessimism              0.000     1.932    
                         clock uncertainty            0.035     1.967    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     1.900    dds_sine_i3/r_nco_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.208ns (8.466%)  route 2.253ns (91.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         0.974     2.462    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.932    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[28]/C
                         clock pessimism              0.000     1.932    
                         clock uncertainty            0.035     1.967    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     1.900    dds_sine_i3/r_nco_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.208ns (8.466%)  route 2.253ns (91.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         0.974     2.462    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y14          FDCE                                         f  dds_sine_i3/r_nco_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.932    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[30]/C
                         clock pessimism              0.000     1.932    
                         clock uncertainty            0.035     1.967    
    SLICE_X6Y14          FDCE (Remov_fdce_C_CLR)     -0.067     1.900    dds_sine_i3/r_nco_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.208ns (8.453%)  route 2.257ns (91.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         0.978     2.466    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y12          FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y12          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X0Y12          FDPE (Remov_fdpe_C_PRE)     -0.095     1.875    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.208ns (8.324%)  route 2.295ns (91.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         1.016     2.504    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y19          FDCE                                         f  dds_sine_i3/o_sine_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.856     1.929    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                         clock pessimism              0.000     1.929    
                         clock uncertainty            0.035     1.964    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.872    dds_sine_i3/o_sine_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.208ns (8.075%)  route 2.373ns (91.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         1.093     2.581    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_nco_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[20]/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.898    dds_sine_i3/r_nco_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.208ns (8.075%)  route 2.373ns (91.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         1.093     2.581    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_nco_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[23]/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.898    dds_sine_i3/r_nco_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.208ns (8.075%)  route 2.373ns (91.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         1.093     2.581    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_nco_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[26]/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.898    dds_sine_i3/r_nco_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.208ns (8.075%)  route 2.373ns (91.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         1.093     2.581    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_nco_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.857     1.930    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[31]/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.035     1.965    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.898    dds_sine_i3/r_nco_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.208ns (8.066%)  route 2.375ns (91.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.443    fir_filter_i4/rstb_IBUF
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=210, routed)         1.096     2.584    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y15          FDCE                                         f  dds_sine_i3/r_start_phase_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.858     1.931    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty            0.035     1.966    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.899    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.684    





