%!PS-Adobe-3.0 EPSF-3.0
%%Creator: Model Technology ModelSim ALTERA STARTER EDITION vsim 10.4d Simulator 2015.12 Dec 30 2015
%%Title: /home/fabricio/OpenGPU/hardware/ogpu_rasterizer/testbench_output/wave.ps
%%CreationDate: 2016-12-05 01:25:03 pm
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%BoundingBox: 36 36 1154 1154
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3653 def/REdge 9020 def/LabelWidth 3616 def
/Helvetica findfont [133 0 0 -133 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/ogpu_triangle_edge_test_testbench/clock) MLW
(/ogpu_triangle_edge_test_testbench/reset) MLW
(/ogpu_triangle_edge_test_testbench/edge_ready) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask0) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask1) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask2) MLW
(/ogpu_triangle_edge_test_testbench/quad_mask) MLW
(/ogpu_triangle_edge_test_testbench/draw_quad) MLW
(/ogpu_triangle_edge_test_testbench/discard_quad) MLW
% draw waveform shading
[] 0 SD
3 setlinewidth
0 setlinejoin
0 setlinecap
0.235294 0.701961 0.443137 CL
3654 494 MT 3739 494 LS
3739 494 MT 3739 348 LS
3740 348 MT 4065 348 LS
4065 494 MT 4065 348 LS
4066 494 MT 4392 494 LS
4392 494 MT 4392 348 LS
4393 348 MT 4719 348 LS
4719 494 MT 4719 348 LS
4720 494 MT 5045 494 LS
5045 494 MT 5045 348 LS
5046 348 MT 5372 348 LS
5372 494 MT 5372 348 LS
5373 494 MT 5699 494 LS
5699 494 MT 5699 348 LS
5700 348 MT 6025 348 LS
6025 494 MT 6025 348 LS
6026 494 MT 6352 494 LS
6352 494 MT 6352 348 LS
6353 348 MT 6679 348 LS
6679 494 MT 6679 348 LS
6680 494 MT 7005 494 LS
7005 494 MT 7005 348 LS
7006 348 MT 7332 348 LS
7332 494 MT 7332 348 LS
7333 494 MT 7659 494 LS
7659 494 MT 7659 348 LS
7660 348 MT 7985 348 LS
7985 494 MT 7985 348 LS
7986 494 MT 8312 494 LS
8312 494 MT 8312 348 LS
8313 348 MT 8639 348 LS
8639 494 MT 8639 348 LS
8640 494 MT 8965 494 LS
8965 494 MT 8965 348 LS
8966 348 MT 9292 348 LS
9292 494 MT 9292 348 LS
9293 494 MT 9619 494 LS
9619 494 MT 9619 494 LS
3654 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0 0 0 CL
(000) 16 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 3732 854 LT 3739 927 LT ST
3653 1000 MT 3653 1000 LT 3732 1000 LT 3739 927 LT ST
0 0 0 CL
(111) 1236 LC 3774 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3739 927 MT 3739 927 LT 3746 854 LT 5038 854 LT 5045 927 LT ST
3739 927 MT 3739 927 LT 3746 1000 LT 5038 1000 LT 5045 927 LT ST
0 0 0 CL
(000) 1237 LC 5080 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5045 927 MT 5045 927 LT 5052 854 LT 6345 854 LT 6352 927 LT ST
5045 927 MT 5045 927 LT 5052 1000 LT 6345 1000 LT 6352 927 LT ST
0 0 0 CL
(111) 1237 LC 6387 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6352 927 MT 6352 927 LT 6359 854 LT 7652 854 LT 7659 927 LT ST
6352 927 MT 6352 927 LT 6359 1000 LT 7652 1000 LT 7659 927 LT ST
0 0 0 CL
(000) 1236 LC 7694 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7659 927 MT 7659 927 LT 7666 854 LT 8958 854 LT 8965 927 LT ST
7659 927 MT 7659 927 LT 7666 1000 LT 8958 1000 LT 8965 927 LT ST
0 0 0 CL
(111) 584 LC 9000 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8965 927 MT 8965 927 LT 8972 854 LT 9619 854 LT ST
8965 927 MT 8965 927 LT 8972 1000 LT 9619 1000 LT ST
0 0 0 CL
(1110) 1976 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1107 MT 3653 1107 LT 5692 1107 LT 5699 1180 LT ST
3653 1253 MT 3653 1253 LT 5692 1253 LT 5699 1180 LT ST
0 0 0 CL
(0011) 2543 LC 5734 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5699 1180 MT 5699 1180 LT 5706 1107 LT 8305 1107 LT 8312 1180 LT ST
5699 1180 MT 5699 1180 LT 5706 1253 LT 8305 1253 LT 8312 1180 LT ST
0 0 0 CL
(1001) 1237 LC 8347 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8312 1180 MT 8312 1180 LT 8319 1107 LT 9619 1107 LT ST
8312 1180 MT 8312 1180 LT 8319 1253 LT 9619 1253 LT ST
0 0 0 CL
(0100) 1976 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1360 MT 3653 1360 LT 5692 1360 LT 5699 1433 LT ST
3653 1506 MT 3653 1506 LT 5692 1506 LT 5699 1433 LT ST
0 0 0 CL
(0110) 2543 LC 5734 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5699 1433 MT 5699 1433 LT 5706 1360 LT 8305 1360 LT 8312 1433 LT ST
5699 1433 MT 5699 1433 LT 5706 1506 LT 8305 1506 LT 8312 1433 LT ST
0 0 0 CL
(0011) 1237 LC 8347 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8312 1433 MT 8312 1433 LT 8319 1360 LT 9619 1360 LT ST
8312 1433 MT 8312 1433 LT 8319 1506 LT 9619 1506 LT ST
0 0 0 CL
(0110) 1976 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1613 MT 3653 1613 LT 5692 1613 LT 5699 1686 LT ST
3653 1759 MT 3653 1759 LT 5692 1759 LT 5699 1686 LT ST
0 0 0 CL
(0011) 2543 LC 5734 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5699 1686 MT 5699 1686 LT 5706 1613 LT 8305 1613 LT 8312 1686 LT ST
5699 1686 MT 5699 1686 LT 5706 1759 LT 8305 1759 LT 8312 1686 LT ST
0 0 0 CL
(1001) 1237 LC 8347 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8312 1686 MT 8312 1686 LT 8319 1613 LT 9619 1613 LT ST
8312 1686 MT 8312 1686 LT 8319 1759 LT 9619 1759 LT ST
0 0 0 CL
(0000) 16 LC 3688 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1866 MT 3653 1866 LT 3732 1866 LT 3739 1939 LT ST
3653 2012 MT 3653 2012 LT 3732 2012 LT 3739 1939 LT ST
0 0 0 CL
(0101) 2543 LC 3774 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3739 1939 MT 3739 1939 LT 3746 1866 LT 6345 1866 LT 6352 1939 LT ST
3739 1939 MT 3739 1939 LT 3746 2012 LT 6345 2012 LT 6352 1939 LT ST
0 0 0 CL
(1010) 2543 LC 6387 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6352 1939 MT 6352 1939 LT 6359 1866 LT 8958 1866 LT 8965 1939 LT ST
6352 1939 MT 6352 1939 LT 6359 2012 LT 8958 2012 LT 8965 1939 LT ST
0 0 0 CL
(0101) 584 LC 9000 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8965 1939 MT 8965 1939 LT 8972 1866 LT 9619 1866 LT ST
8965 1939 MT 8965 1939 LT 8972 2012 LT 9619 2012 LT ST
3654 2265 MT 4392 2265 LS
4392 2265 MT 4392 2119 LS
4393 2119 MT 5699 2119 LS
5699 2265 MT 5699 2119 LS
5700 2265 MT 7005 2265 LS
7005 2265 MT 7005 2119 LS
7006 2119 MT 8312 2119 LS
8312 2265 MT 8312 2119 LS
8313 2265 MT 9619 2265 LS
9619 2265 MT 9619 2265 LS
3654 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw timeline
3738 9016 MT 3738 9053 LS
4065 9016 MT 4065 9053 LS
4392 9016 MT 4392 9053 LS
4719 8989 MT 4719 9053 LS
5046 9016 MT 5046 9053 LS
5372 9016 MT 5372 9053 LS
5699 9016 MT 5699 9053 LS
6026 9016 MT 6026 9053 LS
6352 8989 MT 6352 9053 LS
(400 ns) 9999 LC 6352 9191 WT TS RSS
6679 9016 MT 6679 9053 LS
7005 9016 MT 7005 9053 LS
7332 9016 MT 7332 9053 LS
7659 9016 MT 7659 9053 LS
7985 8989 MT 7985 9053 LS
8312 9016 MT 8312 9053 LS
8638 9016 MT 8638 9053 LS
8965 9016 MT 8965 9053 LS
9292 9016 MT 9292 9053 LS
% draw grid
0.65098 0.65098 0.65098 CL
3739 300 MT 3739 8989 LS
4065 300 MT 4065 8989 LS
4392 300 MT 4392 8989 LS
4719 300 MT 4719 8989 LS
5045 300 MT 5045 8989 LS
5372 300 MT 5372 8989 LS
5699 300 MT 5699 8989 LS
6025 300 MT 6025 8989 LS
6352 300 MT 6352 8989 LS
6679 300 MT 6679 8989 LS
7005 300 MT 7005 8989 LS
7332 300 MT 7332 8989 LS
7659 300 MT 7659 8989 LS
7985 300 MT 7985 8989 LS
8312 300 MT 8312 8989 LS
8639 300 MT 8639 8989 LS
8965 300 MT 8965 8989 LS
9292 300 MT 9292 8989 LS
% draw waveforms
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/clock) 9999 LC 3616 493 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 300 MT 3746 300 LS
4058 300 MT 4072 300 LS
4385 300 MT 4399 300 LS
4712 300 MT 4726 300 LS
5038 300 MT 5052 300 LS
5365 300 MT 5379 300 LS
5692 300 MT 5706 300 LS
6018 300 MT 6032 300 LS
6345 300 MT 6359 300 LS
6672 300 MT 6686 300 LS
6998 300 MT 7012 300 LS
7325 300 MT 7339 300 LS
7652 300 MT 7666 300 LS
7978 300 MT 7992 300 LS
8305 300 MT 8319 300 LS
8632 300 MT 8646 300 LS
8958 300 MT 8972 300 LS
9285 300 MT 9299 300 LS
0.235294 0.701961 0.443137 CL
3654 494 MT 3739 494 LS
3739 494 MT 3739 348 LS
3740 348 MT 4065 348 LS
4065 494 MT 4065 348 LS
4066 494 MT 4392 494 LS
4392 494 MT 4392 348 LS
4393 348 MT 4719 348 LS
4719 494 MT 4719 348 LS
4720 494 MT 5045 494 LS
5045 494 MT 5045 348 LS
5046 348 MT 5372 348 LS
5372 494 MT 5372 348 LS
5373 494 MT 5699 494 LS
5699 494 MT 5699 348 LS
5700 348 MT 6025 348 LS
6025 494 MT 6025 348 LS
6026 494 MT 6352 494 LS
6352 494 MT 6352 348 LS
6353 348 MT 6679 348 LS
6679 494 MT 6679 348 LS
6680 494 MT 7005 494 LS
7005 494 MT 7005 348 LS
7006 348 MT 7332 348 LS
7332 494 MT 7332 348 LS
7333 494 MT 7659 494 LS
7659 494 MT 7659 348 LS
7660 348 MT 7985 348 LS
7985 494 MT 7985 348 LS
7986 494 MT 8312 494 LS
8312 494 MT 8312 348 LS
8313 348 MT 8639 348 LS
8639 494 MT 8639 348 LS
8640 494 MT 8965 494 LS
8965 494 MT 8965 348 LS
8966 348 MT 9292 348 LS
9292 494 MT 9292 348 LS
9293 494 MT 9619 494 LS
9619 494 MT 9619 494 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/reset) 9999 LC 3616 746 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 553 MT 3746 553 LS
4058 553 MT 4072 553 LS
4385 553 MT 4399 553 LS
4712 553 MT 4726 553 LS
5038 553 MT 5052 553 LS
5365 553 MT 5379 553 LS
5692 553 MT 5706 553 LS
6018 553 MT 6032 553 LS
6345 553 MT 6359 553 LS
6672 553 MT 6686 553 LS
6998 553 MT 7012 553 LS
7325 553 MT 7339 553 LS
7652 553 MT 7666 553 LS
7978 553 MT 7992 553 LS
8305 553 MT 8319 553 LS
8632 553 MT 8646 553 LS
8958 553 MT 8972 553 LS
9285 553 MT 9299 553 LS
0.235294 0.701961 0.443137 CL
3654 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_ready) 9999 LC 3616 999 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 806 MT 3746 806 LS
4058 806 MT 4072 806 LS
4385 806 MT 4399 806 LS
4712 806 MT 4726 806 LS
5038 806 MT 5052 806 LS
5365 806 MT 5379 806 LS
5692 806 MT 5706 806 LS
6018 806 MT 6032 806 LS
6345 806 MT 6359 806 LS
6672 806 MT 6686 806 LS
6998 806 MT 7012 806 LS
7325 806 MT 7339 806 LS
7652 806 MT 7666 806 LS
7978 806 MT 7992 806 LS
8305 806 MT 8319 806 LS
8632 806 MT 8646 806 LS
8958 806 MT 8972 806 LS
9285 806 MT 9299 806 LS
0 0 0 CL
(000) 16 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 3732 854 LT 3739 927 LT ST
3653 1000 MT 3653 1000 LT 3732 1000 LT 3739 927 LT ST
0 0 0 CL
(111) 1236 LC 3774 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3739 927 MT 3739 927 LT 3746 854 LT 5038 854 LT 5045 927 LT ST
3739 927 MT 3739 927 LT 3746 1000 LT 5038 1000 LT 5045 927 LT ST
0 0 0 CL
(000) 1237 LC 5080 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5045 927 MT 5045 927 LT 5052 854 LT 6345 854 LT 6352 927 LT ST
5045 927 MT 5045 927 LT 5052 1000 LT 6345 1000 LT 6352 927 LT ST
0 0 0 CL
(111) 1237 LC 6387 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6352 927 MT 6352 927 LT 6359 854 LT 7652 854 LT 7659 927 LT ST
6352 927 MT 6352 927 LT 6359 1000 LT 7652 1000 LT 7659 927 LT ST
0 0 0 CL
(000) 1236 LC 7694 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7659 927 MT 7659 927 LT 7666 854 LT 8958 854 LT 8965 927 LT ST
7659 927 MT 7659 927 LT 7666 1000 LT 8958 1000 LT 8965 927 LT ST
0 0 0 CL
(111) 584 LC 9000 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8965 927 MT 8965 927 LT 8972 854 LT 9619 854 LT ST
8965 927 MT 8965 927 LT 8972 1000 LT 9619 1000 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask0) 9999 LC 3616 1252 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 1059 MT 3746 1059 LS
4058 1059 MT 4072 1059 LS
4385 1059 MT 4399 1059 LS
4712 1059 MT 4726 1059 LS
5038 1059 MT 5052 1059 LS
5365 1059 MT 5379 1059 LS
5692 1059 MT 5706 1059 LS
6018 1059 MT 6032 1059 LS
6345 1059 MT 6359 1059 LS
6672 1059 MT 6686 1059 LS
6998 1059 MT 7012 1059 LS
7325 1059 MT 7339 1059 LS
7652 1059 MT 7666 1059 LS
7978 1059 MT 7992 1059 LS
8305 1059 MT 8319 1059 LS
8632 1059 MT 8646 1059 LS
8958 1059 MT 8972 1059 LS
9285 1059 MT 9299 1059 LS
0 0 0 CL
(1110) 1976 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1107 MT 3653 1107 LT 5692 1107 LT 5699 1180 LT ST
3653 1253 MT 3653 1253 LT 5692 1253 LT 5699 1180 LT ST
0 0 0 CL
(0011) 2543 LC 5734 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5699 1180 MT 5699 1180 LT 5706 1107 LT 8305 1107 LT 8312 1180 LT ST
5699 1180 MT 5699 1180 LT 5706 1253 LT 8305 1253 LT 8312 1180 LT ST
0 0 0 CL
(1001) 1237 LC 8347 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8312 1180 MT 8312 1180 LT 8319 1107 LT 9619 1107 LT ST
8312 1180 MT 8312 1180 LT 8319 1253 LT 9619 1253 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask1) 9999 LC 3616 1505 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 1312 MT 3746 1312 LS
4058 1312 MT 4072 1312 LS
4385 1312 MT 4399 1312 LS
4712 1312 MT 4726 1312 LS
5038 1312 MT 5052 1312 LS
5365 1312 MT 5379 1312 LS
5692 1312 MT 5706 1312 LS
6018 1312 MT 6032 1312 LS
6345 1312 MT 6359 1312 LS
6672 1312 MT 6686 1312 LS
6998 1312 MT 7012 1312 LS
7325 1312 MT 7339 1312 LS
7652 1312 MT 7666 1312 LS
7978 1312 MT 7992 1312 LS
8305 1312 MT 8319 1312 LS
8632 1312 MT 8646 1312 LS
8958 1312 MT 8972 1312 LS
9285 1312 MT 9299 1312 LS
0 0 0 CL
(0100) 1976 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1360 MT 3653 1360 LT 5692 1360 LT 5699 1433 LT ST
3653 1506 MT 3653 1506 LT 5692 1506 LT 5699 1433 LT ST
0 0 0 CL
(0110) 2543 LC 5734 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5699 1433 MT 5699 1433 LT 5706 1360 LT 8305 1360 LT 8312 1433 LT ST
5699 1433 MT 5699 1433 LT 5706 1506 LT 8305 1506 LT 8312 1433 LT ST
0 0 0 CL
(0011) 1237 LC 8347 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8312 1433 MT 8312 1433 LT 8319 1360 LT 9619 1360 LT ST
8312 1433 MT 8312 1433 LT 8319 1506 LT 9619 1506 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask2) 9999 LC 3616 1758 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 1565 MT 3746 1565 LS
4058 1565 MT 4072 1565 LS
4385 1565 MT 4399 1565 LS
4712 1565 MT 4726 1565 LS
5038 1565 MT 5052 1565 LS
5365 1565 MT 5379 1565 LS
5692 1565 MT 5706 1565 LS
6018 1565 MT 6032 1565 LS
6345 1565 MT 6359 1565 LS
6672 1565 MT 6686 1565 LS
6998 1565 MT 7012 1565 LS
7325 1565 MT 7339 1565 LS
7652 1565 MT 7666 1565 LS
7978 1565 MT 7992 1565 LS
8305 1565 MT 8319 1565 LS
8632 1565 MT 8646 1565 LS
8958 1565 MT 8972 1565 LS
9285 1565 MT 9299 1565 LS
0 0 0 CL
(0110) 1976 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1613 MT 3653 1613 LT 5692 1613 LT 5699 1686 LT ST
3653 1759 MT 3653 1759 LT 5692 1759 LT 5699 1686 LT ST
0 0 0 CL
(0011) 2543 LC 5734 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5699 1686 MT 5699 1686 LT 5706 1613 LT 8305 1613 LT 8312 1686 LT ST
5699 1686 MT 5699 1686 LT 5706 1759 LT 8305 1759 LT 8312 1686 LT ST
0 0 0 CL
(1001) 1237 LC 8347 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8312 1686 MT 8312 1686 LT 8319 1613 LT 9619 1613 LT ST
8312 1686 MT 8312 1686 LT 8319 1759 LT 9619 1759 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/quad_mask) 9999 LC 3616 2011 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 1818 MT 3746 1818 LS
4058 1818 MT 4072 1818 LS
4385 1818 MT 4399 1818 LS
4712 1818 MT 4726 1818 LS
5038 1818 MT 5052 1818 LS
5365 1818 MT 5379 1818 LS
5692 1818 MT 5706 1818 LS
6018 1818 MT 6032 1818 LS
6345 1818 MT 6359 1818 LS
6672 1818 MT 6686 1818 LS
6998 1818 MT 7012 1818 LS
7325 1818 MT 7339 1818 LS
7652 1818 MT 7666 1818 LS
7978 1818 MT 7992 1818 LS
8305 1818 MT 8319 1818 LS
8632 1818 MT 8646 1818 LS
8958 1818 MT 8972 1818 LS
9285 1818 MT 9299 1818 LS
0 0 0 CL
(0000) 16 LC 3688 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1866 MT 3653 1866 LT 3732 1866 LT 3739 1939 LT ST
3653 2012 MT 3653 2012 LT 3732 2012 LT 3739 1939 LT ST
0 0 0 CL
(0101) 2543 LC 3774 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3739 1939 MT 3739 1939 LT 3746 1866 LT 6345 1866 LT 6352 1939 LT ST
3739 1939 MT 3739 1939 LT 3746 2012 LT 6345 2012 LT 6352 1939 LT ST
0 0 0 CL
(1010) 2543 LC 6387 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6352 1939 MT 6352 1939 LT 6359 1866 LT 8958 1866 LT 8965 1939 LT ST
6352 1939 MT 6352 1939 LT 6359 2012 LT 8958 2012 LT 8965 1939 LT ST
0 0 0 CL
(0101) 584 LC 9000 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8965 1939 MT 8965 1939 LT 8972 1866 LT 9619 1866 LT ST
8965 1939 MT 8965 1939 LT 8972 2012 LT 9619 2012 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/draw_quad) 9999 LC 3616 2264 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 2071 MT 3746 2071 LS
4058 2071 MT 4072 2071 LS
4385 2071 MT 4399 2071 LS
4712 2071 MT 4726 2071 LS
5038 2071 MT 5052 2071 LS
5365 2071 MT 5379 2071 LS
5692 2071 MT 5706 2071 LS
6018 2071 MT 6032 2071 LS
6345 2071 MT 6359 2071 LS
6672 2071 MT 6686 2071 LS
6998 2071 MT 7012 2071 LS
7325 2071 MT 7339 2071 LS
7652 2071 MT 7666 2071 LS
7978 2071 MT 7992 2071 LS
8305 2071 MT 8319 2071 LS
8632 2071 MT 8646 2071 LS
8958 2071 MT 8972 2071 LS
9285 2071 MT 9299 2071 LS
0.235294 0.701961 0.443137 CL
3654 2265 MT 4392 2265 LS
4392 2265 MT 4392 2119 LS
4393 2119 MT 5699 2119 LS
5699 2265 MT 5699 2119 LS
5700 2265 MT 7005 2265 LS
7005 2265 MT 7005 2119 LS
7006 2119 MT 8312 2119 LS
8312 2265 MT 8312 2119 LS
8313 2265 MT 9619 2265 LS
9619 2265 MT 9619 2265 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/discard_quad) 9999 LC 3616 2517 WT TSE RSS
0.65098 0.65098 0.65098 CL
3732 2324 MT 3746 2324 LS
4058 2324 MT 4072 2324 LS
4385 2324 MT 4399 2324 LS
4712 2324 MT 4726 2324 LS
5038 2324 MT 5052 2324 LS
5365 2324 MT 5379 2324 LS
5692 2324 MT 5706 2324 LS
6018 2324 MT 6032 2324 LS
6345 2324 MT 6359 2324 LS
6672 2324 MT 6686 2324 LS
6998 2324 MT 7012 2324 LS
7325 2324 MT 7339 2324 LS
7652 2324 MT 7666 2324 LS
7978 2324 MT 7992 2324 LS
8305 2324 MT 8319 2324 LS
8632 2324 MT 8646 2324 LS
8958 2324 MT 8972 2324 LS
9285 2324 MT 9299 2324 LS
0.235294 0.701961 0.443137 CL
3654 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw cursors
% draw footer
0.5 0.5 0.5 CL
(Entity:ogpu_triangle_edge_test_testbench  Architecture:ogpu_triangle_edge_test_tb1  Date: Mon Dec 05 13:25:03 BRST 2016   Row: 1 Page: 1) 9999 LC 300 9620 WT TSW RSS
grestore
%showpage
%%EOF
