<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proc_mono.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proc_mono.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="proc_mono.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="proc_mono.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="proc_mono.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="proc_mono.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="proc_mono.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proc_mono.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="proc_mono.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="proc_mono.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="proc_mono.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="proc_mono.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="proc_mono.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="proc_mono.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proc_mono.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="proc_mono.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="proc_mono.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="proc_mono.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="proc_mono.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="proc_mono.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="proc_mono.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proc_mono.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="proc_mono.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="proc_mono.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proc_mono_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proc_mono_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="proc_mono_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="proc_mono_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="proc_mono_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proc_mono_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proc_mono_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proc_mono_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="proc_mono_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proc_mono_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proc_mono_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="proc_mono_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="proc_mono_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proc_mono_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proc_mono_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="proc_mono_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="proc_mono_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proc_mono_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1687389044" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1687389044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687391730" xil_pn:in_ck="8244253417510844242" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1687391730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ROM/ROM/ROM.vhd"/>
      <outfile xil_pn:name="../Registro de estado/s_reg/s_reg.vhd"/>
      <outfile xil_pn:name="../SRAM/SRAM.vhd"/>
      <outfile xil_pn:name="../alu/alu.vhd"/>
      <outfile xil_pn:name="../apuntador de pila/stack_p/stack_p.vhd"/>
      <outfile xil_pn:name="../archivo_r/archivo_r.vhd"/>
      <outfile xil_pn:name="../deco_5_32/deco_5_32/deco_5_32.vhd"/>
      <outfile xil_pn:name="../decodificacion de instruccion/dec_instruc/dec_instruc.vhd"/>
      <outfile xil_pn:name="../ext_sig_br/ext_sig_br.vhd"/>
      <outfile xil_pn:name="../ext_sig_r/ext_sig_r.vhd"/>
      <outfile xil_pn:name="../mux_32_1/mux_32_1/mux_32_1.vhd"/>
      <outfile xil_pn:name="../program conter/program_conter/program_conter.vhd"/>
      <outfile xil_pn:name="../registro/registro/registro.vhd"/>
      <outfile xil_pn:name="proc_mono.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1687389044" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5582414641152604711" xil_pn:start_ts="1687389044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687389044" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3454526191011270761" xil_pn:start_ts="1687389044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687389044" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4707054403455880474" xil_pn:start_ts="1687389044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687391730" xil_pn:in_ck="8244253417510844242" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1687391730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ROM/ROM/ROM.vhd"/>
      <outfile xil_pn:name="../Registro de estado/s_reg/s_reg.vhd"/>
      <outfile xil_pn:name="../SRAM/SRAM.vhd"/>
      <outfile xil_pn:name="../alu/alu.vhd"/>
      <outfile xil_pn:name="../apuntador de pila/stack_p/stack_p.vhd"/>
      <outfile xil_pn:name="../archivo_r/archivo_r.vhd"/>
      <outfile xil_pn:name="../deco_5_32/deco_5_32/deco_5_32.vhd"/>
      <outfile xil_pn:name="../decodificacion de instruccion/dec_instruc/dec_instruc.vhd"/>
      <outfile xil_pn:name="../ext_sig_br/ext_sig_br.vhd"/>
      <outfile xil_pn:name="../ext_sig_r/ext_sig_r.vhd"/>
      <outfile xil_pn:name="../mux_32_1/mux_32_1/mux_32_1.vhd"/>
      <outfile xil_pn:name="../program conter/program_conter/program_conter.vhd"/>
      <outfile xil_pn:name="../registro/registro/registro.vhd"/>
      <outfile xil_pn:name="proc_mono.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1687391735" xil_pn:in_ck="8244253417510844242" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2234896902093828741" xil_pn:start_ts="1687391730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="proc_mono_beh.prj"/>
      <outfile xil_pn:name="proc_mono_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1687391735" xil_pn:in_ck="3186407846335627017" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2197982809328335650" xil_pn:start_ts="1687391735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="proc_mono_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1585808005466068823" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4707054403455880474" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5582414641152604711" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687215994" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="99459775438409328" xil_pn:start_ts="1687215994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687392044" xil_pn:in_ck="8244253417510844242" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8904131526207743221" xil_pn:start_ts="1687392037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="proc_mono.lso"/>
      <outfile xil_pn:name="proc_mono.ngc"/>
      <outfile xil_pn:name="proc_mono.ngr"/>
      <outfile xil_pn:name="proc_mono.prj"/>
      <outfile xil_pn:name="proc_mono.stx"/>
      <outfile xil_pn:name="proc_mono.syr"/>
      <outfile xil_pn:name="proc_mono.xst"/>
      <outfile xil_pn:name="proc_mono_beh.prj"/>
      <outfile xil_pn:name="proc_mono_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1687388798" xil_pn:in_ck="8272723486544080088" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8693041837046613764" xil_pn:start_ts="1687388798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687392056" xil_pn:in_ck="-1928009669886051926" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6276000487375247943" xil_pn:start_ts="1687392054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="proc_mono.bld"/>
      <outfile xil_pn:name="proc_mono.ngd"/>
      <outfile xil_pn:name="proc_mono_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1687392066" xil_pn:in_ck="-2227887897566203061" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1687392056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="proc_mono.pcf"/>
      <outfile xil_pn:name="proc_mono_map.map"/>
      <outfile xil_pn:name="proc_mono_map.mrp"/>
      <outfile xil_pn:name="proc_mono_map.ncd"/>
      <outfile xil_pn:name="proc_mono_map.ngm"/>
      <outfile xil_pn:name="proc_mono_map.xrpt"/>
      <outfile xil_pn:name="proc_mono_summary.xml"/>
      <outfile xil_pn:name="proc_mono_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1687392077" xil_pn:in_ck="-387354926308792316" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1687392066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="proc_mono.ncd"/>
      <outfile xil_pn:name="proc_mono.pad"/>
      <outfile xil_pn:name="proc_mono.par"/>
      <outfile xil_pn:name="proc_mono.ptwx"/>
      <outfile xil_pn:name="proc_mono.unroutes"/>
      <outfile xil_pn:name="proc_mono.xpi"/>
      <outfile xil_pn:name="proc_mono_pad.csv"/>
      <outfile xil_pn:name="proc_mono_pad.txt"/>
      <outfile xil_pn:name="proc_mono_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1687392083" xil_pn:in_ck="8272723486544072463" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1687392077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="proc_mono.bgn"/>
      <outfile xil_pn:name="proc_mono.bit"/>
      <outfile xil_pn:name="proc_mono.drc"/>
      <outfile xil_pn:name="proc_mono.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1687392077" xil_pn:in_ck="462550008794643527" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1687392075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="proc_mono.twr"/>
      <outfile xil_pn:name="proc_mono.twx"/>
    </transform>
  </transforms>

</generated_project>
