{"version":"1.1.0","info":[["/Users/sathvik.redrouthu/Desktop/ProcyonCorp/vpm/vpm_modules/zipcpu/files/bench/mcy/zipcpu/miter.sv",[[[[[["miter",[[0,0],[14,2]],[[0,7],[0,12]],[],["module"]],[187,9]],[[["i_clk",[[0,14],[0,19]],[[0,14],[0,19]],["miter"],["port"]],["i_reset",[[30,18],[30,27]],[[30,20],[30,27]],["miter"],["port","i_clk"]],["i_interrupt",[[30,27],[30,40]],[[30,29],[30,40]],["miter"],["port","i_reset"]],["i_halt",[[2,2],[2,8]],[[2,2],[2,8]],["miter"],["port","i_interrupt"]],["i_clear_pf_cache",[[32,19],[32,37]],[[32,21],[32,37]],["miter"],["port","i_halt"]],["i_dbg_reg",[[2,28],[2,37]],[[2,28],[2,37]],["miter"],["port","i_clear_pf_cache"]],["i_dbg_we",[[2,39],[2,47]],[[2,39],[2,47]],["miter"],["port","i_dbg_reg"]],["i_dbg_data",[[2,49],[2,59]],[[2,49],[2,59]],["miter"],["port","i_dbg_we"]],["o_dbg_stall",[[3,3],[3,14]],[[3,3],[3,14]],["miter"],["port","i_dbg_data"]],["o_dbg_reg",[[3,16],[3,25]],[[3,16],[3,25]],["miter"],["port","o_dbg_stall"]],["o_dbg_cc",[[3,27],[3,35]],[[3,27],[3,35]],["miter"],["port","o_dbg_reg"]],["o_break",[[4,3],[4,10]],[[4,3],[4,10]],["miter"],["port","o_dbg_cc"]],["o_wb_gbl_cyc",[[6,2],[6,14]],[[6,2],[6,14]],["miter"],["port","o_break"]],["o_wb_gbl_stb",[[42,26],[42,40]],[[42,28],[42,40]],["miter"],["port","o_wb_gbl_cyc"]],["o_wb_lcl_cyc",[[7,3],[7,15]],[[7,3],[7,15]],["miter"],["port","o_wb_gbl_stb"]],["o_wb_lcl_stb",[[43,26],[43,40]],[[43,28],[43,40]],["miter"],["port","o_wb_lcl_cyc"]],["o_wb_we",[[43,40],[43,49]],[[43,42],[43,49]],["miter"],["port","o_wb_lcl_stb"]],["o_wb_addr",[[8,12],[8,21]],[[8,12],[8,21]],["miter"],["port","o_wb_we"]],["o_wb_data",[[8,23],[8,32]],[[8,23],[8,32]],["miter"],["port","o_wb_addr"]],["o_wb_sel",[[8,34],[8,42]],[[8,34],[8,42]],["miter"],["port","o_wb_data"]],["i_wb_stall",[[9,3],[9,13]],[[9,3],[9,13]],["miter"],["port","o_wb_sel"]],["i_wb_data",[[9,15],[9,24]],[[9,15],[9,24]],["miter"],["port","i_wb_stall"]],["i_wb_err",[[10,3],[10,11]],[[10,3],[10,11]],["miter"],["port","i_wb_data"]],["o_op_stall",[[12,2],[12,12]],[[12,2],[12,12]],["miter"],["port","i_wb_err"]],["o_pf_stall",[[12,14],[12,24]],[[12,14],[12,24]],["miter"],["port","o_op_stall"]],["o_i_count",[[12,26],[12,35]],[[12,26],[12,35]],["miter"],["port","o_pf_stall"]],["AW",[[15,1],[16,21]],[[15,11],[15,13]],["miter"],["parameter"]],["EARLY_BRANCHING",[[17,1],[23,17]],[[17,17],[17,32]],["miter"],["parameter"]],["IMPLEMENT_MPY",[[24,1],[27,24]],[[24,18],[24,31]],["miter"],["localparam"]],["RESET_ADDRESS",[[28,1],[28,41]],[[28,12],[28,25]],["miter"],["localparam"]],["i_clk",[[30,7],[30,18]],[[30,13],[30,18]],["miter"],["port","wire"]],["i_halt",[[32,7],[32,19]],[[32,13],[32,19]],["miter"],["port","wire"]],["i_dbg_reg",[[33,7],[33,27]],[[33,18],[33,27]],["miter"],["port","wire"]],["i_dbg_we",[[34,7],[34,21]],[[34,13],[34,21]],["miter"],["port","wire"]],["i_dbg_data",[[35,7],[35,29]],[[35,19],[35,29]],["miter"],["port","wire"]],["o_dbg_stall",[[37,8],[37,25]],[[37,14],[37,25]],["miter"],["port","wire"]],["o_dbg_reg",[[38,8],[38,29]],[[38,20],[38,29]],["miter"],["port","wire"]],["o_dbg_cc",[[39,8],[39,27]],[[39,19],[39,27]],["miter"],["port","wire"]],["o_break",[[40,8],[40,21]],[[40,14],[40,21]],["miter"],["port","wire"]],["o_wb_gbl_cyc",[[42,8],[42,26]],[[42,14],[42,26]],["miter"],["port","wire"]],["o_wb_lcl_cyc",[[43,8],[43,26]],[[43,14],[43,26]],["miter"],["port","wire"]],["o_wb_addr",[[44,8],[44,33]],[[44,24],[44,33]],["miter"],["port","wire"]],["o_wb_data",[[45,8],[45,29]],[[45,20],[45,29]],["miter"],["port","wire"]],["o_wb_sel",[[46,8],[46,27]],[[46,19],[46,27]],["miter"],["port","wire"]],["i_wb_ack",[[48,1],[48,16]],[[48,8],[48,16]],["miter"],["variable","wire"]],["i_wb_stall",[[49,7],[49,23]],[[49,13],[49,23]],["miter"],["port","wire"]],["i_wb_data",[[50,7],[50,28]],[[50,19],[50,28]],["miter"],["port","wire"]],["i_wb_err",[[51,7],[51,21]],[[51,13],[51,21]],["miter"],["port","wire"]],["o_op_stall",[[53,8],[53,24]],[[53,14],[53,24]],["miter"],["port","wire"]],["o_pf_stall",[[54,8],[54,24]],[[54,14],[54,24]],["miter"],["port","wire"]],["o_i_count",[[55,8],[55,23]],[[55,14],[55,23]],["miter"],["port","wire"]],["ref_result",[[57,1],[57,23]],[[57,13],[57,23]],["miter"],["variable","wire"]],["uut_result",[[58,1],[58,23]],[[58,13],[58,23]],["miter"],["variable","wire"]],["uut_dbg_stall",[[60,1],[60,20]],[[60,7],[60,20]],["miter"],["variable","wire"]],["uut_dbg_reg",[[61,1],[61,24]],[[61,13],[61,24]],["miter"],["variable","wire"]],["uut_dbg_cc",[[62,1],[62,22]],[[62,12],[62,22]],["miter"],["variable","wire"]],["uut_break",[[63,1],[63,16]],[[63,7],[63,16]],["miter"],["variable","wire"]],["uut_gbl_cyc",[[65,1],[65,18]],[[65,7],[65,18]],["miter"],["variable","wire"]],["uut_gbl_stb",[[65,1],[65,31]],[[65,20],[65,31]],["miter"],["variable","uut_gbl_cyc"]],["uut_lcl_cyc",[[66,1],[66,18]],[[66,7],[66,18]],["miter"],["variable","wire"]],["uut_lcl_stb",[[66,1],[66,31]],[[66,20],[66,31]],["miter"],["variable","uut_lcl_cyc"]],["uut_we",[[66,1],[66,39]],[[66,33],[66,39]],["miter"],["variable","uut_lcl_stb"]],["uut_addr",[[67,1],[67,25]],[[67,17],[67,25]],["miter"],["variable","wire"]],["uut_data",[[68,1],[68,21]],[[68,13],[68,21]],["miter"],["variable","wire"]],["uut_sel",[[69,1],[69,19]],[[69,12],[69,19]],["miter"],["variable","wire"]],["uut_op_stall",[[70,1],[70,19]],[[70,7],[70,19]],["miter"],["variable","wire"]],["uut_pf_stall",[[71,1],[71,19]],[[71,7],[71,19]],["miter"],["variable","wire"]],["uut_i_count",[[72,1],[72,18]],[[72,7],[72,18]],["miter"],["variable","wire"]],["refi",[[74,1],[115,2]],[[92,3],[92,7]],["miter"],["instance","zipcpu"]],["uut",[[118,1],[159,2]],[[136,3],[136,6]],["miter"],["instance","zipcpu"]]]]]]],null,0]]]}