{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748181786833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748181786836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 22:03:06 2025 " "Processing started: Sun May 25 22:03:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748181786836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181786836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_spectrum_analyzer -c audio_spectrum_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_spectrum_analyzer -c audio_spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181786836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748181787195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748181787195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_spectrum_analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_spectrum_analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_spectrum_analyzer " "Found entity 1: audio_spectrum_analyzer" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "output_files/adc_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/adc_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/audio_level_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/audio_level_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_level_detector " "Found entity 1: audio_level_detector" {  } { { "output_files/audio_level_detector.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/audio_level_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792976 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 dac_test_gen.v(51) " "Verilog HDL Expression warning at dac_test_gen.v(51): truncated literal to match 5 bits" {  } { { "output_files/dac_test_gen.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/dac_test_gen.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748181792979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dac_test_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dac_test_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_test_gen " "Found entity 1: dac_test_gen" {  } { { "output_files/dac_test_gen.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/dac_test_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fft_64point.v(102) " "Verilog HDL information at fft_64point.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "fft_64point.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/fft_64point.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748181792982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_64point.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_64point.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_64point " "Found entity 1: fft_64point" {  } { { "fft_64point.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/fft_64point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrum_display.v 1 1 " "Found 1 design units, including 1 entities, in source file spectrum_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 spectrum_display " "Found entity 1: spectrum_display" {  } { { "spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/spectrum_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792987 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_driver.v(103) " "Verilog HDL information at seg7_driver.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "seg7_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/seg7_driver.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748181792990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_driver " "Found entity 1: seg7_driver" {  } { { "seg7_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/seg7_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCAN_ROW scan_row matrix_keypad.v(16) " "Verilog HDL Declaration information at matrix_keypad.v(16): object \"SCAN_ROW\" differs only in case from object \"scan_row\" in the same scope" {  } { { "matrix_keypad.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/matrix_keypad.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748181792993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_keypad " "Found entity 1: matrix_keypad" {  } { { "matrix_keypad.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/matrix_keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_control " "Found entity 1: mode_control" {  } { { "mode_control.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/mode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792996 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(45) " "Verilog HDL information at lcd_controller.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748181792999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181792999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181792999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_fft.v(27) " "Verilog HDL information at simple_fft.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "simple_fft.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748181793004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_fft " "Found entity 1: simple_fft" {  } { { "simple_fft.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181793004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beeper_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file beeper_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 beeper_ctrl " "Found entity 1: beeper_ctrl" {  } { { "beeper_ctrl.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/beeper_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181793007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_bar_display.v(28) " "Verilog HDL information at led_bar_display.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "led_bar_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/led_bar_display.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748181793010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_bar_display.v 1 1 " "Found 1 design units, including 1 entities, in source file led_bar_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_bar_display " "Found entity 1: led_bar_display" {  } { { "led_bar_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/led_bar_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181793011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748181793015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_spectrum_analyzer " "Elaborating entity \"audio_spectrum_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748181793035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_24mhz audio_spectrum_analyzer.v(48) " "Verilog HDL or VHDL warning at audio_spectrum_analyzer.v(48): object \"clk_24mhz\" assigned a value but never read" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748181793037 "|audio_spectrum_analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_50mhz audio_spectrum_analyzer.v(49) " "Verilog HDL or VHDL warning at audio_spectrum_analyzer.v(49): object \"clk_50mhz\" assigned a value but never read" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748181793037 "|audio_spectrum_analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked audio_spectrum_analyzer.v(50) " "Verilog HDL or VHDL warning at audio_spectrum_analyzer.v(50): object \"pll_locked\" assigned a value but never read" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748181793037 "|audio_spectrum_analyzer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_keypad matrix_keypad:u_keypad " "Elaborating entity \"matrix_keypad\" for hierarchy \"matrix_keypad:u_keypad\"" {  } { { "audio_spectrum_analyzer.v" "u_keypad" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_control mode_control:u_mode " "Elaborating entity \"mode_control\" for hierarchy \"mode_control:u_mode\"" {  } { { "audio_spectrum_analyzer.v" "u_mode" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_fft simple_fft:u_fft " "Elaborating entity \"simple_fft\" for hierarchy \"simple_fft:u_fft\"" {  } { { "audio_spectrum_analyzer.v" "u_fft" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_driver seg7_driver:u_seg7 " "Elaborating entity \"seg7_driver\" for hierarchy \"seg7_driver:u_seg7\"" {  } { { "audio_spectrum_analyzer.v" "u_seg7" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793048 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i seg7_driver.v(59) " "Verilog HDL Always Construct warning at seg7_driver.v(59): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/seg7_driver.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748181793049 "|audio_spectrum_analyzer|seg7_driver:u_seg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:u_lcd " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:u_lcd\"" {  } { { "audio_spectrum_analyzer.v" "u_lcd" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(114) " "Verilog HDL assignment warning at lcd_controller.v(114): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748181793053 "|audio_spectrum_analyzer|lcd_controller:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lcd_controller.v(115) " "Verilog HDL assignment warning at lcd_controller.v(115): truncated value with size 32 to match size of target (12)" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748181793053 "|audio_spectrum_analyzer|lcd_controller:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lcd_controller.v(118) " "Verilog HDL assignment warning at lcd_controller.v(118): truncated value with size 8 to match size of target (3)" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748181793053 "|audio_spectrum_analyzer|lcd_controller:u_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_bar_display led_bar_display:u_led " "Elaborating entity \"led_bar_display\" for hierarchy \"led_bar_display:u_led\"" {  } { { "audio_spectrum_analyzer.v" "u_led" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_ctrl beeper_ctrl:u_beep " "Elaborating entity \"beeper_ctrl\" for hierarchy \"beeper_ctrl:u_beep\"" {  } { { "audio_spectrum_analyzer.v" "u_beep" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793057 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "key_out u_keypad " "Port \"key_out\" does not exist in macrofunction \"u_keypad\"" {  } { { "audio_spectrum_analyzer.v" "u_keypad" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793098 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "key_pulse u_keypad " "Port \"key_pulse\" does not exist in macrofunction \"u_keypad\"" {  } { { "audio_spectrum_analyzer.v" "u_keypad" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748181793098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748181793100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.map.smsg " "Generated suppressed messages file D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748181793157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 25 22:03:13 2025 " "Processing ended: Sun May 25 22:03:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748181793157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748181793157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748181793157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793157 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748181793731 ""}
