#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 24 11:05:46 2022
# Process ID: 62127
# Current directory: /home/student
# Command line: vivado
# Log file: /home/student/vivado.log
# Journal file: /home/student/vivado.jou
#-----------------------------------------------------------
start_gui
create_project pass_checker /home/student/pass_checker -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
file mkdir /home/student/pass_checker/pass_checker.srcs/sources_1/new
close [ open /home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v w ]
add_files /home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v
update_compile_order -fileset sources_1
close [ open /home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v w ]
add_files /home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v
update_compile_order -fileset sources_1
close [ open /home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v w ]
add_files /home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v
update_compile_order -fileset sources_1
close [ open /home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v w ]
add_files /home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v
update_compile_order -fileset sources_1
close [ open /home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v w ]
add_files /home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v
update_compile_order -fileset sources_1
close [ open /home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v w ]
add_files /home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TOP
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7761.777 ; gain = 3.887 ; free physical = 7803 ; free virtual = 14740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_6b' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_6b' (1#1) [/home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_6b' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_6b' (2#1) [/home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'in' does not match port width (6) of module 'reg_6b' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
INFO: [Synth 8-6157] synthesizing module 'vowel_checker' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vowel_checker' (3#1) [/home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_64x8b' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x8b' (4#1) [/home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'w_data' does not match port width (1) of module 'ram_64x8b' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:78]
WARNING: [Synth 8-689] width (8) of port connection 'w_data' does not match port width (1) of module 'ram_64x8b' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
INFO: [Synth 8-6157] synthesizing module 'pass_check_fsm' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v:23]
	Parameter q0 bound to: 3'b000 
	Parameter q1 bound to: 3'b001 
	Parameter q2 bound to: 3'b010 
	Parameter q3 bound to: 3'b011 
	Parameter q4 bound to: 3'b100 
	Parameter q5 bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'pass_check_fsm' (5#1) [/home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (6#1) [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7825.402 ; gain = 67.512 ; free physical = 7833 ; free virtual = 14778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7828.371 ; gain = 70.480 ; free physical = 7828 ; free virtual = 14774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7828.371 ; gain = 70.480 ; free physical = 7828 ; free virtual = 14774
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7828.371 ; gain = 0.000 ; free physical = 7821 ; free virtual = 14766
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7945.168 ; gain = 0.000 ; free physical = 7734 ; free virtual = 14692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8041.539 ; gain = 283.648 ; free physical = 7650 ; free virtual = 14619
15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 8041.539 ; gain = 283.723 ; free physical = 7650 ; free virtual = 14619
file mkdir /home/student/pass_checker/pass_checker.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v w ]
add_files -fileset sim_1 /home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_64x8b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker
Compiling module xil_defaultlib.ram_64x8b
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 24 12:22:00 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 200 ns : File "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8157.500 ; gain = 98.621 ; free physical = 7510 ; free virtual = 14590
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 200 ns : File "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" Line 77
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8157.953 ; gain = 0.434 ; free physical = 7398 ; free virtual = 14465
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_64x8b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker
Compiling module xil_defaultlib.ram_64x8b
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 200 ns : File "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" Line 77
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8157.953 ; gain = 0.000 ; free physical = 7405 ; free virtual = 14469
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_64x8b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker
Compiling module xil_defaultlib.ram_64x8b
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 200 ns : File "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" Line 77
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8158.039 ; gain = 0.086 ; free physical = 7410 ; free virtual = 14474
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/counter_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/pass_check_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass_check_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/ram_64x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_64x8b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/reg_6b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_6b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sources_1/new/vowel_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vowel_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6b
Compiling module xil_defaultlib.reg_6b
Compiling module xil_defaultlib.vowel_checker
Compiling module xil_defaultlib.ram_64x8b
Compiling module xil_defaultlib.pass_check_fsm
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 200 ns : File "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" Line 77
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8159.457 ; gain = 1.418 ; free physical = 7408 ; free virtual = 14473
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TB/DUT}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TB/DUT/counter}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student/pass_checker/pass_checker.sim/sim_1/behav/xsim'
xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 200 ns : File "/home/student/pass_checker/pass_checker.srcs/sim_1/new/TB.v" Line 77
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8164.004 ; gain = 0.000 ; free physical = 7394 ; free virtual = 14462
archive_project /home/student/pass_checker.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-62127-HP-ProOne-600-G1-AiO' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/student/pass_checker/pass_checker.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
