Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 31 16:44:18 2024
| Host         : DESKTOP-FA97QT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file segment_timing_summary_routed.rpt -pb segment_timing_summary_routed.pb -rpx segment_timing_summary_routed.rpx -warn_on_violation
| Design       : segment
| Device       : 7a75t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: u_clock_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.333        0.000                      0                   17        0.244        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.333        0.000                      0                   17        0.244        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.609ns (61.418%)  route 1.011ns (38.582%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  u_clock_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    u_clock_divider/count0_carry__0_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.336 r  u_clock_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.336    u_clock_divider/count0_carry__1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.593 r  u_clock_divider/count0_carry__2/O[1]
                         net (fo=1, routed)           0.458     7.051    u_clock_divider/data0[14]
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.245     7.296 r  u_clock_divider/count[14]_i_1/O
                         net (fo=1, routed)           0.000     7.296    u_clock_divider/count_0[14]
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.341    14.408    u_clock_divider/CLK
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[14]/C
                         clock pessimism              0.225    14.633    
                         clock uncertainty           -0.035    14.597    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.032    14.629    u_clock_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.523ns (58.229%)  route 1.093ns (41.771%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  u_clock_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    u_clock_divider/count0_carry__0_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.336 r  u_clock_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.336    u_clock_divider/count0_carry__1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.514 r  u_clock_divider/count0_carry__2/O[0]
                         net (fo=1, routed)           0.540     7.054    u_clock_divider/data0[13]
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.238     7.292 r  u_clock_divider/count[13]_i_1/O
                         net (fo=1, routed)           0.000     7.292    u_clock_divider/count_0[13]
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.341    14.408    u_clock_divider/CLK
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[13]/C
                         clock pessimism              0.225    14.633    
                         clock uncertainty           -0.035    14.597    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.030    14.627    u_clock_divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 1.519ns (58.108%)  route 1.095ns (41.892%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  u_clock_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    u_clock_divider/count0_carry__0_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.498 r  u_clock_divider/count0_carry__1/O[3]
                         net (fo=1, routed)           0.542     7.041    u_clock_divider/data0[12]
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.250     7.291 r  u_clock_divider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     7.291    u_clock_divider/count_0[12]
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.342    14.409    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/C
                         clock pessimism              0.225    14.634    
                         clock uncertainty           -0.035    14.598    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)        0.032    14.630    u_clock_divider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.550ns (60.613%)  route 1.007ns (39.387%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  u_clock_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    u_clock_divider/count0_carry__0_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.336 r  u_clock_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.336    u_clock_divider/count0_carry__1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.535 r  u_clock_divider/count0_carry__2/O[2]
                         net (fo=1, routed)           0.454     6.990    u_clock_divider/data0[15]
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.244     7.234 r  u_clock_divider/count[15]_i_1/O
                         net (fo=1, routed)           0.000     7.234    u_clock_divider/count_0[15]
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.341    14.408    u_clock_divider/CLK
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[15]/C
                         clock pessimism              0.225    14.633    
                         clock uncertainty           -0.035    14.597    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.032    14.629    u_clock_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.323ns (52.010%)  route 1.221ns (47.990%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.314 r  u_clock_divider/count0_carry__0/O[0]
                         net (fo=1, routed)           0.668     6.982    u_clock_divider/data0[5]
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.238     7.220 r  u_clock_divider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.220    u_clock_divider/count_0[5]
    SLICE_X4Y63          FDCE                                         r  u_clock_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.341    14.408    u_clock_divider/CLK
    SLICE_X4Y63          FDCE                                         r  u_clock_divider/count_reg[5]/C
                         clock pessimism              0.241    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.030    14.643    u_clock_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.423ns (56.470%)  route 1.097ns (43.530%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  u_clock_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    u_clock_divider/count0_carry__0_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.414 r  u_clock_divider/count0_carry__1/O[0]
                         net (fo=1, routed)           0.544     6.958    u_clock_divider/data0[9]
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.238     7.196 r  u_clock_divider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.196    u_clock_divider/count_0[9]
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.342    14.409    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[9]/C
                         clock pessimism              0.225    14.634    
                         clock uncertainty           -0.035    14.598    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)        0.032    14.630    u_clock_divider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.509ns (59.992%)  route 1.006ns (40.008%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    4.677ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.451     4.677    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.379     5.056 r  u_clock_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.553     5.608    u_clock_divider/count[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     6.136 r  u_clock_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.136    u_clock_divider/count0_carry_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  u_clock_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.236    u_clock_divider/count0_carry__0_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.493 r  u_clock_divider/count0_carry__1/O[1]
                         net (fo=1, routed)           0.454     6.947    u_clock_divider/data0[10]
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.245     7.192 r  u_clock_divider/count[10]_i_1/O
                         net (fo=1, routed)           0.000     7.192    u_clock_divider/count_0[10]
    SLICE_X4Y64          FDCE                                         r  u_clock_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.340    14.407    u_clock_divider/CLK
    SLICE_X4Y64          FDCE                                         r  u_clock_divider/count_reg[10]/C
                         clock pessimism              0.241    14.648    
                         clock uncertainty           -0.035    14.612    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.030    14.642    u_clock_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.589ns (23.502%)  route 1.917ns (76.498%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 14.411 - 10.000 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.676    u_clock_divider/CLK
    SLICE_X4Y63          FDCE                                         r  u_clock_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.379     5.055 r  u_clock_divider/count_reg[5]/Q
                         net (fo=2, routed)           0.697     5.751    u_clock_divider/count[5]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.105     5.856 r  u_clock_divider/count[15]_i_3/O
                         net (fo=16, routed)          1.220     7.077    u_clock_divider/count[15]_i_3_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.105     7.182 r  u_clock_divider/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.182    u_clock_divider/count_0[4]
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.344    14.411    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[4]/C
                         clock pessimism              0.225    14.636    
                         clock uncertainty           -0.035    14.600    
    SLICE_X3Y62          FDCE (Setup_fdce_C_D)        0.033    14.633    u_clock_divider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.589ns (23.521%)  route 1.915ns (76.479%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 14.411 - 10.000 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.676    u_clock_divider/CLK
    SLICE_X4Y63          FDCE                                         r  u_clock_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.379     5.055 r  u_clock_divider/count_reg[5]/Q
                         net (fo=2, routed)           0.697     5.751    u_clock_divider/count[5]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.105     5.856 r  u_clock_divider/count[15]_i_3/O
                         net (fo=16, routed)          1.218     7.075    u_clock_divider/count[15]_i_3_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.105     7.180 r  u_clock_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.180    u_clock_divider/count_0[3]
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.344    14.411    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[3]/C
                         clock pessimism              0.225    14.636    
                         clock uncertainty           -0.035    14.600    
    SLICE_X3Y62          FDCE (Setup_fdce_C_D)        0.032    14.632    u_clock_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_clock_divider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.589ns (23.539%)  route 1.913ns (76.461%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 14.411 - 10.000 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.450     4.676    u_clock_divider/CLK
    SLICE_X4Y63          FDCE                                         r  u_clock_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.379     5.055 r  u_clock_divider/count_reg[5]/Q
                         net (fo=2, routed)           0.697     5.751    u_clock_divider/count[5]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.105     5.856 r  u_clock_divider/count[15]_i_3/O
                         net (fo=16, routed)          1.216     7.073    u_clock_divider/count[15]_i_3_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.105     7.178 r  u_clock_divider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.178    u_clock_divider/count_0[2]
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.344    14.411    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[2]/C
                         clock pessimism              0.225    14.636    
                         clock uncertainty           -0.035    14.600    
    SLICE_X3Y62          FDCE (Setup_fdce_C_D)        0.032    14.632    u_clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.477%)  route 0.166ns (47.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.533    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.674 f  u_clock_divider/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.840    u_clock_divider/count[0]
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.042     1.882 r  u_clock_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    u_clock_divider/count_0[0]
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.051    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[0]/C
                         clock pessimism             -0.518     1.533    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.105     1.638    u_clock_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.060%)  route 0.201ns (51.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.532    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  u_clock_divider/clk_out_reg/Q
                         net (fo=24, routed)          0.201     1.874    u_clock_divider/clk_out_reg_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.919 r  u_clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.919    u_clock_divider/clk_out_i_1_n_0
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.048    u_clock_divider/CLK
    SLICE_X4Y62          FDCE                                         r  u_clock_divider/clk_out_reg/C
                         clock pessimism             -0.516     1.532    
    SLICE_X4Y62          FDCE (Hold_fdce_C_D)         0.091     1.623    u_clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.538%)  route 0.226ns (49.462%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.532    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  u_clock_divider/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.790    u_clock_divider/count[12]
    SLICE_X3Y65          LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  u_clock_divider/count[15]_i_5/O
                         net (fo=16, routed)          0.109     1.944    u_clock_divider/count[15]_i_5_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I2_O)        0.045     1.989 r  u_clock_divider/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.989    u_clock_divider/count_0[15]
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.049    u_clock_divider/CLK
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[15]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.092     1.638    u_clock_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.317%)  route 0.268ns (53.683%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.597     1.531    u_clock_divider/CLK
    SLICE_X4Y64          FDCE                                         r  u_clock_divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.672 r  u_clock_divider/count_reg[10]/Q
                         net (fo=2, routed)           0.128     1.800    u_clock_divider/count[10]
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  u_clock_divider/count[15]_i_6/O
                         net (fo=16, routed)          0.140     1.985    u_clock_divider/count[15]_i_6_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  u_clock_divider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.030    u_clock_divider/count_0[9]
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.050    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[9]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.092     1.662    u_clock_divider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.231ns (48.716%)  route 0.243ns (51.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.532    u_clock_divider/CLK
    SLICE_X3Y63          FDCE                                         r  u_clock_divider/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     1.673 f  u_clock_divider/count_reg[6]/Q
                         net (fo=2, routed)           0.142     1.816    u_clock_divider/count[6]
    SLICE_X3Y63          LUT4 (Prop_lut4_I2_O)        0.045     1.861 r  u_clock_divider/count[15]_i_3/O
                         net (fo=16, routed)          0.101     1.961    u_clock_divider/count[15]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.045     2.006 r  u_clock_divider/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.006    u_clock_divider/count_0[8]
    SLICE_X3Y63          FDCE                                         r  u_clock_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.050    u_clock_divider/CLK
    SLICE_X3Y63          FDCE                                         r  u_clock_divider/count_reg[8]/C
                         clock pessimism             -0.518     1.532    
    SLICE_X3Y63          FDCE (Hold_fdce_C_D)         0.092     1.624    u_clock_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.680%)  route 0.323ns (58.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.532    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  u_clock_divider/count_reg[11]/Q
                         net (fo=2, routed)           0.142     1.816    u_clock_divider/count[11]
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.045     1.861 r  u_clock_divider/count[15]_i_6/O
                         net (fo=16, routed)          0.181     2.042    u_clock_divider/count[15]_i_6_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I3_O)        0.045     2.087 r  u_clock_divider/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.087    u_clock_divider/count_0[10]
    SLICE_X4Y64          FDCE                                         r  u_clock_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.867     2.047    u_clock_divider/CLK
    SLICE_X4Y64          FDCE                                         r  u_clock_divider/count_reg[10]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.091     1.658    u_clock_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.231ns (40.948%)  route 0.333ns (59.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.597     1.531    u_clock_divider/CLK
    SLICE_X4Y64          FDCE                                         r  u_clock_divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.672 r  u_clock_divider/count_reg[10]/Q
                         net (fo=2, routed)           0.128     1.800    u_clock_divider/count[10]
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  u_clock_divider/count[15]_i_6/O
                         net (fo=16, routed)          0.205     2.050    u_clock_divider/count[15]_i_6_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I3_O)        0.045     2.095 r  u_clock_divider/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.095    u_clock_divider/count_0[4]
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.051    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[4]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.092     1.663    u_clock_divider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.231ns (43.885%)  route 0.295ns (56.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.533    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.674 f  u_clock_divider/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.840    u_clock_divider/count[0]
    SLICE_X3Y62          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  u_clock_divider/count[15]_i_4/O
                         net (fo=16, routed)          0.130     2.015    u_clock_divider/count[15]_i_4_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.045     2.060 r  u_clock_divider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.060    u_clock_divider/count_0[2]
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.051    u_clock_divider/CLK
    SLICE_X3Y62          FDCE                                         r  u_clock_divider/count_reg[2]/C
                         clock pessimism             -0.518     1.533    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.092     1.625    u_clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.850%)  route 0.349ns (60.150%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.532    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  u_clock_divider/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.790    u_clock_divider/count[12]
    SLICE_X3Y65          LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  u_clock_divider/count[15]_i_5/O
                         net (fo=16, routed)          0.232     2.067    u_clock_divider/count[15]_i_5_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I2_O)        0.045     2.112 r  u_clock_divider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.112    u_clock_divider/count_0[12]
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     2.050    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/C
                         clock pessimism             -0.518     1.532    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.092     1.624    u_clock_divider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_clock_divider/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock_divider/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.818%)  route 0.364ns (61.182%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.532    u_clock_divider/CLK
    SLICE_X3Y64          FDCE                                         r  u_clock_divider/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  u_clock_divider/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.790    u_clock_divider/count[12]
    SLICE_X3Y65          LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  u_clock_divider/count[15]_i_5/O
                         net (fo=16, routed)          0.247     2.082    u_clock_divider/count[15]_i_5_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I2_O)        0.045     2.127 r  u_clock_divider/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.127    u_clock_divider/count_0[14]
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.049    u_clock_divider/CLK
    SLICE_X3Y65          FDCE                                         r  u_clock_divider/count_reg[14]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.092     1.638    u_clock_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y62    u_clock_divider/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y62    u_clock_divider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64    u_clock_divider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64    u_clock_divider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64    u_clock_divider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    u_clock_divider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    u_clock_divider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    u_clock_divider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y62    u_clock_divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    u_clock_divider/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y63    u_clock_divider/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y62    u_clock_divider/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    u_clock_divider/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65    u_clock_divider/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65    u_clock_divider/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65    u_clock_divider/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y62    u_clock_divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    u_clock_divider/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    u_clock_divider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y62    u_clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64    u_clock_divider/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64    u_clock_divider/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y62    u_clock_divider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    u_clock_divider/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    u_clock_divider/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    u_clock_divider/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64    u_clock_divider/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    u_clock_divider/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    u_clock_divider/count_reg[10]/C



