INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Kacper/Documents/SystemyRekonfigurowalne/operations/operations.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Kacper/Documents/SystemyRekonfigurowalne/operations/operations.srcs/sources_1/new/left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Kacper/Documents/SystemyRekonfigurowalne/operations/operations.srcs/sources_1/new/mainmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Kacper/Documents/SystemyRekonfigurowalne/operations/operations.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Kacper/Documents/SystemyRekonfigurowalne/operations/operations.srcs/sources_1/new/right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Kacper/Documents/SystemyRekonfigurowalne/operations/operations.srcs/sim_1/new/tb_mainmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mainmodule
