<stg><name>relu<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,relu_config23></name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer23_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer20_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %store_ln41 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body4:0 %i_17 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4:1 %icmp_ln41 = icmp_eq  i7 %i_17, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4:3 %i_18 = add i7 %i_17, i7 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:4 %br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end14

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.split:85 %store_ln41 = store i7 %i_18, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body4.split:2 %layer20_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer20_out

]]></Node>
<StgValue><ssdm name="layer20_out_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="256">
<![CDATA[
for.body4.split:3 %in_data_data = trunc i256 %layer20_out_read

]]></Node>
<StgValue><ssdm name="in_data_data"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="256">
<![CDATA[
for.body4.split:4 %trunc_ln145_81 = trunc i256 %layer20_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln145_81"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:5 %trunc_ln145_82 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="trunc_ln145_82"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:6 %trunc_ln145_83 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln145_83"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:7 %in_data_data_26 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_data_26"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:8 %trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:9 %in_data_data_27 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_data_27"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:10 %trunc_ln44_9 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 32, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln44_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:11 %in_data_data_28 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_data_28"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:12 %trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 48, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:13 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:14 %trunc_ln145_s = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 64, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:15 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:16 %trunc_ln145_71 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 80, i32 94

]]></Node>
<StgValue><ssdm name="trunc_ln145_71"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:17 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:18 %trunc_ln145_72 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 96, i32 110

]]></Node>
<StgValue><ssdm name="trunc_ln145_72"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:19 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:20 %trunc_ln145_73 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 112, i32 126

]]></Node>
<StgValue><ssdm name="trunc_ln145_73"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:21 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:22 %trunc_ln145_74 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 128, i32 142

]]></Node>
<StgValue><ssdm name="trunc_ln145_74"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:23 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:24 %trunc_ln145_75 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 144, i32 158

]]></Node>
<StgValue><ssdm name="trunc_ln145_75"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:25 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:26 %trunc_ln145_76 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 160, i32 174

]]></Node>
<StgValue><ssdm name="trunc_ln145_76"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:27 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:28 %trunc_ln145_77 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 176, i32 190

]]></Node>
<StgValue><ssdm name="trunc_ln145_77"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:29 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:30 %trunc_ln145_78 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 192, i32 206

]]></Node>
<StgValue><ssdm name="trunc_ln145_78"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:31 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer20_out_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:32 %trunc_ln145_79 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 208, i32 222

]]></Node>
<StgValue><ssdm name="trunc_ln145_79"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:33 %trunc_ln145_80 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 224, i32 238

]]></Node>
<StgValue><ssdm name="trunc_ln145_80"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:34 %trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer20_out_read, i32 240, i32 254

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:35 %icmp_ln1695 = icmp_sgt  i16 %in_data_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:36 %out_data_data = select i1 %icmp_ln1695, i15 %trunc_ln145_81, i15 0

]]></Node>
<StgValue><ssdm name="out_data_data"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:38 %icmp_ln1695_89 = icmp_sgt  i16 %in_data_data_26, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_89"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:39 %out_data_data_22 = select i1 %icmp_ln1695_89, i15 %trunc_ln, i15 0

]]></Node>
<StgValue><ssdm name="out_data_data_22"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:41 %icmp_ln1695_90 = icmp_sgt  i16 %in_data_data_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_90"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:42 %out_data_data_24 = select i1 %icmp_ln1695_90, i15 %trunc_ln44_9, i15 0

]]></Node>
<StgValue><ssdm name="out_data_data_24"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:44 %icmp_ln1695_91 = icmp_sgt  i16 %in_data_data_28, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_91"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:45 %out_data_data_26 = select i1 %icmp_ln1695_91, i15 %trunc_ln44_s, i15 0

]]></Node>
<StgValue><ssdm name="out_data_data_26"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:47 %icmp_ln1695_92 = icmp_sgt  i16 %tmp, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_92"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:48 %select_ln51 = select i1 %icmp_ln1695_92, i15 %trunc_ln145_s, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:50 %icmp_ln1695_93 = icmp_sgt  i16 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_93"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:51 %select_ln51_78 = select i1 %icmp_ln1695_93, i15 %trunc_ln145_71, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_78"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:53 %icmp_ln1695_94 = icmp_sgt  i16 %tmp_67, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_94"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:54 %select_ln51_79 = select i1 %icmp_ln1695_94, i15 %trunc_ln145_72, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_79"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:56 %icmp_ln1695_95 = icmp_sgt  i16 %tmp_68, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_95"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:57 %select_ln51_80 = select i1 %icmp_ln1695_95, i15 %trunc_ln145_73, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_80"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:59 %icmp_ln1695_96 = icmp_sgt  i16 %tmp_69, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_96"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:60 %select_ln51_81 = select i1 %icmp_ln1695_96, i15 %trunc_ln145_74, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_81"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:62 %icmp_ln1695_97 = icmp_sgt  i16 %tmp_70, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_97"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:63 %select_ln51_82 = select i1 %icmp_ln1695_97, i15 %trunc_ln145_75, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_82"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:65 %icmp_ln1695_98 = icmp_sgt  i16 %tmp_71, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_98"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:66 %select_ln51_83 = select i1 %icmp_ln1695_98, i15 %trunc_ln145_76, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_83"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:68 %icmp_ln1695_99 = icmp_sgt  i16 %tmp_72, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_99"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:69 %select_ln51_84 = select i1 %icmp_ln1695_99, i15 %trunc_ln145_77, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_84"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:71 %icmp_ln1695_100 = icmp_sgt  i16 %tmp_73, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_100"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:72 %select_ln51_85 = select i1 %icmp_ln1695_100, i15 %trunc_ln145_78, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_85"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:74 %icmp_ln1695_101 = icmp_sgt  i16 %tmp_74, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_101"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:75 %select_ln51_86 = select i1 %icmp_ln1695_101, i15 %trunc_ln145_79, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_86"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:77 %icmp_ln1695_102 = icmp_sgt  i16 %trunc_ln145_82, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_102"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:78 %select_ln51_87 = select i1 %icmp_ln1695_102, i15 %trunc_ln145_80, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_87"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split:80 %icmp_ln1695_103 = icmp_sgt  i16 %trunc_ln145_83, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_103"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body4.split:81 %select_ln51_88 = select i1 %icmp_ln1695_103, i15 %trunc_ln4, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_88"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
for.end14:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:1 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:37 %zext_ln45 = zext i15 %out_data_data

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:40 %zext_ln45_9 = zext i15 %out_data_data_22

]]></Node>
<StgValue><ssdm name="zext_ln45_9"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:43 %zext_ln45_10 = zext i15 %out_data_data_24

]]></Node>
<StgValue><ssdm name="zext_ln45_10"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:46 %zext_ln45_11 = zext i15 %out_data_data_26

]]></Node>
<StgValue><ssdm name="zext_ln45_11"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:49 %zext_ln1695 = zext i15 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln1695"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:52 %zext_ln1695_75 = zext i15 %select_ln51_78

]]></Node>
<StgValue><ssdm name="zext_ln1695_75"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:55 %zext_ln1695_76 = zext i15 %select_ln51_79

]]></Node>
<StgValue><ssdm name="zext_ln1695_76"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:58 %zext_ln1695_77 = zext i15 %select_ln51_80

]]></Node>
<StgValue><ssdm name="zext_ln1695_77"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:61 %zext_ln1695_78 = zext i15 %select_ln51_81

]]></Node>
<StgValue><ssdm name="zext_ln1695_78"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:64 %zext_ln1695_79 = zext i15 %select_ln51_82

]]></Node>
<StgValue><ssdm name="zext_ln1695_79"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:67 %zext_ln1695_80 = zext i15 %select_ln51_83

]]></Node>
<StgValue><ssdm name="zext_ln1695_80"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:70 %zext_ln1695_81 = zext i15 %select_ln51_84

]]></Node>
<StgValue><ssdm name="zext_ln1695_81"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:73 %zext_ln1695_82 = zext i15 %select_ln51_85

]]></Node>
<StgValue><ssdm name="zext_ln1695_82"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:76 %zext_ln1695_83 = zext i15 %select_ln51_86

]]></Node>
<StgValue><ssdm name="zext_ln1695_83"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="15">
<![CDATA[
for.body4.split:79 %zext_ln1695_84 = zext i15 %select_ln51_87

]]></Node>
<StgValue><ssdm name="zext_ln1695_84"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="255" op_0_bw="255" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
for.body4.split:82 %or_ln174_s = bitconcatenate i255 @_ssdm_op_BitConcatenate.i255.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_88, i16 %zext_ln1695_84, i16 %zext_ln1695_83, i16 %zext_ln1695_82, i16 %zext_ln1695_81, i16 %zext_ln1695_80, i16 %zext_ln1695_79, i16 %zext_ln1695_78, i16 %zext_ln1695_77, i16 %zext_ln1695_76, i16 %zext_ln1695_75, i16 %zext_ln1695, i16 %zext_ln45_11, i16 %zext_ln45_10, i16 %zext_ln45_9, i16 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln174_s"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="256" op_0_bw="255">
<![CDATA[
for.body4.split:83 %zext_ln174 = zext i255 %or_ln174_s

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.body4.split:84 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer23_out, i256 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.body4.split:86 %br_ln41 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
