<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: ネームスペース AlphaISA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li class="current"><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="namespaces.html"><span>ネームスペース一覧</span></a></li>
      <li><a href="namespacemembers.html"><span>ネームスペースメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ネームスペース AlphaISA</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA_1_1Kernel.html">Kernel</a></td></tr>
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaISA.html">AlphaISA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Decoder.html">Decoder</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaFault.html">AlphaFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1MachineCheckFault.html">MachineCheckFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlignmentFault.html">AlignmentFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ResetFault.html">ResetFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ArithmeticFault.html">ArithmeticFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1InterruptFault.html">InterruptFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html">DtbFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1NDtbMissFault.html">NDtbMissFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1PDtbMissFault.html">PDtbMissFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbPageFault.html">DtbPageFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbAcvFault.html">DtbAcvFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html">DtbAlignmentFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbFault.html">ItbFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbPageFault.html">ItbPageFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbAcvFault.html">ItbAcvFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1UnimplementedOpcodeFault.html">UnimplementedOpcodeFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1FloatEnableFault.html">FloatEnableFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1PalFault.html">PalFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1IntegerOverflowFault.html">IntegerOverflowFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html">ISA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html">AlphaLinuxProcess</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A process with emulated Alpha/Linux syscalls.  <a href="classAlphaISA_1_1AlphaLinuxProcess.html#_details">[詳細]</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionAlphaISA_1_1AnyReg.html">AnyReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaTru64Process.html">AlphaTru64Process</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A process with emulated Alpha <a class="el" href="classTru64.html">Tru64</a> syscalls.  <a href="classAlphaISA_1_1AlphaTru64Process.html#_details">[詳細]</a><br/></td></tr>
<tr><td colspan="2"><h2>型定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5c26c9764cc05486454998efadf79833">FaultVect</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0e080577527fb3e9685399f75b5caf15">IntReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06fae4f187c7c94b8b0046dd6802be48">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5834599c0196ce4accda8049e7320621">CCReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aec686c38e40c7f794f1435591c15c275">ExtMachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a><br class="typebreak"/>
&lt; <a class="el" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a13e8c318dd29afdaf79751a072344db8">LargestRead</a></td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470">md_ipr_names</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40">RAW_IPR_ISR</a> =  0x100, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6">RAW_IPR_ITB_TAG</a> =  0x101, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299">RAW_IPR_ITB_PTE</a> =  0x102, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d">RAW_IPR_ITB_ASN</a> =  0x103, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4">RAW_IPR_ITB_PTE_TEMP</a> =  0x104, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357">RAW_IPR_ITB_IA</a> =  0x105, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a">RAW_IPR_ITB_IAP</a> =  0x106, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f">RAW_IPR_ITB_IS</a> =  0x107, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521">RAW_IPR_SIRR</a> =  0x108, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4">RAW_IPR_ASTRR</a> =  0x109, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03">RAW_IPR_ASTER</a> =  0x10a, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2">RAW_IPR_EXC_ADDR</a> =  0x10b, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58">RAW_IPR_EXC_SUM</a> =  0x10c, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590">RAW_IPR_EXC_MASK</a> =  0x10d, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1">RAW_IPR_PAL_BASE</a> =  0x10e, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60">RAW_IPR_ICM</a> =  0x10f, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a">RAW_IPR_IPLR</a> =  0x110, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204">RAW_IPR_INTID</a> =  0x111, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542">RAW_IPR_IFAULT_VA_FORM</a> =  0x112, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426">RAW_IPR_IVPTBR</a> =  0x113, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968">RAW_IPR_HWINT_CLR</a> =  0x115, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4">RAW_IPR_SL_XMIT</a> =  0x116, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c">RAW_IPR_SL_RCV</a> =  0x117, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1">RAW_IPR_ICSR</a> =  0x118, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53">RAW_IPR_IC_FLUSH</a> =  0x119, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3">RAW_IPR_IC_PERR_STAT</a> =  0x11a, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48">RAW_IPR_PMCTR</a> =  0x11c, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937">RAW_IPR_PALtemp0</a> =  0x140, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d">RAW_IPR_PALtemp1</a> =  0x141, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811">RAW_IPR_PALtemp2</a> =  0x142, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015">RAW_IPR_PALtemp3</a> =  0x143, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a">RAW_IPR_PALtemp4</a> =  0x144, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2">RAW_IPR_PALtemp5</a> =  0x145, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972">RAW_IPR_PALtemp6</a> =  0x146, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68">RAW_IPR_PALtemp7</a> =  0x147, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c">RAW_IPR_PALtemp8</a> =  0x148, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa">RAW_IPR_PALtemp9</a> =  0x149, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f">RAW_IPR_PALtemp10</a> =  0x14a, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca">RAW_IPR_PALtemp11</a> =  0x14b, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c">RAW_IPR_PALtemp12</a> =  0x14c, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8">RAW_IPR_PALtemp13</a> =  0x14d, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d">RAW_IPR_PALtemp14</a> =  0x14e, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240">RAW_IPR_PALtemp15</a> =  0x14f, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03">RAW_IPR_PALtemp16</a> =  0x150, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4">RAW_IPR_PALtemp17</a> =  0x151, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068">RAW_IPR_PALtemp18</a> =  0x152, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3">RAW_IPR_PALtemp19</a> =  0x153, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1">RAW_IPR_PALtemp20</a> =  0x154, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6">RAW_IPR_PALtemp21</a> =  0x155, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2">RAW_IPR_PALtemp22</a> =  0x156, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d">RAW_IPR_PALtemp23</a> =  0x157, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633">RAW_IPR_DTB_ASN</a> =  0x200, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a">RAW_IPR_DTB_CM</a> =  0x201, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c">RAW_IPR_DTB_TAG</a> =  0x202, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb">RAW_IPR_DTB_PTE</a> =  0x203, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f">RAW_IPR_DTB_PTE_TEMP</a> =  0x204, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d">RAW_IPR_MM_STAT</a> =  0x205, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844">RAW_IPR_VA</a> =  0x206, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743">RAW_IPR_VA_FORM</a> =  0x207, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4">RAW_IPR_MVPTBR</a> =  0x208, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf">RAW_IPR_DTB_IAP</a> =  0x209, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807">RAW_IPR_DTB_IA</a> =  0x20a, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631">RAW_IPR_DTB_IS</a> =  0x20b, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79">RAW_IPR_ALT_MODE</a> =  0x20c, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68">RAW_IPR_CC</a> =  0x20d, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8">RAW_IPR_CC_CTL</a> =  0x20e, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed">RAW_IPR_MCSR</a> =  0x20f, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18">RAW_IPR_DC_FLUSH</a> =  0x210, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959">RAW_IPR_DC_PERR_STAT</a> =  0x212, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a">RAW_IPR_DC_TEST_CTL</a> =  0x213, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9">RAW_IPR_DC_TEST_TAG</a> =  0x214, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d">RAW_IPR_DC_TEST_TAG_TEMP</a> =  0x215, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222">RAW_IPR_DC_MODE</a> =  0x216, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a">RAW_IPR_MAF_MODE</a> =  0x217, 
<a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14">MaxInternalProcRegs</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61">MiscRegIpr</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010">MinWriteOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f">IPR_HWINT_CLR</a> =  MinWriteOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d">IPR_SL_XMIT</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49">IPR_DC_FLUSH</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b">IPR_IC_FLUSH</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07">IPR_ALT_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48">IPR_DTB_IA</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a">IPR_DTB_IAP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f">IPR_ITB_IA</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2">MaxWriteOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec">IPR_ITB_IAP</a> =  MaxWriteOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653">MinReadOnlyIpr</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee">IPR_INTID</a> =  MinReadOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607">IPR_SL_RCV</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2">IPR_MM_STAT</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138">IPR_ITB_PTE_TEMP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352">MaxReadOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207">IPR_DTB_PTE_TEMP</a> =  MaxReadOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a">IPR_ISR</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6">IPR_ITB_TAG</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9">IPR_ITB_PTE</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767">IPR_ITB_ASN</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e">IPR_ITB_IS</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb">IPR_SIRR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32">IPR_ASTRR</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548">IPR_ASTER</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da">IPR_EXC_ADDR</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449">IPR_EXC_SUM</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae">IPR_EXC_MASK</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4">IPR_PAL_BASE</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be">IPR_ICM</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c">IPR_IPLR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567">IPR_IFAULT_VA_FORM</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e">IPR_IVPTBR</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143">IPR_ICSR</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1">IPR_IC_PERR_STAT</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539">IPR_PMCTR</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874">IPR_PALtemp0</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62">IPR_PALtemp1</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268">IPR_PALtemp2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d">IPR_PALtemp3</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067">IPR_PALtemp4</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625">IPR_PALtemp5</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67">IPR_PALtemp6</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b">IPR_PALtemp7</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5">IPR_PALtemp8</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62">IPR_PALtemp9</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4">IPR_PALtemp10</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8">IPR_PALtemp11</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb">IPR_PALtemp12</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6">IPR_PALtemp13</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0">IPR_PALtemp14</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56">IPR_PALtemp15</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0">IPR_PALtemp16</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097">IPR_PALtemp17</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55">IPR_PALtemp18</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79">IPR_PALtemp19</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd">IPR_PALtemp20</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35">IPR_PALtemp21</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5">IPR_PALtemp22</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039">IPR_PALtemp23</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9">IPR_DTB_TAG</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09">IPR_DTB_PTE</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812">IPR_VA</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739">IPR_VA_FORM</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c">IPR_MVPTBR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b">IPR_DTB_IS</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4">IPR_CC</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a">IPR_CC_CTL</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3">IPR_MCSR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd">IPR_DC_PERR_STAT</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f">IPR_DC_TEST_CTL</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178">IPR_DC_TEST_TAG</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11">IPR_DC_TEST_TAG_TEMP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d">IPR_DC_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623">IPR_MAF_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558c">InterruptLevels</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf">INTLEVEL_SOFTWARE_MIN</a> =  4, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0">INTLEVEL_SOFTWARE_MAX</a> =  19, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69">INTLEVEL_EXTERNAL_MIN</a> =  20, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9">INTLEVEL_EXTERNAL_MAX</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28">INTLEVEL_IRQ0</a> =  20, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">INTLEVEL_IRQ1</a> =  21, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85">INTINDEX_ETHERNET</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947">INTINDEX_SCSI</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e">INTLEVEL_IRQ2</a> =  22, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6">INTLEVEL_IRQ3</a> =  23, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57">INTLEVEL_SERIAL</a> =  33, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a> =  INTLEVEL_EXTERNAL_MAX
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0">mode_kernel</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2">mode_executive</a> =  1, 
<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1">mode_supervisor</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972">mode_user</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b">mode_number</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2">LogVMPageSize</a> =  13, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83">VMPageSize</a> =  (1 &lt;&lt; LogVMPageSize), 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698">BranchPredAddrShiftAmt</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5">MachineBytes</a> =  8, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be">WordBytes</a> =  4, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11">HalfwordBytes</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65">ByteBytes</a> =  1
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489">MISCREG_FPCR</a> =  NumInternalProcRegs, 
<a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991">MISCREG_UNIQ</a>, 
<a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>, 
<a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442">MISCREG_INTR</a>, 
<a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a">NUM_MISCREGS</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827e">DependenceTags</a> { <a class="el" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">FP_Reg_Base</a> =  NumIntRegs, 
<a class="el" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">CC_Reg_Base</a> =  FP_Reg_Base + NumFloatRegs, 
<a class="el" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">Misc_Reg_Base</a> =  CC_Reg_Base + NumCCRegs, 
<a class="el" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151">Max_Reg_Index</a> =  Misc_Reg_Base + NumMiscRegs + NumInternalProcRegs
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#afe61b52ff986be7551c135c76c5158ed">annotes</a> { <a class="el" href="namespaceAlphaISA.html#afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77">ANNOTE_NONE</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244">ITOUCH_ANNOTE</a> =  0xffffffff
 }</td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aded557a1e716c6f849b0e0b05fc77676">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class CPU &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac1e586c013057b642701d473139aa444">zeroRegisters</a> (CPU *cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a69ad890f318cd923f9a65897a06cbf50">initIPRs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42c226b069903e985920fe085c8d7a81">copyIprs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">VAddrImpl</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">VAddrVPN</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">VAddrOffset</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">VAddrSpaceEV5</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">Phys2K0Seg</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">MCSR_SP</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">ICSR_SDE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">ICSR_SPE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">ICSR_FPE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a> (<a class="el" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a> (<a class="el" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abc1bf54037f3c4812019fa985607bbd2">initializeIprTable</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa3cf21b4a9cdea68799e13e18f44d3d4">IprIsWritable</a> (int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7d31db1cc7ca61db4f288b9e525922e1">IprIsReadable</a> (int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aef30743e4d38e3498eb69d368026c8f8">decodeInst</a> (<a class="el" href="namespaceAlphaISA.html#aec686c38e40c7f794f1435591c15c275">ExtMachInst</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aae6ad66df5dfd5de14b36293aaf2e7f1">handleLockedSnoop</a> (XC *xc, <a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> cacheBlockMask)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">handleLockedRead</a> (XC *xc, <a class="el" href="classRequest.html">Request</a> *req)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a300fd7902bc6b2f2407c79f776d92ee8">handleLockedSnoopHit</a> (XC *xc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1087208351cf56657581daf8f2f918c8">handleLockedWrite</a> (XC *xc, <a class="el" href="classRequest.html">Request</a> *req, <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> cacheBlockMask)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9f62368d1287f246b4026dfb6206bc4d">getVirtProcNum</a> (TC *tc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7956606c6fe17700d24242789ae5002c">getTargetThread</a> (TC *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3f9560369e934be05b1dd8f23fbd6104">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool fp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aaeffcccf262b0dbd3cbcc8b4cef41168">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42833096094e5ff0f2de948bf8e5965c">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2624d7d8bac3eb03de2eb6e83903c208">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">buildRetPC</a> (const <a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;curPC, const <a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;callPC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae69d09a8a385eb3239db7d28788f9f3f">zeroRegisters</a> (TC *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">PteAddr</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">IsUSeg</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">IsK0Seg</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">K0Seg2Phys</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">IsK1Seg</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">TruncPage</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">RoundPage</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">advancePC</a> (<a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;pc, const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3a06f643871ad1e52bbf9892022e1ff8">kernel_pte_lookup</a> (<a class="el" href="classPortProxy.html">PortProxy</a> &amp;mem, <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> ptbr, <a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3828815371ad2b0a1be60abdcb405cf9">vtophys</a> (<a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af1014ad6d87b8a97e9d660234574a565">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> addr)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a21fbc55471b0f0ca756a8ff20c86926a">break_ipl</a> = -1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab71cf3e85f86b7f2ed5572f2c4c04129">AsnMask</a> = ULL(0xff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5ce0fab4a9e923e190218b6d12207a9d">VAddrImplBits</a> = 43</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a5ce0fab4a9e923e190218b6d12207a9d">VAddrImplBits</a>) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abf1ec857b893186376e563b0da26ec1b">VAddrUnImplMask</a> = ~<a class="el" href="namespaceAlphaISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a> = 44</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a>) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac10235dc75b856834b31439d8e250374">PAddrUncachedBit39</a> = ULL(0x8000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a49418c464b9c2fec6cdcbd0bc558d14c">PAddrUncachedBit40</a> = ULL(0x10000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac252afca5e58f1a1873328793f69804c">PAddrUncachedBit43</a> = ULL(0x80000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0560c6f813b1ab48a8790c503feb1158">PAddrUncachedMask</a> = ULL(0x807ffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4b5e389d1116e4dbfd4d9c3e918d87cf">MM_STAT_BAD_VA_MASK</a> = ULL(0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad307c833a813184d15a18a5063358916">MM_STAT_DTB_MISS_MASK</a> = ULL(0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0bd71744e6a29780f244bc897291ca57">MM_STAT_FONW_MASK</a> = ULL(0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aab1a75bed1961a122e6bb731b866cf27">MM_STAT_FONR_MASK</a> = ULL(0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a> = ULL(0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> = ULL(0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a472839c7f0afafca3f4e2d5dd2179ab2">PalBase</a> = 0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abc996cfd68e764265e505f2904723667">PalMax</a> = 0x10000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470">md_ipr_names</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a85596e9220b88ac7b8d5045e67e0c8d9">MiscRegIndexToIpr</a> [NumInternalProcRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8e41b21abec90c022e4c8c9f8b7a1e2e">IprToMiscRegIndex</a> [MaxInternalProcRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#acd1e88c82c4d48223a490f4d235ced74">PageMask</a> = ~(<a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a51e1064f1269394dc26702651be5061f">PageOffset</a> = <a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a> = <a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> - <a class="el" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a> = <a class="el" href="namespaceAlphaISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> = ULL(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a> = ULL(0x000003ffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a> = ULL(0xfffffc0000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#acc102ef1fcdb799119ec7b33af4198f0">K0SegEnd</a> = ULL(0xfffffdffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af3e520006557877e41eafa56b43b35b8">K1SegBase</a> = ULL(0xfffffe0000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1c845959a4414a849c86e1064d650fc7">K1SegEnd</a> = ULL(0xffffffffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#aec686c38e40c7f794f1435591c15c275">ExtMachInst</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8d1e39e0ea757dcc9725c6ccd81dd4c4">NoopMachInst</a> = 0x2ffe0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">HasUnalignedMemAcc</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9faf3aac879cfa867d4ae15d4119c45e">CurThreadInfoImplemented</a> = true</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7e5bf2f33f34327efc1eeccbb0c1141f">CurThreadInfoReg</a> = AlphaISA::IPR_PALtemp23</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a47db6c8581feb5d9094784b480156f0b">MaxMiscDestRegs</a> = AlphaISAInst::MaxMiscDestRegs + 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">ZeroReg</a> = 31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a344fcaf70f4d9d6fe84dc5eda59e49eb">StackPointerReg</a> = 30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a569ad17fb9f0eb70ebdb6f8b1c1ab5ce">GlobalPointerReg</a> = 29</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a918dcb458d920fe32f90d942585cc4e5">ProcedureValueReg</a> = 27</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac35e74d63805165abcadf5e48ba17caf">ReturnAddressReg</a> = 26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5aa17c403dc1152a73ef61c17f4e02cf">ReturnValueReg</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3bd8c9c7538a065181e1e54fea758ada">FramePointerReg</a> = 15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a208b182e71958af642826cde032dcd60">SyscallNumReg</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4ea7a0e850916ddcb5d2b77078e3e0c7">FirstArgumentReg</a> = 16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6b71a09200f90f7292045d3560f10dad">SyscallPseudoReturnReg</a> = 20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6c8c50158f99f454a2f011a1806f76c2">SyscallSuccessReg</a> = 19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a405c0abe85dc0da846c120e3b31f375c">NumIntArchRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a28eb16586861c2678813557695525732">NumPALShadowRegs</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9ec947def3616ab9415089776195fa09">NumFloatArchRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a> = <a class="el" href="namespaceAlphaISA.html#a405c0abe85dc0da846c120e3b31f375c">NumIntArchRegs</a> + <a class="el" href="namespaceAlphaISA.html#a28eb16586861c2678813557695525732">NumPALShadowRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a> = <a class="el" href="namespaceAlphaISA.html#a9ec947def3616ab9415089776195fa09">NumFloatArchRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a> = NUM_MISCREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a578a3508d56f10e933ba9559e2cf907c">TotalNumRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a29caebb462e412f2fced9b28d889cbde">reg_redir</a> [<a class="el" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>]</td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a5834599c0196ce4accda8049e7320621"></a><!-- doxytag: member="AlphaISA::CCReg" ref="a5834599c0196ce4accda8049e7320621" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="namespaceAlphaISA.html#a5834599c0196ce4accda8049e7320621">CCReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aec686c38e40c7f794f1435591c15c275"></a><!-- doxytag: member="AlphaISA::ExtMachInst" ref="aec686c38e40c7f794f1435591c15c275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#aec686c38e40c7f794f1435591c15c275">ExtMachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c26c9764cc05486454998efadf79833"></a><!-- doxytag: member="AlphaISA::FaultVect" ref="a5c26c9764cc05486454998efadf79833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="classm5_1_1params_1_1Addr.html">FaultVect</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a06fae4f187c7c94b8b0046dd6802be48"></a><!-- doxytag: member="AlphaISA::FloatReg" ref="a06fae4f187c7c94b8b0046dd6802be48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef double <a class="el" href="namespaceAlphaISA.html#a06fae4f187c7c94b8b0046dd6802be48">FloatReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6905e424d12491fe126e1a22a9c8d655"></a><!-- doxytag: member="AlphaISA::FloatRegBits" ref="a6905e424d12491fe126e1a22a9c8d655" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">FloatRegBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e080577527fb3e9685399f75b5caf15"></a><!-- doxytag: member="AlphaISA::IntReg" ref="a0e080577527fb3e9685399f75b5caf15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a0e080577527fb3e9685399f75b5caf15">IntReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13e8c318dd29afdaf79751a072344db8"></a><!-- doxytag: member="AlphaISA::LargestRead" ref="a13e8c318dd29afdaf79751a072344db8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a13e8c318dd29afdaf79751a072344db8">LargestRead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a301c22ea09fa33dcfe6ddf22f203699c"></a><!-- doxytag: member="AlphaISA::MachInst" ref="a301c22ea09fa33dcfe6ddf22f203699c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa16539aa6584fd12f7d6fa868f75b4de"></a><!-- doxytag: member="AlphaISA::MiscReg" ref="aa16539aa6584fd12f7d6fa868f75b4de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af780de49982ecf691215cac9b9dfc615"></a><!-- doxytag: member="AlphaISA::PCState" ref="af780de49982ecf691215cac9b9dfc615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a>&lt;<a class="el" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>&gt; <a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c4e98d2e6a11a837bf9ccd20dd32f8a"></a><!-- doxytag: member="AlphaISA::RegIndex" ref="a1c4e98d2e6a11a837bf9ccd20dd32f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55b"></a><!-- doxytag: member="AlphaISA::@0" ref="a06fc87d81c62e9abb8790b6e5713c55b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2"></a><!-- doxytag: member="LogVMPageSize" ref="a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2" args="" -->LogVMPageSize</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83"></a><!-- doxytag: member="VMPageSize" ref="a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83" args="" -->VMPageSize</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698"></a><!-- doxytag: member="BranchPredAddrShiftAmt" ref="a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698" args="" -->BranchPredAddrShiftAmt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5"></a><!-- doxytag: member="MachineBytes" ref="a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5" args="" -->MachineBytes</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be"></a><!-- doxytag: member="WordBytes" ref="a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be" args="" -->WordBytes</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11"></a><!-- doxytag: member="HalfwordBytes" ref="a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11" args="" -->HalfwordBytes</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65"></a><!-- doxytag: member="ByteBytes" ref="a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65" args="" -->ByteBytes</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00114"></a>00114      {
<a name="l00115"></a>00115     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2">LogVMPageSize</a> = 13,       <span class="comment">// 8K bytes</span>
<a name="l00116"></a>00116     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83">VMPageSize</a> = (1 &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2">LogVMPageSize</a>),
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698">BranchPredAddrShiftAmt</a> = 2, <span class="comment">// instructions are 4-byte aligned</span>
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5">MachineBytes</a> = 8,
<a name="l00121"></a>00121     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be">WordBytes</a> = 4,
<a name="l00122"></a>00122     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11">HalfwordBytes</a> = 2,
<a name="l00123"></a>00123     <a class="code" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65">ByteBytes</a> = 1
<a name="l00124"></a>00124 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="afe61b52ff986be7551c135c76c5158ed"></a><!-- doxytag: member="AlphaISA::annotes" ref="afe61b52ff986be7551c135c76c5158ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#afe61b52ff986be7551c135c76c5158ed">annotes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77"></a><!-- doxytag: member="ANNOTE_NONE" ref="afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77" args="" -->ANNOTE_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244"></a><!-- doxytag: member="ITOUCH_ANNOTE" ref="afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244" args="" -->ITOUCH_ANNOTE</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00048"></a>00048 {
<a name="l00049"></a>00049     <a class="code" href="namespaceAlphaISA.html#afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77">ANNOTE_NONE</a> = 0,
<a name="l00050"></a>00050     <span class="comment">// An impossible number for instruction annotations</span>
<a name="l00051"></a>00051     <a class="code" href="namespaceAlphaISA.html#afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244">ITOUCH_ANNOTE</a> = 0xffffffff
<a name="l00052"></a>00052 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4720195f4575f008ac78181d27db827e"></a><!-- doxytag: member="AlphaISA::DependenceTags" ref="a4720195f4575f008ac78181d27db827e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827e">DependenceTags</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4"></a><!-- doxytag: member="FP_Reg_Base" ref="a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4" args="" -->FP_Reg_Base</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322"></a><!-- doxytag: member="CC_Reg_Base" ref="a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322" args="" -->CC_Reg_Base</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803"></a><!-- doxytag: member="Misc_Reg_Base" ref="a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803" args="" -->Misc_Reg_Base</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151"></a><!-- doxytag: member="Max_Reg_Index" ref="a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151" args="" -->Max_Reg_Index</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00104"></a>00104                     {
<a name="l00105"></a>00105     <span class="comment">// 0..31 are the integer regs 0..31</span>
<a name="l00106"></a>00106     <span class="comment">// 32..63 are the FP regs 0..31, i.e. use (reg + FP_Reg_Base)</span>
<a name="l00107"></a>00107     <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">FP_Reg_Base</a> = <a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>,
<a name="l00108"></a>00108     <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">CC_Reg_Base</a> = <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">FP_Reg_Base</a> + <a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a>,
<a name="l00109"></a>00109     <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">Misc_Reg_Base</a> = CC_Reg_Base + <a class="code" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a>, <span class="comment">// NumCCRegs == 0</span>
<a name="l00110"></a>00110     <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151">Max_Reg_Index</a> = Misc_Reg_Base + <a class="code" href="namespaceAlphaISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a> + <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>
<a name="l00111"></a>00111 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558c"></a><!-- doxytag: member="AlphaISA::InterruptLevels" ref="aa201d1f9b8ac67b80bdf6c08f370558c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558c">InterruptLevels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf"></a><!-- doxytag: member="INTLEVEL_SOFTWARE_MIN" ref="aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf" args="" -->INTLEVEL_SOFTWARE_MIN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0"></a><!-- doxytag: member="INTLEVEL_SOFTWARE_MAX" ref="aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0" args="" -->INTLEVEL_SOFTWARE_MAX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69"></a><!-- doxytag: member="INTLEVEL_EXTERNAL_MIN" ref="aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69" args="" -->INTLEVEL_EXTERNAL_MIN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9"></a><!-- doxytag: member="INTLEVEL_EXTERNAL_MAX" ref="aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9" args="" -->INTLEVEL_EXTERNAL_MAX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28"></a><!-- doxytag: member="INTLEVEL_IRQ0" ref="aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28" args="" -->INTLEVEL_IRQ0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6"></a><!-- doxytag: member="INTLEVEL_IRQ1" ref="aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6" args="" -->INTLEVEL_IRQ1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85"></a><!-- doxytag: member="INTINDEX_ETHERNET" ref="aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85" args="" -->INTINDEX_ETHERNET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947"></a><!-- doxytag: member="INTINDEX_SCSI" ref="aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947" args="" -->INTINDEX_SCSI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e"></a><!-- doxytag: member="INTLEVEL_IRQ2" ref="aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e" args="" -->INTLEVEL_IRQ2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6"></a><!-- doxytag: member="INTLEVEL_IRQ3" ref="aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6" args="" -->INTLEVEL_IRQ3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57"></a><!-- doxytag: member="INTLEVEL_SERIAL" ref="aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57" args="" -->INTLEVEL_SERIAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634"></a><!-- doxytag: member="NumInterruptLevels" ref="aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634" args="" -->NumInterruptLevels</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf">INTLEVEL_SOFTWARE_MIN</a> = 4,
<a name="l00085"></a>00085     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0">INTLEVEL_SOFTWARE_MAX</a> = 19,
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69">INTLEVEL_EXTERNAL_MIN</a> = 20,
<a name="l00088"></a>00088     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9">INTLEVEL_EXTERNAL_MAX</a> = 34,
<a name="l00089"></a>00089 
<a name="l00090"></a>00090     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28">INTLEVEL_IRQ0</a> = 20,
<a name="l00091"></a>00091     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">INTLEVEL_IRQ1</a> = 21,
<a name="l00092"></a>00092     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85">INTINDEX_ETHERNET</a> = 0,
<a name="l00093"></a>00093     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947">INTINDEX_SCSI</a> = 1,
<a name="l00094"></a>00094     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e">INTLEVEL_IRQ2</a> = 22,
<a name="l00095"></a>00095     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6">INTLEVEL_IRQ3</a> = 23,
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57">INTLEVEL_SERIAL</a> = 33,
<a name="l00098"></a>00098 
<a name="l00099"></a>00099     <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a> = <a class="code" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9">INTLEVEL_EXTERNAL_MAX</a>
<a name="l00100"></a>00100 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a0cd208652efde0d49b6a875aea151470"></a><!-- doxytag: member="AlphaISA::md_ipr_names" ref="a0cd208652efde0d49b6a875aea151470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470">md_ipr_names</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40"></a><!-- doxytag: member="RAW_IPR_ISR" ref="a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40" args="" -->RAW_IPR_ISR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6"></a><!-- doxytag: member="RAW_IPR_ITB_TAG" ref="a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6" args="" -->RAW_IPR_ITB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299"></a><!-- doxytag: member="RAW_IPR_ITB_PTE" ref="a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299" args="" -->RAW_IPR_ITB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d"></a><!-- doxytag: member="RAW_IPR_ITB_ASN" ref="a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d" args="" -->RAW_IPR_ITB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4"></a><!-- doxytag: member="RAW_IPR_ITB_PTE_TEMP" ref="a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4" args="" -->RAW_IPR_ITB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357"></a><!-- doxytag: member="RAW_IPR_ITB_IA" ref="a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357" args="" -->RAW_IPR_ITB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a"></a><!-- doxytag: member="RAW_IPR_ITB_IAP" ref="a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a" args="" -->RAW_IPR_ITB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f"></a><!-- doxytag: member="RAW_IPR_ITB_IS" ref="a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f" args="" -->RAW_IPR_ITB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521"></a><!-- doxytag: member="RAW_IPR_SIRR" ref="a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521" args="" -->RAW_IPR_SIRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4"></a><!-- doxytag: member="RAW_IPR_ASTRR" ref="a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4" args="" -->RAW_IPR_ASTRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03"></a><!-- doxytag: member="RAW_IPR_ASTER" ref="a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03" args="" -->RAW_IPR_ASTER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2"></a><!-- doxytag: member="RAW_IPR_EXC_ADDR" ref="a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2" args="" -->RAW_IPR_EXC_ADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58"></a><!-- doxytag: member="RAW_IPR_EXC_SUM" ref="a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58" args="" -->RAW_IPR_EXC_SUM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590"></a><!-- doxytag: member="RAW_IPR_EXC_MASK" ref="a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590" args="" -->RAW_IPR_EXC_MASK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1"></a><!-- doxytag: member="RAW_IPR_PAL_BASE" ref="a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1" args="" -->RAW_IPR_PAL_BASE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60"></a><!-- doxytag: member="RAW_IPR_ICM" ref="a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60" args="" -->RAW_IPR_ICM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a"></a><!-- doxytag: member="RAW_IPR_IPLR" ref="a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a" args="" -->RAW_IPR_IPLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204"></a><!-- doxytag: member="RAW_IPR_INTID" ref="a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204" args="" -->RAW_IPR_INTID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542"></a><!-- doxytag: member="RAW_IPR_IFAULT_VA_FORM" ref="a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542" args="" -->RAW_IPR_IFAULT_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426"></a><!-- doxytag: member="RAW_IPR_IVPTBR" ref="a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426" args="" -->RAW_IPR_IVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968"></a><!-- doxytag: member="RAW_IPR_HWINT_CLR" ref="a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968" args="" -->RAW_IPR_HWINT_CLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4"></a><!-- doxytag: member="RAW_IPR_SL_XMIT" ref="a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4" args="" -->RAW_IPR_SL_XMIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c"></a><!-- doxytag: member="RAW_IPR_SL_RCV" ref="a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c" args="" -->RAW_IPR_SL_RCV</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1"></a><!-- doxytag: member="RAW_IPR_ICSR" ref="a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1" args="" -->RAW_IPR_ICSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53"></a><!-- doxytag: member="RAW_IPR_IC_FLUSH" ref="a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53" args="" -->RAW_IPR_IC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3"></a><!-- doxytag: member="RAW_IPR_IC_PERR_STAT" ref="a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3" args="" -->RAW_IPR_IC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48"></a><!-- doxytag: member="RAW_IPR_PMCTR" ref="a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48" args="" -->RAW_IPR_PMCTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937"></a><!-- doxytag: member="RAW_IPR_PALtemp0" ref="a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937" args="" -->RAW_IPR_PALtemp0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d"></a><!-- doxytag: member="RAW_IPR_PALtemp1" ref="a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d" args="" -->RAW_IPR_PALtemp1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811"></a><!-- doxytag: member="RAW_IPR_PALtemp2" ref="a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811" args="" -->RAW_IPR_PALtemp2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015"></a><!-- doxytag: member="RAW_IPR_PALtemp3" ref="a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015" args="" -->RAW_IPR_PALtemp3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a"></a><!-- doxytag: member="RAW_IPR_PALtemp4" ref="a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a" args="" -->RAW_IPR_PALtemp4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2"></a><!-- doxytag: member="RAW_IPR_PALtemp5" ref="a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2" args="" -->RAW_IPR_PALtemp5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972"></a><!-- doxytag: member="RAW_IPR_PALtemp6" ref="a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972" args="" -->RAW_IPR_PALtemp6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68"></a><!-- doxytag: member="RAW_IPR_PALtemp7" ref="a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68" args="" -->RAW_IPR_PALtemp7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c"></a><!-- doxytag: member="RAW_IPR_PALtemp8" ref="a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c" args="" -->RAW_IPR_PALtemp8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa"></a><!-- doxytag: member="RAW_IPR_PALtemp9" ref="a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa" args="" -->RAW_IPR_PALtemp9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f"></a><!-- doxytag: member="RAW_IPR_PALtemp10" ref="a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f" args="" -->RAW_IPR_PALtemp10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca"></a><!-- doxytag: member="RAW_IPR_PALtemp11" ref="a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca" args="" -->RAW_IPR_PALtemp11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c"></a><!-- doxytag: member="RAW_IPR_PALtemp12" ref="a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c" args="" -->RAW_IPR_PALtemp12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8"></a><!-- doxytag: member="RAW_IPR_PALtemp13" ref="a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8" args="" -->RAW_IPR_PALtemp13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d"></a><!-- doxytag: member="RAW_IPR_PALtemp14" ref="a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d" args="" -->RAW_IPR_PALtemp14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240"></a><!-- doxytag: member="RAW_IPR_PALtemp15" ref="a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240" args="" -->RAW_IPR_PALtemp15</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03"></a><!-- doxytag: member="RAW_IPR_PALtemp16" ref="a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03" args="" -->RAW_IPR_PALtemp16</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4"></a><!-- doxytag: member="RAW_IPR_PALtemp17" ref="a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4" args="" -->RAW_IPR_PALtemp17</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068"></a><!-- doxytag: member="RAW_IPR_PALtemp18" ref="a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068" args="" -->RAW_IPR_PALtemp18</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3"></a><!-- doxytag: member="RAW_IPR_PALtemp19" ref="a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3" args="" -->RAW_IPR_PALtemp19</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1"></a><!-- doxytag: member="RAW_IPR_PALtemp20" ref="a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1" args="" -->RAW_IPR_PALtemp20</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6"></a><!-- doxytag: member="RAW_IPR_PALtemp21" ref="a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6" args="" -->RAW_IPR_PALtemp21</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2"></a><!-- doxytag: member="RAW_IPR_PALtemp22" ref="a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2" args="" -->RAW_IPR_PALtemp22</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d"></a><!-- doxytag: member="RAW_IPR_PALtemp23" ref="a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d" args="" -->RAW_IPR_PALtemp23</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633"></a><!-- doxytag: member="RAW_IPR_DTB_ASN" ref="a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633" args="" -->RAW_IPR_DTB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a"></a><!-- doxytag: member="RAW_IPR_DTB_CM" ref="a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a" args="" -->RAW_IPR_DTB_CM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c"></a><!-- doxytag: member="RAW_IPR_DTB_TAG" ref="a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c" args="" -->RAW_IPR_DTB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb"></a><!-- doxytag: member="RAW_IPR_DTB_PTE" ref="a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb" args="" -->RAW_IPR_DTB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f"></a><!-- doxytag: member="RAW_IPR_DTB_PTE_TEMP" ref="a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f" args="" -->RAW_IPR_DTB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d"></a><!-- doxytag: member="RAW_IPR_MM_STAT" ref="a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d" args="" -->RAW_IPR_MM_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844"></a><!-- doxytag: member="RAW_IPR_VA" ref="a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844" args="" -->RAW_IPR_VA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743"></a><!-- doxytag: member="RAW_IPR_VA_FORM" ref="a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743" args="" -->RAW_IPR_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4"></a><!-- doxytag: member="RAW_IPR_MVPTBR" ref="a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4" args="" -->RAW_IPR_MVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf"></a><!-- doxytag: member="RAW_IPR_DTB_IAP" ref="a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf" args="" -->RAW_IPR_DTB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807"></a><!-- doxytag: member="RAW_IPR_DTB_IA" ref="a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807" args="" -->RAW_IPR_DTB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631"></a><!-- doxytag: member="RAW_IPR_DTB_IS" ref="a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631" args="" -->RAW_IPR_DTB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79"></a><!-- doxytag: member="RAW_IPR_ALT_MODE" ref="a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79" args="" -->RAW_IPR_ALT_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68"></a><!-- doxytag: member="RAW_IPR_CC" ref="a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68" args="" -->RAW_IPR_CC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8"></a><!-- doxytag: member="RAW_IPR_CC_CTL" ref="a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8" args="" -->RAW_IPR_CC_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed"></a><!-- doxytag: member="RAW_IPR_MCSR" ref="a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed" args="" -->RAW_IPR_MCSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18"></a><!-- doxytag: member="RAW_IPR_DC_FLUSH" ref="a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18" args="" -->RAW_IPR_DC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959"></a><!-- doxytag: member="RAW_IPR_DC_PERR_STAT" ref="a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959" args="" -->RAW_IPR_DC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a"></a><!-- doxytag: member="RAW_IPR_DC_TEST_CTL" ref="a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a" args="" -->RAW_IPR_DC_TEST_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9"></a><!-- doxytag: member="RAW_IPR_DC_TEST_TAG" ref="a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9" args="" -->RAW_IPR_DC_TEST_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d"></a><!-- doxytag: member="RAW_IPR_DC_TEST_TAG_TEMP" ref="a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d" args="" -->RAW_IPR_DC_TEST_TAG_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222"></a><!-- doxytag: member="RAW_IPR_DC_MODE" ref="a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222" args="" -->RAW_IPR_DC_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a"></a><!-- doxytag: member="RAW_IPR_MAF_MODE" ref="a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a" args="" -->RAW_IPR_MAF_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14"></a><!-- doxytag: member="MaxInternalProcRegs" ref="a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14" args="" -->MaxInternalProcRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00041"></a>00041                   {
<a name="l00042"></a>00042     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40">RAW_IPR_ISR</a> = 0x100,            <span class="comment">// interrupt summary</span>
<a name="l00043"></a>00043     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6">RAW_IPR_ITB_TAG</a> = 0x101,        <span class="comment">// ITLB tag</span>
<a name="l00044"></a>00044     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299">RAW_IPR_ITB_PTE</a> = 0x102,        <span class="comment">// ITLB page table entry</span>
<a name="l00045"></a>00045     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d">RAW_IPR_ITB_ASN</a> = 0x103,        <span class="comment">// ITLB address space</span>
<a name="l00046"></a>00046     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4">RAW_IPR_ITB_PTE_TEMP</a> = 0x104,   <span class="comment">// ITLB page table entry temp</span>
<a name="l00047"></a>00047     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357">RAW_IPR_ITB_IA</a> = 0x105,         <span class="comment">// ITLB invalidate all</span>
<a name="l00048"></a>00048     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a">RAW_IPR_ITB_IAP</a> = 0x106,        <span class="comment">// ITLB invalidate all process</span>
<a name="l00049"></a>00049     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f">RAW_IPR_ITB_IS</a> = 0x107,         <span class="comment">// ITLB invalidate select</span>
<a name="l00050"></a>00050     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521">RAW_IPR_SIRR</a> = 0x108,           <span class="comment">// software interrupt request</span>
<a name="l00051"></a>00051     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4">RAW_IPR_ASTRR</a> = 0x109,          <span class="comment">// asynchronous system trap request</span>
<a name="l00052"></a>00052     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03">RAW_IPR_ASTER</a> = 0x10a,          <span class="comment">// asynchronous system trap enable</span>
<a name="l00053"></a>00053     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2">RAW_IPR_EXC_ADDR</a> = 0x10b,       <span class="comment">// exception address</span>
<a name="l00054"></a>00054     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58">RAW_IPR_EXC_SUM</a> = 0x10c,        <span class="comment">// exception summary</span>
<a name="l00055"></a>00055     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590">RAW_IPR_EXC_MASK</a> = 0x10d,       <span class="comment">// exception mask</span>
<a name="l00056"></a>00056     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1">RAW_IPR_PAL_BASE</a> = 0x10e,       <span class="comment">// PAL base address</span>
<a name="l00057"></a>00057     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60">RAW_IPR_ICM</a> = 0x10f,            <span class="comment">// instruction current mode</span>
<a name="l00058"></a>00058     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a">RAW_IPR_IPLR</a> = 0x110,           <span class="comment">// interrupt priority level</span>
<a name="l00059"></a>00059     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204">RAW_IPR_INTID</a> = 0x111,          <span class="comment">// interrupt ID</span>
<a name="l00060"></a>00060     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542">RAW_IPR_IFAULT_VA_FORM</a> = 0x112, <span class="comment">// formatted faulting virtual addr</span>
<a name="l00061"></a>00061     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426">RAW_IPR_IVPTBR</a> = 0x113,         <span class="comment">// virtual page table base</span>
<a name="l00062"></a>00062     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968">RAW_IPR_HWINT_CLR</a> = 0x115,      <span class="comment">// H/W interrupt clear</span>
<a name="l00063"></a>00063     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4">RAW_IPR_SL_XMIT</a> = 0x116,        <span class="comment">// serial line transmit</span>
<a name="l00064"></a>00064     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c">RAW_IPR_SL_RCV</a> = 0x117,         <span class="comment">// serial line receive</span>
<a name="l00065"></a>00065     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1">RAW_IPR_ICSR</a> = 0x118,           <span class="comment">// instruction control and status</span>
<a name="l00066"></a>00066     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53">RAW_IPR_IC_FLUSH</a> = 0x119,       <span class="comment">// instruction cache flush control</span>
<a name="l00067"></a>00067     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3">RAW_IPR_IC_PERR_STAT</a> = 0x11a,   <span class="comment">// inst cache parity error status</span>
<a name="l00068"></a>00068     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48">RAW_IPR_PMCTR</a> = 0x11c,          <span class="comment">// performance counter</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070     <span class="comment">// PAL temporary registers...</span>
<a name="l00071"></a>00071     <span class="comment">// register meanings gleaned from osfpal.s source code</span>
<a name="l00072"></a>00072     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937">RAW_IPR_PALtemp0</a> = 0x140,       <span class="comment">// local scratch</span>
<a name="l00073"></a>00073     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d">RAW_IPR_PALtemp1</a> = 0x141,       <span class="comment">// local scratch</span>
<a name="l00074"></a>00074     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811">RAW_IPR_PALtemp2</a> = 0x142,       <span class="comment">// entUna</span>
<a name="l00075"></a>00075     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015">RAW_IPR_PALtemp3</a> = 0x143,       <span class="comment">// CPU specific impure area pointer</span>
<a name="l00076"></a>00076     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a">RAW_IPR_PALtemp4</a> = 0x144,       <span class="comment">// memory management temp</span>
<a name="l00077"></a>00077     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2">RAW_IPR_PALtemp5</a> = 0x145,       <span class="comment">// memory management temp</span>
<a name="l00078"></a>00078     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972">RAW_IPR_PALtemp6</a> = 0x146,       <span class="comment">// memory management temp</span>
<a name="l00079"></a>00079     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68">RAW_IPR_PALtemp7</a> = 0x147,       <span class="comment">// entIF</span>
<a name="l00080"></a>00080     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c">RAW_IPR_PALtemp8</a> = 0x148,       <span class="comment">// intmask</span>
<a name="l00081"></a>00081     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa">RAW_IPR_PALtemp9</a> = 0x149,       <span class="comment">// entSys</span>
<a name="l00082"></a>00082     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f">RAW_IPR_PALtemp10</a> = 0x14a,      <span class="comment">// ??</span>
<a name="l00083"></a>00083     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca">RAW_IPR_PALtemp11</a> = 0x14b,      <span class="comment">// entInt</span>
<a name="l00084"></a>00084     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c">RAW_IPR_PALtemp12</a> = 0x14c,      <span class="comment">// entArith</span>
<a name="l00085"></a>00085     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8">RAW_IPR_PALtemp13</a> = 0x14d,      <span class="comment">// reserved for platform specific PAL</span>
<a name="l00086"></a>00086     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d">RAW_IPR_PALtemp14</a> = 0x14e,      <span class="comment">// reserved for platform specific PAL</span>
<a name="l00087"></a>00087     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240">RAW_IPR_PALtemp15</a> = 0x14f,      <span class="comment">// reserved for platform specific PAL</span>
<a name="l00088"></a>00088     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03">RAW_IPR_PALtemp16</a> = 0x150,      <span class="comment">// scratch / whami&lt;7:0&gt; / mces&lt;4:0&gt;</span>
<a name="l00089"></a>00089     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4">RAW_IPR_PALtemp17</a> = 0x151,      <span class="comment">// sysval</span>
<a name="l00090"></a>00090     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068">RAW_IPR_PALtemp18</a> = 0x152,      <span class="comment">// usp</span>
<a name="l00091"></a>00091     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3">RAW_IPR_PALtemp19</a> = 0x153,      <span class="comment">// ksp</span>
<a name="l00092"></a>00092     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1">RAW_IPR_PALtemp20</a> = 0x154,      <span class="comment">// PTBR</span>
<a name="l00093"></a>00093     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6">RAW_IPR_PALtemp21</a> = 0x155,      <span class="comment">// entMM</span>
<a name="l00094"></a>00094     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2">RAW_IPR_PALtemp22</a> = 0x156,      <span class="comment">// kgp</span>
<a name="l00095"></a>00095     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d">RAW_IPR_PALtemp23</a> = 0x157,      <span class="comment">// PCBB</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633">RAW_IPR_DTB_ASN</a> = 0x200,        <span class="comment">// DTLB address space number</span>
<a name="l00098"></a>00098     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a">RAW_IPR_DTB_CM</a> = 0x201,         <span class="comment">// DTLB current mode</span>
<a name="l00099"></a>00099     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c">RAW_IPR_DTB_TAG</a> = 0x202,        <span class="comment">// DTLB tag</span>
<a name="l00100"></a>00100     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb">RAW_IPR_DTB_PTE</a> = 0x203,        <span class="comment">// DTLB page table entry</span>
<a name="l00101"></a>00101     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f">RAW_IPR_DTB_PTE_TEMP</a> = 0x204,   <span class="comment">// DTLB page table entry temporary</span>
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d">RAW_IPR_MM_STAT</a> = 0x205,        <span class="comment">// data MMU fault status</span>
<a name="l00104"></a>00104     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844">RAW_IPR_VA</a> = 0x206,             <span class="comment">// fault virtual address</span>
<a name="l00105"></a>00105     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743">RAW_IPR_VA_FORM</a> = 0x207,        <span class="comment">// formatted virtual address</span>
<a name="l00106"></a>00106     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4">RAW_IPR_MVPTBR</a> = 0x208,         <span class="comment">// MTU virtual page table base</span>
<a name="l00107"></a>00107     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf">RAW_IPR_DTB_IAP</a> = 0x209,        <span class="comment">// DTLB invalidate all process</span>
<a name="l00108"></a>00108     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807">RAW_IPR_DTB_IA</a> = 0x20a,         <span class="comment">// DTLB invalidate all</span>
<a name="l00109"></a>00109     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631">RAW_IPR_DTB_IS</a> = 0x20b,         <span class="comment">// DTLB invalidate single</span>
<a name="l00110"></a>00110     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79">RAW_IPR_ALT_MODE</a> = 0x20c,       <span class="comment">// alternate mode</span>
<a name="l00111"></a>00111     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68">RAW_IPR_CC</a> = 0x20d,             <span class="comment">// cycle counter</span>
<a name="l00112"></a>00112     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8">RAW_IPR_CC_CTL</a> = 0x20e,         <span class="comment">// cycle counter control</span>
<a name="l00113"></a>00113     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed">RAW_IPR_MCSR</a> = 0x20f,           <span class="comment">// MTU control</span>
<a name="l00114"></a>00114 
<a name="l00115"></a>00115     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18">RAW_IPR_DC_FLUSH</a> = 0x210,
<a name="l00116"></a>00116     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959">RAW_IPR_DC_PERR_STAT</a> = 0x212,   <span class="comment">// Dcache parity error status</span>
<a name="l00117"></a>00117     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a">RAW_IPR_DC_TEST_CTL</a> = 0x213,    <span class="comment">// Dcache test tag control</span>
<a name="l00118"></a>00118     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9">RAW_IPR_DC_TEST_TAG</a> = 0x214,    <span class="comment">// Dcache test tag</span>
<a name="l00119"></a>00119     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d">RAW_IPR_DC_TEST_TAG_TEMP</a> = 0x215, <span class="comment">// Dcache test tag temporary</span>
<a name="l00120"></a>00120     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222">RAW_IPR_DC_MODE</a> = 0x216,        <span class="comment">// Dcache mode</span>
<a name="l00121"></a>00121     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a">RAW_IPR_MAF_MODE</a> = 0x217,       <span class="comment">// miss address file mode</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123     <a class="code" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14">MaxInternalProcRegs</a>             <span class="comment">// number of IPRs</span>
<a name="l00124"></a>00124 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67"></a><!-- doxytag: member="AlphaISA::MiscRegIndex" ref="a1e522017e015d4c7efd6b2360143aa67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489"></a><!-- doxytag: member="MISCREG_FPCR" ref="a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489" args="" -->MISCREG_FPCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991"></a><!-- doxytag: member="MISCREG_UNIQ" ref="a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991" args="" -->MISCREG_UNIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23"></a><!-- doxytag: member="MISCREG_LOCKFLAG" ref="a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23" args="" -->MISCREG_LOCKFLAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea"></a><!-- doxytag: member="MISCREG_LOCKADDR" ref="a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea" args="" -->MISCREG_LOCKADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442"></a><!-- doxytag: member="MISCREG_INTR" ref="a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442" args="" -->MISCREG_INTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a"></a><!-- doxytag: member="NUM_MISCREGS" ref="a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a" args="" -->NUM_MISCREGS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00067"></a>00067 {
<a name="l00068"></a>00068     <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489">MISCREG_FPCR</a> = <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>,
<a name="l00069"></a>00069     <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991">MISCREG_UNIQ</a>,
<a name="l00070"></a>00070     <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>,
<a name="l00071"></a>00071     <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>,
<a name="l00072"></a>00072     <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442">MISCREG_INTR</a>,
<a name="l00073"></a>00073     <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a">NUM_MISCREGS</a>
<a name="l00074"></a>00074 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac76a902b2e65598399068bb755d21c61"></a><!-- doxytag: member="AlphaISA::MiscRegIpr" ref="ac76a902b2e65598399068bb755d21c61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61">MiscRegIpr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010"></a><!-- doxytag: member="MinWriteOnlyIpr" ref="ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010" args="" -->MinWriteOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f"></a><!-- doxytag: member="IPR_HWINT_CLR" ref="ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f" args="" -->IPR_HWINT_CLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d"></a><!-- doxytag: member="IPR_SL_XMIT" ref="ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d" args="" -->IPR_SL_XMIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49"></a><!-- doxytag: member="IPR_DC_FLUSH" ref="ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49" args="" -->IPR_DC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b"></a><!-- doxytag: member="IPR_IC_FLUSH" ref="ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b" args="" -->IPR_IC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07"></a><!-- doxytag: member="IPR_ALT_MODE" ref="ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07" args="" -->IPR_ALT_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48"></a><!-- doxytag: member="IPR_DTB_IA" ref="ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48" args="" -->IPR_DTB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a"></a><!-- doxytag: member="IPR_DTB_IAP" ref="ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a" args="" -->IPR_DTB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f"></a><!-- doxytag: member="IPR_ITB_IA" ref="ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f" args="" -->IPR_ITB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2"></a><!-- doxytag: member="MaxWriteOnlyIpr" ref="ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2" args="" -->MaxWriteOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec"></a><!-- doxytag: member="IPR_ITB_IAP" ref="ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec" args="" -->IPR_ITB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653"></a><!-- doxytag: member="MinReadOnlyIpr" ref="ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653" args="" -->MinReadOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee"></a><!-- doxytag: member="IPR_INTID" ref="ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee" args="" -->IPR_INTID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607"></a><!-- doxytag: member="IPR_SL_RCV" ref="ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607" args="" -->IPR_SL_RCV</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2"></a><!-- doxytag: member="IPR_MM_STAT" ref="ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2" args="" -->IPR_MM_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138"></a><!-- doxytag: member="IPR_ITB_PTE_TEMP" ref="ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138" args="" -->IPR_ITB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352"></a><!-- doxytag: member="MaxReadOnlyIpr" ref="ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352" args="" -->MaxReadOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207"></a><!-- doxytag: member="IPR_DTB_PTE_TEMP" ref="ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207" args="" -->IPR_DTB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a"></a><!-- doxytag: member="IPR_ISR" ref="ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a" args="" -->IPR_ISR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6"></a><!-- doxytag: member="IPR_ITB_TAG" ref="ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6" args="" -->IPR_ITB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9"></a><!-- doxytag: member="IPR_ITB_PTE" ref="ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9" args="" -->IPR_ITB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767"></a><!-- doxytag: member="IPR_ITB_ASN" ref="ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767" args="" -->IPR_ITB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e"></a><!-- doxytag: member="IPR_ITB_IS" ref="ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e" args="" -->IPR_ITB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb"></a><!-- doxytag: member="IPR_SIRR" ref="ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb" args="" -->IPR_SIRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32"></a><!-- doxytag: member="IPR_ASTRR" ref="ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32" args="" -->IPR_ASTRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548"></a><!-- doxytag: member="IPR_ASTER" ref="ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548" args="" -->IPR_ASTER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da"></a><!-- doxytag: member="IPR_EXC_ADDR" ref="ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da" args="" -->IPR_EXC_ADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449"></a><!-- doxytag: member="IPR_EXC_SUM" ref="ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449" args="" -->IPR_EXC_SUM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae"></a><!-- doxytag: member="IPR_EXC_MASK" ref="ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae" args="" -->IPR_EXC_MASK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4"></a><!-- doxytag: member="IPR_PAL_BASE" ref="ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4" args="" -->IPR_PAL_BASE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be"></a><!-- doxytag: member="IPR_ICM" ref="ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be" args="" -->IPR_ICM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c"></a><!-- doxytag: member="IPR_IPLR" ref="ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c" args="" -->IPR_IPLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567"></a><!-- doxytag: member="IPR_IFAULT_VA_FORM" ref="ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567" args="" -->IPR_IFAULT_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e"></a><!-- doxytag: member="IPR_IVPTBR" ref="ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e" args="" -->IPR_IVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143"></a><!-- doxytag: member="IPR_ICSR" ref="ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143" args="" -->IPR_ICSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1"></a><!-- doxytag: member="IPR_IC_PERR_STAT" ref="ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1" args="" -->IPR_IC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539"></a><!-- doxytag: member="IPR_PMCTR" ref="ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539" args="" -->IPR_PMCTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874"></a><!-- doxytag: member="IPR_PALtemp0" ref="ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874" args="" -->IPR_PALtemp0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62"></a><!-- doxytag: member="IPR_PALtemp1" ref="ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62" args="" -->IPR_PALtemp1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268"></a><!-- doxytag: member="IPR_PALtemp2" ref="ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268" args="" -->IPR_PALtemp2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d"></a><!-- doxytag: member="IPR_PALtemp3" ref="ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d" args="" -->IPR_PALtemp3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067"></a><!-- doxytag: member="IPR_PALtemp4" ref="ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067" args="" -->IPR_PALtemp4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625"></a><!-- doxytag: member="IPR_PALtemp5" ref="ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625" args="" -->IPR_PALtemp5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67"></a><!-- doxytag: member="IPR_PALtemp6" ref="ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67" args="" -->IPR_PALtemp6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b"></a><!-- doxytag: member="IPR_PALtemp7" ref="ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b" args="" -->IPR_PALtemp7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5"></a><!-- doxytag: member="IPR_PALtemp8" ref="ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5" args="" -->IPR_PALtemp8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62"></a><!-- doxytag: member="IPR_PALtemp9" ref="ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62" args="" -->IPR_PALtemp9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4"></a><!-- doxytag: member="IPR_PALtemp10" ref="ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4" args="" -->IPR_PALtemp10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8"></a><!-- doxytag: member="IPR_PALtemp11" ref="ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8" args="" -->IPR_PALtemp11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb"></a><!-- doxytag: member="IPR_PALtemp12" ref="ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb" args="" -->IPR_PALtemp12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6"></a><!-- doxytag: member="IPR_PALtemp13" ref="ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6" args="" -->IPR_PALtemp13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0"></a><!-- doxytag: member="IPR_PALtemp14" ref="ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0" args="" -->IPR_PALtemp14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56"></a><!-- doxytag: member="IPR_PALtemp15" ref="ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56" args="" -->IPR_PALtemp15</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0"></a><!-- doxytag: member="IPR_PALtemp16" ref="ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0" args="" -->IPR_PALtemp16</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097"></a><!-- doxytag: member="IPR_PALtemp17" ref="ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097" args="" -->IPR_PALtemp17</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55"></a><!-- doxytag: member="IPR_PALtemp18" ref="ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55" args="" -->IPR_PALtemp18</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79"></a><!-- doxytag: member="IPR_PALtemp19" ref="ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79" args="" -->IPR_PALtemp19</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd"></a><!-- doxytag: member="IPR_PALtemp20" ref="ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd" args="" -->IPR_PALtemp20</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35"></a><!-- doxytag: member="IPR_PALtemp21" ref="ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35" args="" -->IPR_PALtemp21</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5"></a><!-- doxytag: member="IPR_PALtemp22" ref="ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5" args="" -->IPR_PALtemp22</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039"></a><!-- doxytag: member="IPR_PALtemp23" ref="ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039" args="" -->IPR_PALtemp23</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48"></a><!-- doxytag: member="IPR_DTB_ASN" ref="ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48" args="" -->IPR_DTB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16"></a><!-- doxytag: member="IPR_DTB_CM" ref="ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16" args="" -->IPR_DTB_CM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9"></a><!-- doxytag: member="IPR_DTB_TAG" ref="ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9" args="" -->IPR_DTB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09"></a><!-- doxytag: member="IPR_DTB_PTE" ref="ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09" args="" -->IPR_DTB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812"></a><!-- doxytag: member="IPR_VA" ref="ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812" args="" -->IPR_VA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739"></a><!-- doxytag: member="IPR_VA_FORM" ref="ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739" args="" -->IPR_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c"></a><!-- doxytag: member="IPR_MVPTBR" ref="ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c" args="" -->IPR_MVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b"></a><!-- doxytag: member="IPR_DTB_IS" ref="ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b" args="" -->IPR_DTB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4"></a><!-- doxytag: member="IPR_CC" ref="ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4" args="" -->IPR_CC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a"></a><!-- doxytag: member="IPR_CC_CTL" ref="ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a" args="" -->IPR_CC_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3"></a><!-- doxytag: member="IPR_MCSR" ref="ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3" args="" -->IPR_MCSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd"></a><!-- doxytag: member="IPR_DC_PERR_STAT" ref="ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd" args="" -->IPR_DC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f"></a><!-- doxytag: member="IPR_DC_TEST_CTL" ref="ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f" args="" -->IPR_DC_TEST_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178"></a><!-- doxytag: member="IPR_DC_TEST_TAG" ref="ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178" args="" -->IPR_DC_TEST_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11"></a><!-- doxytag: member="IPR_DC_TEST_TAG_TEMP" ref="ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11" args="" -->IPR_DC_TEST_TAG_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d"></a><!-- doxytag: member="IPR_DC_MODE" ref="ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d" args="" -->IPR_DC_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623"></a><!-- doxytag: member="IPR_MAF_MODE" ref="ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623" args="" -->IPR_MAF_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc"></a><!-- doxytag: member="NumInternalProcRegs" ref="ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc" args="" -->NumInternalProcRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="comment">//Write only</span>
<a name="l00129"></a>00129     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010">MinWriteOnlyIpr</a>,
<a name="l00130"></a>00130     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f">IPR_HWINT_CLR</a> = <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010">MinWriteOnlyIpr</a>,
<a name="l00131"></a>00131     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d">IPR_SL_XMIT</a>,
<a name="l00132"></a>00132     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49">IPR_DC_FLUSH</a>,
<a name="l00133"></a>00133     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b">IPR_IC_FLUSH</a>,
<a name="l00134"></a>00134     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07">IPR_ALT_MODE</a>,
<a name="l00135"></a>00135     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48">IPR_DTB_IA</a>,
<a name="l00136"></a>00136     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a">IPR_DTB_IAP</a>,
<a name="l00137"></a>00137     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f">IPR_ITB_IA</a>,
<a name="l00138"></a>00138     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2">MaxWriteOnlyIpr</a>,
<a name="l00139"></a>00139     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec">IPR_ITB_IAP</a> = MaxWriteOnlyIpr,
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <span class="comment">//Read only</span>
<a name="l00142"></a>00142     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653">MinReadOnlyIpr</a>,
<a name="l00143"></a>00143     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee">IPR_INTID</a> = MinReadOnlyIpr,
<a name="l00144"></a>00144     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607">IPR_SL_RCV</a>,
<a name="l00145"></a>00145     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2">IPR_MM_STAT</a>,
<a name="l00146"></a>00146     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138">IPR_ITB_PTE_TEMP</a>,
<a name="l00147"></a>00147     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352">MaxReadOnlyIpr</a>,
<a name="l00148"></a>00148     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207">IPR_DTB_PTE_TEMP</a> = MaxReadOnlyIpr,
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a">IPR_ISR</a>,
<a name="l00151"></a>00151     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6">IPR_ITB_TAG</a>,
<a name="l00152"></a>00152     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9">IPR_ITB_PTE</a>,
<a name="l00153"></a>00153     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767">IPR_ITB_ASN</a>,
<a name="l00154"></a>00154     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e">IPR_ITB_IS</a>,
<a name="l00155"></a>00155     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb">IPR_SIRR</a>,
<a name="l00156"></a>00156     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32">IPR_ASTRR</a>,
<a name="l00157"></a>00157     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548">IPR_ASTER</a>,
<a name="l00158"></a>00158     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da">IPR_EXC_ADDR</a>,
<a name="l00159"></a>00159     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449">IPR_EXC_SUM</a>,
<a name="l00160"></a>00160     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae">IPR_EXC_MASK</a>,
<a name="l00161"></a>00161     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4">IPR_PAL_BASE</a>,
<a name="l00162"></a>00162     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be">IPR_ICM</a>,
<a name="l00163"></a>00163     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c">IPR_IPLR</a>,
<a name="l00164"></a>00164     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567">IPR_IFAULT_VA_FORM</a>,
<a name="l00165"></a>00165     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e">IPR_IVPTBR</a>,
<a name="l00166"></a>00166     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143">IPR_ICSR</a>,
<a name="l00167"></a>00167     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1">IPR_IC_PERR_STAT</a>,
<a name="l00168"></a>00168     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539">IPR_PMCTR</a>,
<a name="l00169"></a>00169 
<a name="l00170"></a>00170     <span class="comment">// PAL temporary registers...</span>
<a name="l00171"></a>00171     <span class="comment">// register meanings gleaned from osfpal.s source code</span>
<a name="l00172"></a>00172     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874">IPR_PALtemp0</a>,
<a name="l00173"></a>00173     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62">IPR_PALtemp1</a>,
<a name="l00174"></a>00174     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268">IPR_PALtemp2</a>,
<a name="l00175"></a>00175     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d">IPR_PALtemp3</a>,
<a name="l00176"></a>00176     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067">IPR_PALtemp4</a>,
<a name="l00177"></a>00177     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625">IPR_PALtemp5</a>,
<a name="l00178"></a>00178     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67">IPR_PALtemp6</a>,
<a name="l00179"></a>00179     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b">IPR_PALtemp7</a>,
<a name="l00180"></a>00180     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5">IPR_PALtemp8</a>,
<a name="l00181"></a>00181     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62">IPR_PALtemp9</a>,
<a name="l00182"></a>00182     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4">IPR_PALtemp10</a>,
<a name="l00183"></a>00183     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8">IPR_PALtemp11</a>,
<a name="l00184"></a>00184     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb">IPR_PALtemp12</a>,
<a name="l00185"></a>00185     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6">IPR_PALtemp13</a>,
<a name="l00186"></a>00186     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0">IPR_PALtemp14</a>,
<a name="l00187"></a>00187     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56">IPR_PALtemp15</a>,
<a name="l00188"></a>00188     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0">IPR_PALtemp16</a>,
<a name="l00189"></a>00189     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097">IPR_PALtemp17</a>,
<a name="l00190"></a>00190     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55">IPR_PALtemp18</a>,
<a name="l00191"></a>00191     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79">IPR_PALtemp19</a>,
<a name="l00192"></a>00192     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd">IPR_PALtemp20</a>,
<a name="l00193"></a>00193     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35">IPR_PALtemp21</a>,
<a name="l00194"></a>00194     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5">IPR_PALtemp22</a>,
<a name="l00195"></a>00195     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039">IPR_PALtemp23</a>,
<a name="l00196"></a>00196 
<a name="l00197"></a>00197     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>,
<a name="l00198"></a>00198     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>,
<a name="l00199"></a>00199     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9">IPR_DTB_TAG</a>,
<a name="l00200"></a>00200     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09">IPR_DTB_PTE</a>,
<a name="l00201"></a>00201 
<a name="l00202"></a>00202     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812">IPR_VA</a>,
<a name="l00203"></a>00203     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739">IPR_VA_FORM</a>,
<a name="l00204"></a>00204     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c">IPR_MVPTBR</a>,
<a name="l00205"></a>00205     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b">IPR_DTB_IS</a>,
<a name="l00206"></a>00206     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4">IPR_CC</a>,
<a name="l00207"></a>00207     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a">IPR_CC_CTL</a>,
<a name="l00208"></a>00208     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3">IPR_MCSR</a>,
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd">IPR_DC_PERR_STAT</a>,
<a name="l00211"></a>00211     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f">IPR_DC_TEST_CTL</a>,
<a name="l00212"></a>00212     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178">IPR_DC_TEST_TAG</a>,
<a name="l00213"></a>00213     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11">IPR_DC_TEST_TAG_TEMP</a>,
<a name="l00214"></a>00214     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d">IPR_DC_MODE</a>,
<a name="l00215"></a>00215     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623">IPR_MAF_MODE</a>,
<a name="l00216"></a>00216 
<a name="l00217"></a>00217     <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>             <span class="comment">// number of IPR registers</span>
<a name="l00218"></a>00218 };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a19269c193c0c4866cdc4e5abd433f9fc"></a><!-- doxytag: member="AlphaISA::mode_type" ref="a19269c193c0c4866cdc4e5abd433f9fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0"></a><!-- doxytag: member="mode_kernel" ref="a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0" args="" -->mode_kernel</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2"></a><!-- doxytag: member="mode_executive" ref="a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2" args="" -->mode_executive</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1"></a><!-- doxytag: member="mode_supervisor" ref="a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1" args="" -->mode_supervisor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972"></a><!-- doxytag: member="mode_user" ref="a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972" args="" -->mode_user</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b"></a><!-- doxytag: member="mode_number" ref="a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b" args="" -->mode_number</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00104"></a>00104 {
<a name="l00105"></a>00105     <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0">mode_kernel</a> = 0,        <span class="comment">// kernel</span>
<a name="l00106"></a>00106     <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2">mode_executive</a> = 1,     <span class="comment">// executive (unused by unix)</span>
<a name="l00107"></a>00107     <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1">mode_supervisor</a> = 2,    <span class="comment">// supervisor (unused by unix)</span>
<a name="l00108"></a>00108     <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972">mode_user</a> = 3,          <span class="comment">// user mode</span>
<a name="l00109"></a>00109     <a class="code" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b">mode_number</a>             <span class="comment">// number of modes</span>
<a name="l00110"></a>00110 };
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="add1b209af0281827d9ac0a67747a3bf7"></a><!-- doxytag: member="AlphaISA::advancePC" ref="add1b209af0281827d9ac0a67747a3bf7" args="(PCState &amp;pc, const StaticInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::advancePC </td>
          <td>(</td>
          <td class="paramtype">PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00109"></a>00109 {
<a name="l00110"></a>00110     <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.advance();
<a name="l00111"></a>00111 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aea45c43f418ab3870323f1826f2a5038"></a><!-- doxytag: member="AlphaISA::ALT_MODE_AM" ref="aea45c43f418ab3870323f1826f2a5038" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::ALT_MODE_AM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00095"></a>00095 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 3 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7480844aa2eaec6bd5e60412bf6c4a38"></a><!-- doxytag: member="AlphaISA::buildRetPC" ref="a7480844aa2eaec6bd5e60412bf6c4a38" args="(const PCState &amp;curPC, const PCState &amp;callPC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> AlphaISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>callPC</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00047"></a>00047 {
<a name="l00048"></a>00048     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> retPC = callPC;
<a name="l00049"></a>00049     retPC.advance();
<a name="l00050"></a>00050     <span class="keywordflow">return</span> retPC;
<a name="l00051"></a>00051 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a42c226b069903e985920fe085c8d7a81"></a><!-- doxytag: member="AlphaISA::copyIprs" ref="a42c226b069903e985920fe085c8d7a81" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void copyIprs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a42833096094e5ff0f2de948bf8e5965c"></a><!-- doxytag: member="AlphaISA::copyMiscRegs" ref="a42833096094e5ff0f2de948bf8e5965c" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void copyMiscRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeffcccf262b0dbd3cbcc8b4cef41168"></a><!-- doxytag: member="AlphaISA::copyRegs" ref="aaeffcccf262b0dbd3cbcc8b4cef41168" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aef30743e4d38e3498eb69d368026c8f8"></a><!-- doxytag: member="AlphaISA::decodeInst" ref="aef30743e4d38e3498eb69d368026c8f8" args="(ExtMachInst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> AlphaISA::decodeInst </td>
          <td>(</td>
          <td class="paramtype">ExtMachInst&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36b44188d4a889f9397dca5549e44a54"></a><!-- doxytag: member="AlphaISA::DTB_ASN_ASN" ref="a36b44188d4a889f9397dca5549e44a54" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_ASN_ASN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00070"></a>00070 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 57 &amp; <a class="code" href="namespaceAlphaISA.html#ab71cf3e85f86b7f2ed5572f2c4c04129">AsnMask</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad60009a95542d624d42cf5134774bda8"></a><!-- doxytag: member="AlphaISA::DTB_CM_CM" ref="ad60009a95542d624d42cf5134774bda8" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::DTB_CM_CM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00096"></a>00096 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 3 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a81680a8f0a79643e10fc7337821f5f37"></a><!-- doxytag: member="AlphaISA::DTB_PTE_ASMA" ref="a81680a8f0a79643e10fc7337821f5f37" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_ASMA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00078"></a>00078 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 4 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4cba73d4105288236ba519f745492c0b"></a><!-- doxytag: member="AlphaISA::DTB_PTE_FONR" ref="a4cba73d4105288236ba519f745492c0b" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_FONR </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00075"></a>00075 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 1 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a32962f01b9ce7d53ebea64779cb769ba"></a><!-- doxytag: member="AlphaISA::DTB_PTE_FONW" ref="a32962f01b9ce7d53ebea64779cb769ba" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_FONW </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00076"></a>00076 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 2 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4d5fad955e0b9ccad5b4e7d7820fa01c"></a><!-- doxytag: member="AlphaISA::DTB_PTE_GH" ref="a4d5fad955e0b9ccad5b4e7d7820fa01c" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_GH </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00077"></a>00077 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 5 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a0f147507d2a1a5437426ab7231e4a3d5"></a><!-- doxytag: member="AlphaISA::DTB_PTE_PPN" ref="a0f147507d2a1a5437426ab7231e4a3d5" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::DTB_PTE_PPN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00072"></a>00072 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 32 &amp; ((<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; (<a class="code" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a> - <a class="code" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a>)) - 1); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"></a><!-- doxytag: member="AlphaISA::DTB_PTE_XRE" ref="a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_XRE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00073"></a>00073 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 8 &amp; 0xf; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a310e34dbbc9219cdeb9c877e6d0bd1f7"></a><!-- doxytag: member="AlphaISA::DTB_PTE_XWE" ref="a310e34dbbc9219cdeb9c877e6d0bd1f7" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_XWE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00074"></a>00074 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 12 &amp; 0xf; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3f9560369e934be05b1dd8f23fbd6104"></a><!-- doxytag: member="AlphaISA::getArgument" ref="a3f9560369e934be05b1dd8f23fbd6104" args="(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&nbsp;</td>
          <td class="paramname"> <em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>fp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb48fd2963e6ebf6b013e5546f1f7d87"></a><!-- doxytag: member="AlphaISA::getExecutingAsid" ref="abb48fd2963e6ebf6b013e5546f1f7d87" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00115"></a>00115 {
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>));
<a name="l00117"></a>00117 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7956606c6fe17700d24242789ae5002c"></a><!-- doxytag: member="AlphaISA::getTargetThread" ref="a7956606c6fe17700d24242789ae5002c" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AlphaISA::getTargetThread </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00063"></a>00063 {
<a name="l00064"></a>00064     <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Alpha is not setup for multithreaded ISA extensions&quot;</span>);
<a name="l00065"></a>00065     <span class="keywordflow">return</span> 0;
<a name="l00066"></a>00066 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9f62368d1287f246b4026dfb6206bc4d"></a><!-- doxytag: member="AlphaISA::getVirtProcNum" ref="a9f62368d1287f246b4026dfb6206bc4d" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AlphaISA::getVirtProcNum </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00054"></a>00054 {
<a name="l00055"></a>00055     <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Alpha is not setup for multithreaded ISA extensions&quot;</span>);
<a name="l00056"></a>00056     <span class="keywordflow">return</span> 0;
<a name="l00057"></a>00057 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a00333a272d42606a01cc33c81999a58b"></a><!-- doxytag: member="AlphaISA::handleLockedRead" ref="a00333a272d42606a01cc33c81999a58b" args="(XC *xc, Request *req)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedRead </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00091"></a>00091 {
<a name="l00092"></a>00092     xc-&gt;setMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>, req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; ~0xf);
<a name="l00093"></a>00093     xc-&gt;setMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>, <span class="keyword">true</span>);
<a name="l00094"></a>00094 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aae6ad66df5dfd5de14b36293aaf2e7f1"></a><!-- doxytag: member="AlphaISA::handleLockedSnoop" ref="aae6ad66df5dfd5de14b36293aaf2e7f1" args="(XC *xc, PacketPtr pkt, Addr cacheBlockMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedSnoop </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>cacheBlockMask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="comment">// If we see a snoop come into the CPU and we currently have an LLSC</span>
<a name="l00072"></a>00072     <span class="comment">// operation pending we need to clear the lock flag if it is to the same</span>
<a name="l00073"></a>00073     <span class="comment">// cache line.</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <span class="keywordflow">if</span> (!xc-&gt;readMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>))
<a name="l00076"></a>00076         <span class="keywordflow">return</span>;
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> locked_addr = xc-&gt;readMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>) &amp; cacheBlockMask;
<a name="l00079"></a>00079     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> snoop_addr = pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>();
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     assert((cacheBlockMask &amp; snoop_addr) == snoop_addr);
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <span class="keywordflow">if</span> (locked_addr == snoop_addr)
<a name="l00084"></a>00084         xc-&gt;setMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>, <span class="keyword">false</span>);
<a name="l00085"></a>00085 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a300fd7902bc6b2f2407c79f776d92ee8"></a><!-- doxytag: member="AlphaISA::handleLockedSnoopHit" ref="a300fd7902bc6b2f2407c79f776d92ee8" args="(XC *xc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedSnoopHit </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00099"></a>00099 {
<a name="l00100"></a>00100 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1087208351cf56657581daf8f2f918c8"></a><!-- doxytag: member="AlphaISA::handleLockedWrite" ref="a1087208351cf56657581daf8f2f918c8" args="(XC *xc, Request *req, Addr cacheBlockMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::handleLockedWrite </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>cacheBlockMask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a70c74b2809417ea8701dd6ba9e34312d">isUncacheable</a>()) {
<a name="l00107"></a>00107         <span class="comment">// Funky Turbolaser mailbox access...don&apos;t update</span>
<a name="l00108"></a>00108         <span class="comment">// result register (see stq_c in decoder.isa)</span>
<a name="l00109"></a>00109         req-&gt;<a class="code" href="classRequest.html#ac73800a0bae4776befb9d416e95ea6d9">setExtraData</a>(2);
<a name="l00110"></a>00110     } <span class="keywordflow">else</span> {
<a name="l00111"></a>00111         <span class="comment">// standard store conditional</span>
<a name="l00112"></a>00112         <span class="keywordtype">bool</span> lock_flag = xc-&gt;readMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>);
<a name="l00113"></a>00113         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> lock_addr = xc-&gt;readMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>);
<a name="l00114"></a>00114         <span class="keywordflow">if</span> (!lock_flag || (req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>() &amp; ~0xf) != lock_addr) {
<a name="l00115"></a>00115             <span class="comment">// Lock flag not set or addr mismatch in CPU;</span>
<a name="l00116"></a>00116             <span class="comment">// don&apos;t even bother sending to memory system</span>
<a name="l00117"></a>00117             req-&gt;<a class="code" href="classRequest.html#ac73800a0bae4776befb9d416e95ea6d9">setExtraData</a>(0);
<a name="l00118"></a>00118             xc-&gt;setMiscReg(<a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>, <span class="keyword">false</span>);
<a name="l00119"></a>00119             <span class="comment">// the rest of this code is not architectural;</span>
<a name="l00120"></a>00120             <span class="comment">// it&apos;s just a debugging aid to help detect</span>
<a name="l00121"></a>00121             <span class="comment">// livelock by warning on long sequences of failed</span>
<a name="l00122"></a>00122             <span class="comment">// store conditionals</span>
<a name="l00123"></a>00123             <span class="keywordtype">int</span> stCondFailures = xc-&gt;readStCondFailures();
<a name="l00124"></a>00124             stCondFailures++;
<a name="l00125"></a>00125             xc-&gt;setStCondFailures(stCondFailures);
<a name="l00126"></a>00126             <span class="keywordflow">if</span> (stCondFailures % 100000 == 0) {
<a name="l00127"></a>00127                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;context %d: %d consecutive &quot;</span>
<a name="l00128"></a>00128                      <span class="stringliteral">&quot;store conditional failures\n&quot;</span>,
<a name="l00129"></a>00129                      xc-&gt;contextId(), stCondFailures);
<a name="l00130"></a>00130             }
<a name="l00131"></a>00131 
<a name="l00132"></a>00132             <span class="comment">// store conditional failed already, so don&apos;t issue it to mem</span>
<a name="l00133"></a>00133             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00134"></a>00134         }
<a name="l00135"></a>00135     }
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00138"></a>00138 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a95f34da1a383722d1e64b076a35cdcd9"></a><!-- doxytag: member="AlphaISA::ICM_CM" ref="a95f34da1a383722d1e64b076a35cdcd9" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::ICM_CM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00097"></a>00097 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 3 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad98e58e7430195419d36c46d7bfb1af2"></a><!-- doxytag: member="AlphaISA::ICSR_FPE" ref="ad98e58e7430195419d36c46d7bfb1af2" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ICSR_FPE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00093"></a>00093 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 26 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a77a0dc059f8e677358c55c3c206ea78b"></a><!-- doxytag: member="AlphaISA::ICSR_SDE" ref="a77a0dc059f8e677358c55c3c206ea78b" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ICSR_SDE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00091"></a>00091 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 30 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1296f5f4491f6eafcd4cac6c96b2ceb4"></a><!-- doxytag: member="AlphaISA::ICSR_SPE" ref="a1296f5f4491f6eafcd4cac6c96b2ceb4" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ICSR_SPE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00092"></a>00092 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 28 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aded557a1e716c6f849b0e0b05fc77676"></a><!-- doxytag: member="AlphaISA::initCPU" ref="aded557a1e716c6f849b0e0b05fc77676" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc1bf54037f3c4812019fa985607bbd2"></a><!-- doxytag: member="AlphaISA::initializeIprTable" ref="abc1bf54037f3c4812019fa985607bbd2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void initializeIprTable </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a69ad890f318cd923f9a65897a06cbf50"></a><!-- doxytag: member="AlphaISA::initIPRs" ref="a69ad890f318cd923f9a65897a06cbf50" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void initIPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a166daa198f05f80c18b5249f18a0675e"></a><!-- doxytag: member="AlphaISA::inUserMode" ref="a166daa198f05f80c18b5249f18a0675e" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">return</span> (tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>) &amp; 0x18) != 0;
<a name="l00059"></a>00059 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7d31db1cc7ca61db4f288b9e525922e1"></a><!-- doxytag: member="AlphaISA::IprIsReadable" ref="a7d31db1cc7ca61db4f288b9e525922e1" args="(int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IprIsReadable </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00228"></a>00228 {
<a name="l00229"></a>00229     <span class="keywordflow">return</span> index &lt; MinWriteOnlyIpr || index &gt; <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2">MaxWriteOnlyIpr</a>;
<a name="l00230"></a>00230 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa3cf21b4a9cdea68799e13e18f44d3d4"></a><!-- doxytag: member="AlphaISA::IprIsWritable" ref="aa3cf21b4a9cdea68799e13e18f44d3d4" args="(int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IprIsWritable </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">return</span> index &lt; MinReadOnlyIpr || index &gt; <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352">MaxReadOnlyIpr</a>;
<a name="l00224"></a>00224 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae30e2a62fc7b8017254375687db343ee"></a><!-- doxytag: member="AlphaISA::IsK0Seg" ref="ae30e2a62fc7b8017254375687db343ee" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsK0Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00084"></a>00084 { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a> &lt;= <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &lt;= <a class="code" href="namespaceAlphaISA.html#acc102ef1fcdb799119ec7b33af4198f0">K0SegEnd</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab93fa394a0732944836267b5ca194e99"></a><!-- doxytag: member="AlphaISA::IsK1Seg" ref="ab93fa394a0732944836267b5ca194e99" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsK1Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00088"></a>00088 { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#af3e520006557877e41eafa56b43b35b8">K1SegBase</a> &lt;= <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &lt;= <a class="code" href="namespaceAlphaISA.html#a1c845959a4414a849c86e1064d650fc7">K1SegEnd</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2451f4cdda3759a112904a5bf9adc948"></a><!-- doxytag: member="AlphaISA::IsUSeg" ref="a2451f4cdda3759a112904a5bf9adc948" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsUSeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00081"></a>00081 { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> &lt;= <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &lt;= <a class="code" href="namespaceAlphaISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aad79c10d320bef0ef127913e19eb2c5d"></a><!-- doxytag: member="AlphaISA::ITB_ASN_ASN" ref="aad79c10d320bef0ef127913e19eb2c5d" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_ASN_ASN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00080"></a>00080 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 4 &amp; <a class="code" href="namespaceAlphaISA.html#ab71cf3e85f86b7f2ed5572f2c4c04129">AsnMask</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a198dd6b2a31db4d72de90c9e4d02d9fc"></a><!-- doxytag: member="AlphaISA::ITB_PTE_ASMA" ref="a198dd6b2a31db4d72de90c9e4d02d9fc" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_ASMA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00087"></a>00087 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 4 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6fd8f27f8a622d14744aaa0fc16ef7d2"></a><!-- doxytag: member="AlphaISA::ITB_PTE_FONR" ref="a6fd8f27f8a622d14744aaa0fc16ef7d2" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_FONR </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00084"></a>00084 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 1 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa80ea9dd70abdb33c458d4f99d4b3491"></a><!-- doxytag: member="AlphaISA::ITB_PTE_FONW" ref="aa80ea9dd70abdb33c458d4f99d4b3491" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_FONW </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00085"></a>00085 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 2 &amp; 0x1; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9640ea9e1d42b4e0f47250c7efe687f9"></a><!-- doxytag: member="AlphaISA::ITB_PTE_GH" ref="a9640ea9e1d42b4e0f47250c7efe687f9" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_PTE_GH </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00086"></a>00086 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 5 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6c2a97078ce2e44d3f04ee016e712c48"></a><!-- doxytag: member="AlphaISA::ITB_PTE_PPN" ref="a6c2a97078ce2e44d3f04ee016e712c48" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::ITB_PTE_PPN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00082"></a>00082 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 32 &amp; ((<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; (<a class="code" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a> - <a class="code" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a>)) - 1); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad24b14426f25156fcab0dfea1992ebff"></a><!-- doxytag: member="AlphaISA::ITB_PTE_XRE" ref="ad24b14426f25156fcab0dfea1992ebff" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_PTE_XRE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00083"></a>00083 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 8 &amp; 0xf; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3429ac3cc50f87a6522ce09b611ea974"></a><!-- doxytag: member="AlphaISA::K0Seg2Phys" ref="a3429ac3cc50f87a6522ce09b611ea974" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::K0Seg2Phys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00085"></a>00085 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp; ~<a class="code" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3a06f643871ad1e52bbf9892022e1ff8"></a><!-- doxytag: member="AlphaISA::kernel_pte_lookup" ref="a3a06f643871ad1e52bbf9892022e1ff8" args="(PortProxy &amp;mem, Addr ptbr, VAddr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a> kernel_pte_lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPortProxy.html">PortProxy</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>ptbr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">VAddr&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d43dec6cc4c104201ca82a0b2a28d56"></a><!-- doxytag: member="AlphaISA::MCSR_SP" ref="a1d43dec6cc4c104201ca82a0b2a28d56" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::MCSR_SP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00089"></a>00089 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;&gt; 1 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9a4cdce6243495f64ef6cc1c6912da10"></a><!-- doxytag: member="AlphaISA::Opcode" ref="a9a4cdce6243495f64ef6cc1c6912da10" args="(MachInst inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::Opcode </td>
          <td>(</td>
          <td class="paramtype">MachInst&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00105"></a>00105 { <span class="keywordflow">return</span> inst &gt;&gt; 26 &amp; 0x3f; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85201164b9da471550f01069be9d1e7d"></a><!-- doxytag: member="AlphaISA::PAddrIprSpace" ref="a85201164b9da471550f01069be9d1e7d" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::PAddrIprSpace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00052"></a>00052 { <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &gt;= <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xFFFFFF00000); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a890ffda2717ffc0e2cd0e9f80b90fad2"></a><!-- doxytag: member="AlphaISA::PcPAL" ref="a890ffda2717ffc0e2cd0e9f80b90fad2" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::PcPAL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00069"></a>00069 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1305e32166e725ed6b030319f1ce8681"></a><!-- doxytag: member="AlphaISA::Phys2K0Seg" ref="a1305e32166e725ed6b030319f1ce8681" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::Phys2K0Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00062"></a>00062 {
<a name="l00063"></a>00063     <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp; <a class="code" href="namespaceAlphaISA.html#ac252afca5e58f1a1873328793f69804c">PAddrUncachedBit43</a>) {
<a name="l00064"></a>00064         <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp;= <a class="code" href="namespaceAlphaISA.html#a0560c6f813b1ab48a8790c503feb1158">PAddrUncachedMask</a>;
<a name="l00065"></a>00065         <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> |= <a class="code" href="namespaceAlphaISA.html#a49418c464b9c2fec6cdcbd0bc558d14c">PAddrUncachedBit40</a>;
<a name="l00066"></a>00066     }
<a name="l00067"></a>00067     <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> | <a class="code" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a>;
<a name="l00068"></a>00068 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7011d6b73edace006e7c43b09d9ae703"></a><!-- doxytag: member="AlphaISA::PteAddr" ref="a7011d6b73edace006e7c43b09d9ae703" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::PteAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00078"></a>00078 { <span class="keywordflow">return</span> (<a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &amp; <a class="code" href="namespaceAlphaISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a>) &lt;&lt; <a class="code" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5fb6bfaf48ec71f9e3354545d3aa85ff"></a><!-- doxytag: member="AlphaISA::Ra" ref="a5fb6bfaf48ec71f9e3354545d3aa85ff" args="(MachInst inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::Ra </td>
          <td>(</td>
          <td class="paramtype">MachInst&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00106"></a>00106 { <span class="keywordflow">return</span> inst &gt;&gt; 21 &amp; 0x1f; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a31ed8a5ee9eabb285172c3e8b40e0427"></a><!-- doxytag: member="AlphaISA::RoundPage" ref="a31ed8a5ee9eabb285172c3e8b40e0427" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::RoundPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00096"></a>00096 { <span class="keywordflow">return</span> (<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> + <a class="code" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1) &amp; ~(<a class="code" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2624d7d8bac3eb03de2eb6e83903c208"></a><!-- doxytag: member="AlphaISA::skipFunction" ref="a2624d7d8bac3eb03de2eb6e83903c208" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a65b7ec798c399b980dc23332b8684a0b"></a><!-- doxytag: member="AlphaISA::startupCPU" ref="a65b7ec798c399b980dc23332b8684a0b" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00071"></a>00071 { tc-&gt;<a class="code" href="classThreadContext.html#a9270160e6cce25ded6999f6e4e60a3ed">activate</a>(<a class="code" href="classCycles.html">Cycles</a>(0)); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa30de8739aa107005b5f69984513fc8f"></a><!-- doxytag: member="AlphaISA::TruncPage" ref="aa30de8739aa107005b5f69984513fc8f" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::TruncPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00092"></a>00092 { <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp; ~(<a class="code" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a06a35d8f74d0d30584c5962c5b15e4bd"></a><!-- doxytag: member="AlphaISA::VAddrImpl" ref="a06a35d8f74d0d30584c5962c5b15e4bd" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::VAddrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00046"></a>00046 { <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &amp; <a class="code" href="namespaceAlphaISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8ef9303074541727ee9a1fdb7fa29c69"></a><!-- doxytag: member="AlphaISA::VAddrOffset" ref="a8ef9303074541727ee9a1fdb7fa29c69" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::VAddrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00048"></a>00048 { <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &amp; <a class="code" href="namespaceAlphaISA.html#a51e1064f1269394dc26702651be5061f">PageOffset</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac33810d23de17bbfa808c6b9e4e35887"></a><!-- doxytag: member="AlphaISA::VAddrSpaceEV5" ref="ac33810d23de17bbfa808c6b9e4e35887" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::VAddrSpaceEV5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00049"></a>00049 { <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &gt;&gt; 41 &amp; 0x3; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9959ff43372ace452f37b2e12552484d"></a><!-- doxytag: member="AlphaISA::VAddrSpaceEV6" ref="a9959ff43372ace452f37b2e12552484d" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::VAddrSpaceEV6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00050"></a>00050 { <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &gt;&gt; 41 &amp; 0x7f; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6ffa81e21e2eb5e447ece4abf6a70d78"></a><!-- doxytag: member="AlphaISA::VAddrVPN" ref="a6ffa81e21e2eb5e447ece4abf6a70d78" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> AlphaISA::VAddrVPN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00047"></a>00047 { <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a468da4d7330577ee8746df2acfa40959">a</a> &gt;&gt; <a class="code" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af1014ad6d87b8a97e9d660234574a565"></a><!-- doxytag: member="AlphaISA::vtophys" ref="af1014ad6d87b8a97e9d660234574a565" args="(ThreadContext *tc, Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <a class="code" href="classRefCountingPtr.html">Fault</a> fault;
<a name="l00070"></a>00070     <span class="comment">// Set up a functional memory Request to pass to the TLB</span>
<a name="l00071"></a>00071     <span class="comment">// to get it to translate the vaddr to a paddr</span>
<a name="l00072"></a>00072     <a class="code" href="classRequest.html">Request</a> req(0, addr, 64, 0x40, -1, 0, 0, 0);
<a name="l00073"></a>00073     <a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a> *tlb;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <span class="comment">// Check the TLBs for a translation</span>
<a name="l00076"></a>00076     <span class="comment">// It&apos;s possible that there is a valid translation in the tlb</span>
<a name="l00077"></a>00077     <span class="comment">// that is no loger valid in the page table in memory</span>
<a name="l00078"></a>00078     <span class="comment">// so we need to check here first</span>
<a name="l00079"></a>00079     <span class="comment">//</span>
<a name="l00080"></a>00080     <span class="comment">// Calling translateFunctional invokes a table-walk if required</span>
<a name="l00081"></a>00081     <span class="comment">// so we should always succeed</span>
<a name="l00082"></a>00082     tlb = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a>*<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>());
<a name="l00083"></a>00083     fault = tlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a4871909ce80dc11f7ddffcd28214262e">translateFunctional</a>(&amp;req, tc, <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911a809abe96853e69894bbf8e5730b31348">BaseTLB::Read</a>, TLB::NormalTran);
<a name="l00084"></a>00084     <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>)
<a name="l00085"></a>00085         <span class="keywordflow">return</span> req.getPaddr();
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     tlb = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a>*<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>());
<a name="l00088"></a>00088     fault = tlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a4871909ce80dc11f7ddffcd28214262e">translateFunctional</a>(&amp;req, tc, <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911a809abe96853e69894bbf8e5730b31348">BaseTLB::Read</a>, TLB::NormalTran);
<a name="l00089"></a>00089     <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>)
<a name="l00090"></a>00090         <span class="keywordflow">return</span> req.getPaddr();
<a name="l00091"></a>00091 
<a name="l00092"></a>00092     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Table walkers support functional accesses. We should never get here\n&quot;</span>);
<a name="l00093"></a>00093 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3828815371ad2b0a1be60abdcb405cf9"></a><!-- doxytag: member="AlphaISA::vtophys" ref="a3828815371ad2b0a1be60abdcb405cf9" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00062"></a>00062 {
<a name="l00063"></a>00063     <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;VTOPHYS: Can&apos;t convert vaddr to paddr on ARM without a thread context&quot;</span>);
<a name="l00064"></a>00064 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae69d09a8a385eb3239db7d28788f9f3f"></a><!-- doxytag: member="AlphaISA::zeroRegisters" ref="ae69d09a8a385eb3239db7d28788f9f3f" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Function to insure <a class="el" href="classAlphaISA_1_1ISA.html">ISA</a> semantics about 0 registers. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>tc</em>&nbsp;</td><td>The thread context. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac1e586c013057b642701d473139aa444"></a><!-- doxytag: member="AlphaISA::zeroRegisters" ref="ac1e586c013057b642701d473139aa444" args="(CPU *cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">CPU *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="comment">// Insure ISA semantics</span>
<a name="l00070"></a>00070     <span class="comment">// (no longer very clean due to the change in setIntReg() in the</span>
<a name="l00071"></a>00071     <span class="comment">// cpu model.  Consider changing later.)</span>
<a name="l00072"></a>00072     cpu-&gt;thread-&gt;setIntReg(<a class="code" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">ZeroReg</a>, 0);
<a name="l00073"></a>00073     cpu-&gt;thread-&gt;setFloatReg(<a class="code" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">ZeroReg</a>, 0.0);
<a name="l00074"></a>00074 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="ab71cf3e85f86b7f2ed5572f2c4c04129"></a><!-- doxytag: member="AlphaISA::AsnMask" ref="ab71cf3e85f86b7f2ed5572f2c4c04129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#ab71cf3e85f86b7f2ed5572f2c4c04129">AsnMask</a> = ULL(0xff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a21fbc55471b0f0ca756a8ff20c86926a"></a><!-- doxytag: member="AlphaISA::break_ipl" ref="a21fbc55471b0f0ca756a8ff20c86926a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="namespaceAlphaISA.html#a21fbc55471b0f0ca756a8ff20c86926a">break_ipl</a> = -1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9faf3aac879cfa867d4ae15d4119c45e"></a><!-- doxytag: member="AlphaISA::CurThreadInfoImplemented" ref="a9faf3aac879cfa867d4ae15d4119c45e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="namespaceAlphaISA.html#a9faf3aac879cfa867d4ae15d4119c45e">CurThreadInfoImplemented</a> = true</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e5bf2f33f34327efc1eeccbb0c1141f"></a><!-- doxytag: member="AlphaISA::CurThreadInfoReg" ref="a7e5bf2f33f34327efc1eeccbb0c1141f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a7e5bf2f33f34327efc1eeccbb0c1141f">CurThreadInfoReg</a> = AlphaISA::IPR_PALtemp23</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ea7a0e850916ddcb5d2b77078e3e0c7"></a><!-- doxytag: member="AlphaISA::FirstArgumentReg" ref="a4ea7a0e850916ddcb5d2b77078e3e0c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a4ea7a0e850916ddcb5d2b77078e3e0c7">FirstArgumentReg</a> = 16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bd8c9c7538a065181e1e54fea758ada"></a><!-- doxytag: member="AlphaISA::FramePointerReg" ref="a3bd8c9c7538a065181e1e54fea758ada" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a3bd8c9c7538a065181e1e54fea758ada">FramePointerReg</a> = 15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a569ad17fb9f0eb70ebdb6f8b1c1ab5ce"></a><!-- doxytag: member="AlphaISA::GlobalPointerReg" ref="a569ad17fb9f0eb70ebdb6f8b1c1ab5ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a569ad17fb9f0eb70ebdb6f8b1c1ab5ce">GlobalPointerReg</a> = 29</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c3adbc67ce574fe545e332d3bc677be"></a><!-- doxytag: member="AlphaISA::HasUnalignedMemAcc" ref="a1c3adbc67ce574fe545e332d3bc677be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">HasUnalignedMemAcc</a> = false</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e41b21abec90c022e4c8c9f8b7a1e2e"></a><!-- doxytag: member="AlphaISA::IprToMiscRegIndex" ref="a8e41b21abec90c022e4c8c9f8b7a1e2e" args="[MaxInternalProcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="namespaceAlphaISA.html#a8e41b21abec90c022e4c8c9f8b7a1e2e">IprToMiscRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="addb273bca2a259dc76f478f53b61ff11"></a><!-- doxytag: member="AlphaISA::K0SegBase" ref="addb273bca2a259dc76f478f53b61ff11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a> = ULL(0xfffffc0000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acc102ef1fcdb799119ec7b33af4198f0"></a><!-- doxytag: member="AlphaISA::K0SegEnd" ref="acc102ef1fcdb799119ec7b33af4198f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#acc102ef1fcdb799119ec7b33af4198f0">K0SegEnd</a> = ULL(0xfffffdffffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af3e520006557877e41eafa56b43b35b8"></a><!-- doxytag: member="AlphaISA::K1SegBase" ref="af3e520006557877e41eafa56b43b35b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#af3e520006557877e41eafa56b43b35b8">K1SegBase</a> = ULL(0xfffffe0000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c845959a4414a849c86e1064d650fc7"></a><!-- doxytag: member="AlphaISA::K1SegEnd" ref="a1c845959a4414a849c86e1064d650fc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a1c845959a4414a849c86e1064d650fc7">K1SegEnd</a> = ULL(0xffffffffffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47db6c8581feb5d9094784b480156f0b"></a><!-- doxytag: member="AlphaISA::MaxMiscDestRegs" ref="a47db6c8581feb5d9094784b480156f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a47db6c8581feb5d9094784b480156f0b">MaxMiscDestRegs</a> = AlphaISAInst::MaxMiscDestRegs + 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a85596e9220b88ac7b8d5045e67e0c8d9"></a><!-- doxytag: member="AlphaISA::MiscRegIndexToIpr" ref="a85596e9220b88ac7b8d5045e67e0c8d9" args="[NumInternalProcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a0cd208652efde0d49b6a875aea151470">md_ipr_names</a> <a class="el" href="namespaceAlphaISA.html#a85596e9220b88ac7b8d5045e67e0c8d9">MiscRegIndexToIpr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0affe5a0a033bf0f88646d2f683935be"></a><!-- doxytag: member="AlphaISA::MM_STAT_ACV_MASK" ref="a0affe5a0a033bf0f88646d2f683935be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a> = ULL(0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b5e389d1116e4dbfd4d9c3e918d87cf"></a><!-- doxytag: member="AlphaISA::MM_STAT_BAD_VA_MASK" ref="a4b5e389d1116e4dbfd4d9c3e918d87cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#a4b5e389d1116e4dbfd4d9c3e918d87cf">MM_STAT_BAD_VA_MASK</a> = ULL(0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad307c833a813184d15a18a5063358916"></a><!-- doxytag: member="AlphaISA::MM_STAT_DTB_MISS_MASK" ref="ad307c833a813184d15a18a5063358916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#ad307c833a813184d15a18a5063358916">MM_STAT_DTB_MISS_MASK</a> = ULL(0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab1a75bed1961a122e6bb731b866cf27"></a><!-- doxytag: member="AlphaISA::MM_STAT_FONR_MASK" ref="aab1a75bed1961a122e6bb731b866cf27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#aab1a75bed1961a122e6bb731b866cf27">MM_STAT_FONR_MASK</a> = ULL(0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bd71744e6a29780f244bc897291ca57"></a><!-- doxytag: member="AlphaISA::MM_STAT_FONW_MASK" ref="a0bd71744e6a29780f244bc897291ca57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#a0bd71744e6a29780f244bc897291ca57">MM_STAT_FONW_MASK</a> = ULL(0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a305c800386d962542fb4c74e5961121f"></a><!-- doxytag: member="AlphaISA::MM_STAT_WR_MASK" ref="a305c800386d962542fb4c74e5961121f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> = ULL(0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d1e39e0ea757dcc9725c6ccd81dd4c4"></a><!-- doxytag: member="AlphaISA::NoopMachInst" ref="a8d1e39e0ea757dcc9725c6ccd81dd4c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#aec686c38e40c7f794f1435591c15c275">ExtMachInst</a> <a class="el" href="namespaceAlphaISA.html#a8d1e39e0ea757dcc9725c6ccd81dd4c4">NoopMachInst</a> = 0x2ffe0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae295358052b4e754e08cd5cd763c212a"></a><!-- doxytag: member="AlphaISA::NPtePage" ref="ae295358052b4e754e08cd5cd763c212a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f060ccda225dfb28dff712695adab46"></a><!-- doxytag: member="AlphaISA::NPtePageShift" ref="a9f060ccda225dfb28dff712695adab46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a> = <a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> - <a class="el" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a717317b863009b3e1b683c3bdddb9fd3"></a><!-- doxytag: member="AlphaISA::NumCCRegs" ref="a717317b863009b3e1b683c3bdddb9fd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec947def3616ab9415089776195fa09"></a><!-- doxytag: member="AlphaISA::NumFloatArchRegs" ref="a9ec947def3616ab9415089776195fa09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a9ec947def3616ab9415089776195fa09">NumFloatArchRegs</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a627b25288f2452be107872a138df8b85"></a><!-- doxytag: member="AlphaISA::NumFloatRegs" ref="a627b25288f2452be107872a138df8b85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a> = <a class="el" href="namespaceAlphaISA.html#a9ec947def3616ab9415089776195fa09">NumFloatArchRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a405c0abe85dc0da846c120e3b31f375c"></a><!-- doxytag: member="AlphaISA::NumIntArchRegs" ref="a405c0abe85dc0da846c120e3b31f375c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a405c0abe85dc0da846c120e3b31f375c">NumIntArchRegs</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c412b5118ce369570c156c4e156638a"></a><!-- doxytag: member="AlphaISA::NumIntRegs" ref="a9c412b5118ce369570c156c4e156638a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a> = <a class="el" href="namespaceAlphaISA.html#a405c0abe85dc0da846c120e3b31f375c">NumIntArchRegs</a> + <a class="el" href="namespaceAlphaISA.html#a28eb16586861c2678813557695525732">NumPALShadowRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a568d4aa96dd7cd963f3b1b1b0446c9c6"></a><!-- doxytag: member="AlphaISA::NumMiscRegs" ref="a568d4aa96dd7cd963f3b1b1b0446c9c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a> = NUM_MISCREGS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a28eb16586861c2678813557695525732"></a><!-- doxytag: member="AlphaISA::NumPALShadowRegs" ref="a28eb16586861c2678813557695525732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a28eb16586861c2678813557695525732">NumPALShadowRegs</a> = 8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a524d6a2c6c70550904ff8fbcd015d6ec"></a><!-- doxytag: member="AlphaISA::PAddrImplBits" ref="a524d6a2c6c70550904ff8fbcd015d6ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a> = 44</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb8b7685b079953e35015543262458e2"></a><!-- doxytag: member="AlphaISA::PAddrImplMask" ref="abb8b7685b079953e35015543262458e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a>) - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac10235dc75b856834b31439d8e250374"></a><!-- doxytag: member="AlphaISA::PAddrUncachedBit39" ref="ac10235dc75b856834b31439d8e250374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#ac10235dc75b856834b31439d8e250374">PAddrUncachedBit39</a> = ULL(0x8000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a49418c464b9c2fec6cdcbd0bc558d14c"></a><!-- doxytag: member="AlphaISA::PAddrUncachedBit40" ref="a49418c464b9c2fec6cdcbd0bc558d14c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a49418c464b9c2fec6cdcbd0bc558d14c">PAddrUncachedBit40</a> = ULL(0x10000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac252afca5e58f1a1873328793f69804c"></a><!-- doxytag: member="AlphaISA::PAddrUncachedBit43" ref="ac252afca5e58f1a1873328793f69804c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#ac252afca5e58f1a1873328793f69804c">PAddrUncachedBit43</a> = ULL(0x80000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0560c6f813b1ab48a8790c503feb1158"></a><!-- doxytag: member="AlphaISA::PAddrUncachedMask" ref="a0560c6f813b1ab48a8790c503feb1158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a0560c6f813b1ab48a8790c503feb1158">PAddrUncachedMask</a> = ULL(0x807ffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9d6a4d965e107c9a7214f096107296b"></a><!-- doxytag: member="AlphaISA::PageBytes" ref="ad9d6a4d965e107c9a7214f096107296b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd1e88c82c4d48223a490f4d235ced74"></a><!-- doxytag: member="AlphaISA::PageMask" ref="acd1e88c82c4d48223a490f4d235ced74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#acd1e88c82c4d48223a490f4d235ced74">PageMask</a> = ~(<a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a51e1064f1269394dc26702651be5061f"></a><!-- doxytag: member="AlphaISA::PageOffset" ref="a51e1064f1269394dc26702651be5061f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a51e1064f1269394dc26702651be5061f">PageOffset</a> = <a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eacddc1d6d191380d9afdac5920ea48"></a><!-- doxytag: member="AlphaISA::PageShift" ref="a6eacddc1d6d191380d9afdac5920ea48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> = 13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a472839c7f0afafca3f4e2d5dd2179ab2"></a><!-- doxytag: member="AlphaISA::PalBase" ref="a472839c7f0afafca3f4e2d5dd2179ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a472839c7f0afafca3f4e2d5dd2179ab2">PalBase</a> = 0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc996cfd68e764265e505f2904723667"></a><!-- doxytag: member="AlphaISA::PalMax" ref="abc996cfd68e764265e505f2904723667" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#abc996cfd68e764265e505f2904723667">PalMax</a> = 0x10000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a918dcb458d920fe32f90d942585cc4e5"></a><!-- doxytag: member="AlphaISA::ProcedureValueReg" ref="a918dcb458d920fe32f90d942585cc4e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a918dcb458d920fe32f90d942585cc4e5">ProcedureValueReg</a> = 27</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a11ac2316fa90081132b648e36e4dd11b"></a><!-- doxytag: member="AlphaISA::PteMask" ref="a11ac2316fa90081132b648e36e4dd11b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a> = <a class="el" href="namespaceAlphaISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af2c06ba3a5eb15cdac25d21b735b7161"></a><!-- doxytag: member="AlphaISA::PteShift" ref="af2c06ba3a5eb15cdac25d21b735b7161" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a> = 3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a29caebb462e412f2fced9b28d889cbde"></a><!-- doxytag: member="AlphaISA::reg_redir" ref="a29caebb462e412f2fced9b28d889cbde" args="[NumIntRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a29caebb462e412f2fced9b28d889cbde">reg_redir</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment"> {
     0, 1, 2, 3, 4, 5, 6, 7,
     32, 33, 34, 35, 36, 37, 38, 15,
     16, 17, 18, 19, 20, 21, 22, 23,
     24, 39, 26, 27, 28, 29, 30, 31 }
</pre></div>
</div>
</div>
<a class="anchor" id="ac35e74d63805165abcadf5e48ba17caf"></a><!-- doxytag: member="AlphaISA::ReturnAddressReg" ref="ac35e74d63805165abcadf5e48ba17caf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#ac35e74d63805165abcadf5e48ba17caf">ReturnAddressReg</a> = 26</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5aa17c403dc1152a73ef61c17f4e02cf"></a><!-- doxytag: member="AlphaISA::ReturnValueReg" ref="a5aa17c403dc1152a73ef61c17f4e02cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a5aa17c403dc1152a73ef61c17f4e02cf">ReturnValueReg</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a344fcaf70f4d9d6fe84dc5eda59e49eb"></a><!-- doxytag: member="AlphaISA::StackPointerReg" ref="a344fcaf70f4d9d6fe84dc5eda59e49eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a344fcaf70f4d9d6fe84dc5eda59e49eb">StackPointerReg</a> = 30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a208b182e71958af642826cde032dcd60"></a><!-- doxytag: member="AlphaISA::SyscallNumReg" ref="a208b182e71958af642826cde032dcd60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a208b182e71958af642826cde032dcd60">SyscallNumReg</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b71a09200f90f7292045d3560f10dad"></a><!-- doxytag: member="AlphaISA::SyscallPseudoReturnReg" ref="a6b71a09200f90f7292045d3560f10dad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a6b71a09200f90f7292045d3560f10dad">SyscallPseudoReturnReg</a> = 20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c8c50158f99f454a2f011a1806f76c2"></a><!-- doxytag: member="AlphaISA::SyscallSuccessReg" ref="a6c8c50158f99f454a2f011a1806f76c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a6c8c50158f99f454a2f011a1806f76c2">SyscallSuccessReg</a> = 19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a578a3508d56f10e933ba9559e2cf907c"></a><!-- doxytag: member="AlphaISA::TotalNumRegs" ref="a578a3508d56f10e933ba9559e2cf907c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a578a3508d56f10e933ba9559e2cf907c">TotalNumRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">
    <a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a> + <a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a> + <a class="code" href="namespaceAlphaISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>
</pre></div>
</div>
</div>
<a class="anchor" id="a9d54e751f7acdb2ea3b820539047d085"></a><!-- doxytag: member="AlphaISA::USegBase" ref="a9d54e751f7acdb2ea3b820539047d085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> = ULL(0x0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a42b44a1d23d813c474aef63cd9c7a729"></a><!-- doxytag: member="AlphaISA::USegEnd" ref="a42b44a1d23d813c474aef63cd9c7a729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a> = ULL(0x000003ffffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ce0fab4a9e923e190218b6d12207a9d"></a><!-- doxytag: member="AlphaISA::VAddrImplBits" ref="a5ce0fab4a9e923e190218b6d12207a9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a5ce0fab4a9e923e190218b6d12207a9d">VAddrImplBits</a> = 43</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d31b41fa4d20dbbd91b61d7df201ac9"></a><!-- doxytag: member="AlphaISA::VAddrImplMask" ref="a3d31b41fa4d20dbbd91b61d7df201ac9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a5ce0fab4a9e923e190218b6d12207a9d">VAddrImplBits</a>) - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abf1ec857b893186376e563b0da26ec1b"></a><!-- doxytag: member="AlphaISA::VAddrUnImplMask" ref="abf1ec857b893186376e563b0da26ec1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="namespaceAlphaISA.html#abf1ec857b893186376e563b0da26ec1b">VAddrUnImplMask</a> = ~<a class="el" href="namespaceAlphaISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a38e079cf64d8a3ced6ce8e52ce269a5e"></a><!-- doxytag: member="AlphaISA::ZeroReg" ref="a38e079cf64d8a3ced6ce8e52ce269a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a38e079cf64d8a3ced6ce8e52ce269a5e">ZeroReg</a> = 31</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
