/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Mar 11 11:27:50 2016
 *                 Full Compile MD5 Checksum  bd2422d99eb64ca1a813d44f334c2142
 *                     (minus title and desc)
 *                 MD5 Checksum               4b0080d75b229c7646e83938b11f658f
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     880
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_UDA_CORE_H__
#define BCHP_UDA_CORE_H__

/***************************************************************************
 *UDA_CORE - UDA Core Register Set
 ***************************************************************************/
#define BCHP_UDA_CORE_UDA_CTRL                   0x022e4000 /* [RW] UDA Control */
#define BCHP_UDA_CORE_HDOFFCTL0                  0x022e4004 /* [RW] ADC Handoff Control */
#define BCHP_UDA_CORE_HDOFFSTS                   0x022e4008 /* [RO] ADC Handoff Status */
#define BCHP_UDA_CORE_TSTMP_OFS                  0x022e4020 /* [RW] CMTS Ranging Timing Offset */
#define BCHP_UDA_CORE_CLIP_EN                    0x022e4040 /* [RW] ADC Clip Enable */
#define BCHP_UDA_CORE_CLIP_STATUS                0x022e4044 /* [RO] ADC Clip Status */
#define BCHP_UDA_CORE_CLIP_CLEAR                 0x022e4048 /* [RW] ADC Clip Clear */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI          0x022e404c /* [RW] ADC Clip Threshold for PI Lane */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO          0x022e4050 /* [RW] ADC Clip Threshold for PO Lane */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_0        0x022e4054 /* [RW] ADC Clip Count for PI Dmx0 Lane */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_1        0x022e4058 /* [RW] ADC Clip Count for PI Dmx1 Lane */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_0        0x022e405c /* [RW] ADC Clip Count for PO Dmx0 Lane */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_1        0x022e4060 /* [RW] ADC Clip Count for PO Dmx1 Lane */
#define BCHP_UDA_CORE_WB_CHAN_CLIP_CNT           0x022e4064 /* [RW] Wideband Channelizer Clip Count */
#define BCHP_UDA_CORE_NB_CHAN_CLIP_CNT           0x022e4068 /* [RW] Narrowband Channelizer Clip Count */
#define BCHP_UDA_CORE_WB_CHAN_CTRL               0x022e4100 /* [RW] Wideband Channelizer Control */
#define BCHP_UDA_CORE_WB_DDFS_FCW                0x022e4104 /* [RW] Wideband DDFS Frequency Control Word */
#define BCHP_UDA_CORE_NB_CHAN_CTRL               0x022e4140 /* [RW] Narrowband Channelizer Control */
#define BCHP_UDA_CORE_NB_DDFS_FCW                0x022e4144 /* [RW] Narrowband DDFS Frequency Control Word */
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01         0x022e4160 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03         0x022e4164 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05         0x022e4168 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07         0x022e416c /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09         0x022e4170 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11         0x022e4174 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13         0x022e4178 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15         0x022e417c /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17         0x022e4180 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19         0x022e4184 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_NB_ACI_COEFF_20            0x022e4188 /* [RW] Narrowband ACI filter coefficients (TC1.10) */
#define BCHP_UDA_CORE_IMP_DET_ENBL               0x022e4200 /* [RW] Impulse Burst Detector Enable */
#define BCHP_UDA_CORE_IMP_DET_CTRL               0x022e4204 /* [RW] Impulse Burst Detector Control */
#define BCHP_UDA_CORE_IMP_GAIN                   0x022e4208 /* [RW] Impulse Burst Detector Gain Control */
#define BCHP_UDA_CORE_IMP_GAIN_OFS               0x022e420c /* [RW] Impulse Burst Detector Gain Control */
#define BCHP_UDA_CORE_IMP_DET_NRM_FACTOR         0x022e4210 /* [RO] Impulse Burst Detector Normalization Factor */
#define BCHP_UDA_CORE_IMP_WNDW_DLY               0x022e4214 /* [RW] Impulse Burst Detector Delay */
#define BCHP_UDA_CORE_IMP_THR                    0x022e4218 /* [RW] Impulse Burst Detector Gain Control */
#define BCHP_UDA_CORE_IMP_DET_RGN                0x022e421c /* [RW] Impulse Burst Detector Gain Control */
#define BCHP_UDA_CORE_IMP_COUNT                  0x022e4220 /* [RO] Impulse energy threshold trigger pulse counter */
#define BCHP_UDA_CORE_IMP_DATA_TSTMP_INT         0x022e4224 /* [RO] Impulse Detector time stamp */
#define BCHP_UDA_CORE_IMP_DATA_RECORD_INT        0x022e4228 /* [RO] Impulse Detector record */
#define BCHP_UDA_CORE_REC_FIFO_CTRL              0x022e4240 /* [RW] Record memory control */
#define BCHP_UDA_CORE_REC_DATA_TSTMP             0x022e4244 /* [RO] IND/IMP data time stamp */
#define BCHP_UDA_CORE_REC_DATA_RECORD            0x022e4248 /* [RO] IND/IMP data record */
#define BCHP_UDA_CORE_REC_MEM_STATUS             0x022e424c /* [RO] Record memory status */
#define BCHP_UDA_CORE_IND_DET_ENBL               0x022e4300 /* [RW] Integrate-and-Dump Detect Enable */
#define BCHP_UDA_CORE_IND_CTRL                   0x022e4304 /* [RW] Integrate-and-Dump Detect Modes */
#define BCHP_UDA_CORE_IND_DLY                    0x022e4308 /* [RW] Integrate-and-Dump Delay */
#define BCHP_UDA_CORE_IND_ACCU_DUR               0x022e430c /* [RW] Integrate-and-Dump Accumulation Duration */
#define BCHP_UDA_CORE_IND_ENRGY_THR              0x022e4310 /* [RW] Integrate-and-Dump Accumulated Energy Threshold */
#define BCHP_UDA_CORE_IND_CYC_CNT                0x022e431c /* [RO] IND_CYC_CNT */
#define BCHP_UDA_CORE_IND_THR_CNT                0x022e4320 /* [RO] IND_THR_CNT */
#define BCHP_UDA_CORE_IND_DATA_TSTMP_INT         0x022e4324 /* [RO] Impulse Detector time stamp */
#define BCHP_UDA_CORE_IND_DATA_RECORD_INT        0x022e4328 /* [RO] Impulse Detector record */
#define BCHP_UDA_CORE_IND_HIST_CTRL              0x022e4340 /* [RW] Histogram memory control */
#define BCHP_UDA_CORE_IND_HIST_INIT_DATA         0x022e4344 /* [RW] Histogram init data */
#define BCHP_UDA_CORE_IND_HIST_RD_DATA           0x022e4348 /* [RO] Histogram data */
#define BCHP_UDA_CORE_IND_HIST_RD_PTR            0x022e434c /* [RW] Histogram memory pointer */
#define BCHP_UDA_CORE_MEM_PWR                    0x022e4350 /* [RW] Memory power control */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL              0x022e4400 /* [RW] UDA detection window control for triggers */
#define BCHP_UDA_CORE_ADC_CAPT_CTRL              0x022e4404 /* [RW] UDA detection window control for triggers */
#define BCHP_UDA_CORE_TRIG_TSTMP_T1              0x022e4408 /* [RW] Timestamp for Trigger T1 */
#define BCHP_UDA_CORE_TRIG_TSTMP_T2              0x022e440c /* [RW] Timestamp for Trigger T1 */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0           0x022e4410 /* [RW] Trigger control for Term0 */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1           0x022e4414 /* [RW] Trigger control for Term1 */
#define BCHP_UDA_CORE_TRIG_SFT_EN                0x022e4418 /* [WO] UDA Software Trigger */
#define BCHP_UDA_CORE_DIAG_CTRL                  0x022e441c /* [RW] UDA Diag Control */
#define BCHP_UDA_CORE_LEAP_FIFO                  0x022e4420 /* [RW] UDA LEAP FIFO Control/Status */
#define BCHP_UDA_CORE_SFT_REG0                   0x022e4504 /* [RW] SFT_REG0 */
#define BCHP_UDA_CORE_SFT_REG1                   0x022e4508 /* [RW] SFT_REG1 */

/***************************************************************************
 *UDA_CTRL - UDA Control
 ***************************************************************************/
/* UDA_CORE :: UDA_CTRL :: reserved_for_eco0 [31:04] */
#define BCHP_UDA_CORE_UDA_CTRL_reserved_for_eco0_MASK              0xfffffff0
#define BCHP_UDA_CORE_UDA_CTRL_reserved_for_eco0_SHIFT             4
#define BCHP_UDA_CORE_UDA_CTRL_reserved_for_eco0_DEFAULT           0x00000000

/* UDA_CORE :: UDA_CTRL :: inp_dis_quiet1 [03:03] */
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_quiet1_MASK                 0x00000008
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_quiet1_SHIFT                3
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_quiet1_DEFAULT              0x00000000

/* UDA_CORE :: UDA_CTRL :: inp_dis_quiet0 [02:02] */
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_quiet0_MASK                 0x00000004
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_quiet0_SHIFT                2
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_quiet0_DEFAULT              0x00000000

/* UDA_CORE :: UDA_CTRL :: inp_dis_us_oe [01:01] */
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_us_oe_MASK                  0x00000002
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_us_oe_SHIFT                 1
#define BCHP_UDA_CORE_UDA_CTRL_inp_dis_us_oe_DEFAULT               0x00000000

/* UDA_CORE :: UDA_CTRL :: inp_disable [00:00] */
#define BCHP_UDA_CORE_UDA_CTRL_inp_disable_MASK                    0x00000001
#define BCHP_UDA_CORE_UDA_CTRL_inp_disable_SHIFT                   0
#define BCHP_UDA_CORE_UDA_CTRL_inp_disable_DEFAULT                 0x00000000

/***************************************************************************
 *HDOFFCTL0 - ADC Handoff Control
 ***************************************************************************/
/* UDA_CORE :: HDOFFCTL0 :: adcin_select_lane3 [31:30] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane3_MASK            0xc0000000
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane3_SHIFT           30
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane3_DEFAULT         0x00000003

/* UDA_CORE :: HDOFFCTL0 :: adcin_select_lane2 [29:28] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane2_MASK            0x30000000
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane2_SHIFT           28
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane2_DEFAULT         0x00000002

/* UDA_CORE :: HDOFFCTL0 :: adcin_select_lane1 [27:26] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane1_MASK            0x0c000000
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane1_SHIFT           26
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane1_DEFAULT         0x00000001

/* UDA_CORE :: HDOFFCTL0 :: adcin_select_lane0 [25:24] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane0_MASK            0x03000000
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane0_SHIFT           24
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_select_lane0_DEFAULT         0x00000000

/* UDA_CORE :: HDOFFCTL0 :: RSVD1 [23:18] */
#define BCHP_UDA_CORE_HDOFFCTL0_RSVD1_MASK                         0x00fc0000
#define BCHP_UDA_CORE_HDOFFCTL0_RSVD1_SHIFT                        18
#define BCHP_UDA_CORE_HDOFFCTL0_RSVD1_DEFAULT                      0x00000000

/* UDA_CORE :: HDOFFCTL0 :: chan_fifo_soft_reset [17:17] */
#define BCHP_UDA_CORE_HDOFFCTL0_chan_fifo_soft_reset_MASK          0x00020000
#define BCHP_UDA_CORE_HDOFFCTL0_chan_fifo_soft_reset_SHIFT         17
#define BCHP_UDA_CORE_HDOFFCTL0_chan_fifo_soft_reset_DEFAULT       0x00000000

/* UDA_CORE :: HDOFFCTL0 :: fifo_auto_reset_disable [16:16] */
#define BCHP_UDA_CORE_HDOFFCTL0_fifo_auto_reset_disable_MASK       0x00010000
#define BCHP_UDA_CORE_HDOFFCTL0_fifo_auto_reset_disable_SHIFT      16
#define BCHP_UDA_CORE_HDOFFCTL0_fifo_auto_reset_disable_DEFAULT    0x00000000

/* UDA_CORE :: HDOFFCTL0 :: reserved0 [15:15] */
#define BCHP_UDA_CORE_HDOFFCTL0_reserved0_MASK                     0x00008000
#define BCHP_UDA_CORE_HDOFFCTL0_reserved0_SHIFT                    15

/* UDA_CORE :: HDOFFCTL0 :: lfsr_enable [14:14] */
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_enable_MASK                   0x00004000
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_enable_SHIFT                  14
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_enable_DEFAULT                0x00000000

/* UDA_CORE :: HDOFFCTL0 :: lfsr_sel [13:12] */
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_sel_MASK                      0x00003000
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_sel_SHIFT                     12
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_sel_DEFAULT                   0x00000000

/* UDA_CORE :: HDOFFCTL0 :: reserved1 [11:11] */
#define BCHP_UDA_CORE_HDOFFCTL0_reserved1_MASK                     0x00000800
#define BCHP_UDA_CORE_HDOFFCTL0_reserved1_SHIFT                    11

/* UDA_CORE :: HDOFFCTL0 :: lfsr_fifo_enable [10:10] */
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_fifo_enable_MASK              0x00000400
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_fifo_enable_SHIFT             10
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_fifo_enable_DEFAULT           0x00000000

/* UDA_CORE :: HDOFFCTL0 :: lfsr_fifo_sel [09:08] */
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_fifo_sel_MASK                 0x00000300
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_fifo_sel_SHIFT                8
#define BCHP_UDA_CORE_HDOFFCTL0_lfsr_fifo_sel_DEFAULT              0x00000000

/* UDA_CORE :: HDOFFCTL0 :: RSVD0 [07:04] */
#define BCHP_UDA_CORE_HDOFFCTL0_RSVD0_MASK                         0x000000f0
#define BCHP_UDA_CORE_HDOFFCTL0_RSVD0_SHIFT                        4
#define BCHP_UDA_CORE_HDOFFCTL0_RSVD0_DEFAULT                      0x00000000

/* UDA_CORE :: HDOFFCTL0 :: adcin_lane3 [03:03] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane3_MASK                   0x00000008
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane3_SHIFT                  3
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane3_DEFAULT                0x00000000

/* UDA_CORE :: HDOFFCTL0 :: adcin_lane2 [02:02] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane2_MASK                   0x00000004
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane2_SHIFT                  2
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane2_DEFAULT                0x00000000

/* UDA_CORE :: HDOFFCTL0 :: adcin_lane1 [01:01] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane1_MASK                   0x00000002
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane1_SHIFT                  1
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane1_DEFAULT                0x00000000

/* UDA_CORE :: HDOFFCTL0 :: adcin_lane0 [00:00] */
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane0_MASK                   0x00000001
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane0_SHIFT                  0
#define BCHP_UDA_CORE_HDOFFCTL0_adcin_lane0_DEFAULT                0x00000000

/***************************************************************************
 *HDOFFSTS - ADC Handoff Status
 ***************************************************************************/
/* UDA_CORE :: HDOFFSTS :: RSVD0 [31:02] */
#define BCHP_UDA_CORE_HDOFFSTS_RSVD0_MASK                          0xfffffffc
#define BCHP_UDA_CORE_HDOFFSTS_RSVD0_SHIFT                         2
#define BCHP_UDA_CORE_HDOFFSTS_RSVD0_DEFAULT                       0x00000000

/* UDA_CORE :: HDOFFSTS :: lfsr_comp_fifo_fail [01:01] */
#define BCHP_UDA_CORE_HDOFFSTS_lfsr_comp_fifo_fail_MASK            0x00000002
#define BCHP_UDA_CORE_HDOFFSTS_lfsr_comp_fifo_fail_SHIFT           1
#define BCHP_UDA_CORE_HDOFFSTS_lfsr_comp_fifo_fail_DEFAULT         0x00000000

/* UDA_CORE :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_UDA_CORE_HDOFFSTS_lfsr_comp_fail_MASK                 0x00000001
#define BCHP_UDA_CORE_HDOFFSTS_lfsr_comp_fail_SHIFT                0
#define BCHP_UDA_CORE_HDOFFSTS_lfsr_comp_fail_DEFAULT              0x00000000

/***************************************************************************
 *TSTMP_OFS - CMTS Ranging Timing Offset
 ***************************************************************************/
/* UDA_CORE :: TSTMP_OFS :: offset [31:00] */
#define BCHP_UDA_CORE_TSTMP_OFS_offset_MASK                        0xffffffff
#define BCHP_UDA_CORE_TSTMP_OFS_offset_SHIFT                       0
#define BCHP_UDA_CORE_TSTMP_OFS_offset_DEFAULT                     0x00000000

/***************************************************************************
 *CLIP_EN - ADC Clip Enable
 ***************************************************************************/
/* UDA_CORE :: CLIP_EN :: enable [31:00] */
#define BCHP_UDA_CORE_CLIP_EN_enable_MASK                          0xffffffff
#define BCHP_UDA_CORE_CLIP_EN_enable_SHIFT                         0
#define BCHP_UDA_CORE_CLIP_EN_enable_DEFAULT                       0x00000000

/***************************************************************************
 *CLIP_STATUS - ADC Clip Status
 ***************************************************************************/
/* UDA_CORE :: CLIP_STATUS :: status [31:00] */
#define BCHP_UDA_CORE_CLIP_STATUS_status_MASK                      0xffffffff
#define BCHP_UDA_CORE_CLIP_STATUS_status_SHIFT                     0
#define BCHP_UDA_CORE_CLIP_STATUS_status_DEFAULT                   0x00000000

/***************************************************************************
 *CLIP_CLEAR - ADC Clip Clear
 ***************************************************************************/
/* UDA_CORE :: CLIP_CLEAR :: clear [31:00] */
#define BCHP_UDA_CORE_CLIP_CLEAR_clear_MASK                        0xffffffff
#define BCHP_UDA_CORE_CLIP_CLEAR_clear_SHIFT                       0
#define BCHP_UDA_CORE_CLIP_CLEAR_clear_DEFAULT                     0x00000000

/***************************************************************************
 *CLIP_THR_ADCIN_PI - ADC Clip Threshold for PI Lane
 ***************************************************************************/
/* UDA_CORE :: CLIP_THR_ADCIN_PI :: reserved0 [31:30] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_reserved0_MASK             0xc0000000
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_reserved0_SHIFT            30

/* UDA_CORE :: CLIP_THR_ADCIN_PI :: thr_pos [29:16] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_thr_pos_MASK               0x3fff0000
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_thr_pos_SHIFT              16
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_thr_pos_DEFAULT            0x00000000

/* UDA_CORE :: CLIP_THR_ADCIN_PI :: reserved_for_eco1 [15:14] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_reserved_for_eco1_MASK     0x0000c000
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_reserved_for_eco1_SHIFT    14
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_reserved_for_eco1_DEFAULT  0x00000000

/* UDA_CORE :: CLIP_THR_ADCIN_PI :: thr_neg [13:00] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_thr_neg_MASK               0x00003fff
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_thr_neg_SHIFT              0
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PI_thr_neg_DEFAULT            0x00000000

/***************************************************************************
 *CLIP_THR_ADCIN_PO - ADC Clip Threshold for PO Lane
 ***************************************************************************/
/* UDA_CORE :: CLIP_THR_ADCIN_PO :: reserved0 [31:30] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_reserved0_MASK             0xc0000000
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_reserved0_SHIFT            30

/* UDA_CORE :: CLIP_THR_ADCIN_PO :: thr_pos [29:16] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_thr_pos_MASK               0x3fff0000
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_thr_pos_SHIFT              16
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_thr_pos_DEFAULT            0x00000000

/* UDA_CORE :: CLIP_THR_ADCIN_PO :: reserved_for_eco1 [15:14] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_reserved_for_eco1_MASK     0x0000c000
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_reserved_for_eco1_SHIFT    14
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_reserved_for_eco1_DEFAULT  0x00000000

/* UDA_CORE :: CLIP_THR_ADCIN_PO :: thr_neg [13:00] */
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_thr_neg_MASK               0x00003fff
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_thr_neg_SHIFT              0
#define BCHP_UDA_CORE_CLIP_THR_ADCIN_PO_thr_neg_DEFAULT            0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PI_0 - ADC Clip Count for PI Dmx0 Lane
 ***************************************************************************/
/* UDA_CORE :: ADCIN_CLIP_CNT_PI_0 :: clip_cnt [31:00] */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_0_clip_cnt_MASK            0xffffffff
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_0_clip_cnt_SHIFT           0
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_0_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PI_1 - ADC Clip Count for PI Dmx1 Lane
 ***************************************************************************/
/* UDA_CORE :: ADCIN_CLIP_CNT_PI_1 :: clip_cnt [31:00] */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_1_clip_cnt_MASK            0xffffffff
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_1_clip_cnt_SHIFT           0
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PI_1_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PO_0 - ADC Clip Count for PO Dmx0 Lane
 ***************************************************************************/
/* UDA_CORE :: ADCIN_CLIP_CNT_PO_0 :: clip_cnt [31:00] */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_0_clip_cnt_MASK            0xffffffff
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_0_clip_cnt_SHIFT           0
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_0_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PO_1 - ADC Clip Count for PO Dmx1 Lane
 ***************************************************************************/
/* UDA_CORE :: ADCIN_CLIP_CNT_PO_1 :: clip_cnt [31:00] */
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_1_clip_cnt_MASK            0xffffffff
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_1_clip_cnt_SHIFT           0
#define BCHP_UDA_CORE_ADCIN_CLIP_CNT_PO_1_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *WB_CHAN_CLIP_CNT - Wideband Channelizer Clip Count
 ***************************************************************************/
/* UDA_CORE :: WB_CHAN_CLIP_CNT :: clip_cnt [31:00] */
#define BCHP_UDA_CORE_WB_CHAN_CLIP_CNT_clip_cnt_MASK               0xffffffff
#define BCHP_UDA_CORE_WB_CHAN_CLIP_CNT_clip_cnt_SHIFT              0
#define BCHP_UDA_CORE_WB_CHAN_CLIP_CNT_clip_cnt_DEFAULT            0x00000000

/***************************************************************************
 *NB_CHAN_CLIP_CNT - Narrowband Channelizer Clip Count
 ***************************************************************************/
/* UDA_CORE :: NB_CHAN_CLIP_CNT :: clip_cnt [31:00] */
#define BCHP_UDA_CORE_NB_CHAN_CLIP_CNT_clip_cnt_MASK               0xffffffff
#define BCHP_UDA_CORE_NB_CHAN_CLIP_CNT_clip_cnt_SHIFT              0
#define BCHP_UDA_CORE_NB_CHAN_CLIP_CNT_clip_cnt_DEFAULT            0x00000000

/***************************************************************************
 *WB_CHAN_CTRL - Wideband Channelizer Control
 ***************************************************************************/
/* UDA_CORE :: WB_CHAN_CTRL :: reserved0 [31:17] */
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved0_MASK                  0xfffe0000
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved0_SHIFT                 17

/* UDA_CORE :: WB_CHAN_CTRL :: sp_inv [16:16] */
#define BCHP_UDA_CORE_WB_CHAN_CTRL_sp_inv_MASK                     0x00010000
#define BCHP_UDA_CORE_WB_CHAN_CTRL_sp_inv_SHIFT                    16
#define BCHP_UDA_CORE_WB_CHAN_CTRL_sp_inv_DEFAULT                  0x00000000

/* UDA_CORE :: WB_CHAN_CTRL :: reserved1 [15:12] */
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved1_MASK                  0x0000f000
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved1_SHIFT                 12

/* UDA_CORE :: WB_CHAN_CTRL :: reserved_for_eco2 [11:08] */
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved_for_eco2_MASK          0x00000f00
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved_for_eco2_SHIFT         8
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved_for_eco2_DEFAULT       0x00000000

/* UDA_CORE :: WB_CHAN_CTRL :: reserved3 [07:02] */
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved3_MASK                  0x000000fc
#define BCHP_UDA_CORE_WB_CHAN_CTRL_reserved3_SHIFT                 2

/* UDA_CORE :: WB_CHAN_CTRL :: bw_sel [01:00] */
#define BCHP_UDA_CORE_WB_CHAN_CTRL_bw_sel_MASK                     0x00000003
#define BCHP_UDA_CORE_WB_CHAN_CTRL_bw_sel_SHIFT                    0
#define BCHP_UDA_CORE_WB_CHAN_CTRL_bw_sel_DEFAULT                  0x00000000

/***************************************************************************
 *WB_DDFS_FCW - Wideband DDFS Frequency Control Word
 ***************************************************************************/
/* UDA_CORE :: WB_DDFS_FCW :: fcw [31:00] */
#define BCHP_UDA_CORE_WB_DDFS_FCW_fcw_MASK                         0xffffffff
#define BCHP_UDA_CORE_WB_DDFS_FCW_fcw_SHIFT                        0
#define BCHP_UDA_CORE_WB_DDFS_FCW_fcw_DEFAULT                      0x00000000

/***************************************************************************
 *NB_CHAN_CTRL - Narrowband Channelizer Control
 ***************************************************************************/
/* UDA_CORE :: NB_CHAN_CTRL :: reserved0 [31:17] */
#define BCHP_UDA_CORE_NB_CHAN_CTRL_reserved0_MASK                  0xfffe0000
#define BCHP_UDA_CORE_NB_CHAN_CTRL_reserved0_SHIFT                 17

/* UDA_CORE :: NB_CHAN_CTRL :: sp_inv [16:16] */
#define BCHP_UDA_CORE_NB_CHAN_CTRL_sp_inv_MASK                     0x00010000
#define BCHP_UDA_CORE_NB_CHAN_CTRL_sp_inv_SHIFT                    16
#define BCHP_UDA_CORE_NB_CHAN_CTRL_sp_inv_DEFAULT                  0x00000000

/* UDA_CORE :: NB_CHAN_CTRL :: reserved1 [15:03] */
#define BCHP_UDA_CORE_NB_CHAN_CTRL_reserved1_MASK                  0x0000fff8
#define BCHP_UDA_CORE_NB_CHAN_CTRL_reserved1_SHIFT                 3

/* UDA_CORE :: NB_CHAN_CTRL :: bw_dep_scl [02:02] */
#define BCHP_UDA_CORE_NB_CHAN_CTRL_bw_dep_scl_MASK                 0x00000004
#define BCHP_UDA_CORE_NB_CHAN_CTRL_bw_dep_scl_SHIFT                2
#define BCHP_UDA_CORE_NB_CHAN_CTRL_bw_dep_scl_DEFAULT              0x00000000

/* UDA_CORE :: NB_CHAN_CTRL :: bw_sel [01:00] */
#define BCHP_UDA_CORE_NB_CHAN_CTRL_bw_sel_MASK                     0x00000003
#define BCHP_UDA_CORE_NB_CHAN_CTRL_bw_sel_SHIFT                    0
#define BCHP_UDA_CORE_NB_CHAN_CTRL_bw_sel_DEFAULT                  0x00000000

/***************************************************************************
 *NB_DDFS_FCW - Narrowband DDFS Frequency Control Word
 ***************************************************************************/
/* UDA_CORE :: NB_DDFS_FCW :: fcw [31:00] */
#define BCHP_UDA_CORE_NB_DDFS_FCW_fcw_MASK                         0xffffffff
#define BCHP_UDA_CORE_NB_DDFS_FCW_fcw_SHIFT                        0
#define BCHP_UDA_CORE_NB_DDFS_FCW_fcw_DEFAULT                      0x00000000

/***************************************************************************
 *NB_ACI_COEFF_00_01 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_00_01 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_00_01 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_coeff1_DEFAULT            0x00000002

/* UDA_CORE :: NB_ACI_COEFF_00_01 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_00_01 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_00_01_coeff0_DEFAULT            0x00000002

/***************************************************************************
 *NB_ACI_COEFF_02_03 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_02_03 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_02_03 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_coeff1_DEFAULT            0x000007fd

/* UDA_CORE :: NB_ACI_COEFF_02_03 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_02_03 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_02_03_coeff0_DEFAULT            0x000007fc

/***************************************************************************
 *NB_ACI_COEFF_04_05 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_04_05 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_04_05 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_coeff1_DEFAULT            0x00000002

/* UDA_CORE :: NB_ACI_COEFF_04_05 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_04_05 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_04_05_coeff0_DEFAULT            0x00000006

/***************************************************************************
 *NB_ACI_COEFF_06_07 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_06_07 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_06_07 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_coeff1_DEFAULT            0x000007ff

/* UDA_CORE :: NB_ACI_COEFF_06_07 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_06_07 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_06_07_coeff0_DEFAULT            0x000007f6

/***************************************************************************
 *NB_ACI_COEFF_08_09 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_08_09 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_08_09 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_coeff1_DEFAULT            0x000007fd

/* UDA_CORE :: NB_ACI_COEFF_08_09 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_08_09 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_08_09_coeff0_DEFAULT            0x0000000f

/***************************************************************************
 *NB_ACI_COEFF_10_11 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_10_11 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_10_11 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_coeff1_DEFAULT            0x0000000b

/* UDA_CORE :: NB_ACI_COEFF_10_11 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_10_11 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_10_11_coeff0_DEFAULT            0x000007eb

/***************************************************************************
 *NB_ACI_COEFF_12_13 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_12_13 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_12_13 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_coeff1_DEFAULT            0x000007e8

/* UDA_CORE :: NB_ACI_COEFF_12_13 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_12_13 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_12_13_coeff0_DEFAULT            0x0000001b

/***************************************************************************
 *NB_ACI_COEFF_14_15 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_14_15 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_14_15 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_coeff1_DEFAULT            0x00000030

/* UDA_CORE :: NB_ACI_COEFF_14_15 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_14_15 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_14_15_coeff0_DEFAULT            0x000007df

/***************************************************************************
 *NB_ACI_COEFF_16_17 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_16_17 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_16_17 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_coeff1_DEFAULT            0x0000079f

/* UDA_CORE :: NB_ACI_COEFF_16_17 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_16_17 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_16_17_coeff0_DEFAULT            0x00000026

/***************************************************************************
 *NB_ACI_COEFF_18_19 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_18_19 :: reserved0 [31:27] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_reserved0_MASK            0xf8000000
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_reserved0_SHIFT           27

/* UDA_CORE :: NB_ACI_COEFF_18_19 :: coeff1 [26:16] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_coeff1_MASK               0x07ff0000
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_coeff1_SHIFT              16
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_coeff1_DEFAULT            0x00000142

/* UDA_CORE :: NB_ACI_COEFF_18_19 :: reserved1 [15:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_reserved1_MASK            0x0000f800
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_reserved1_SHIFT           11

/* UDA_CORE :: NB_ACI_COEFF_18_19 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_coeff0_MASK               0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_coeff0_SHIFT              0
#define BCHP_UDA_CORE_NB_ACI_COEFF_18_19_coeff0_DEFAULT            0x000007d7

/***************************************************************************
 *NB_ACI_COEFF_20 - Narrowband ACI filter coefficients (TC1.10)
 ***************************************************************************/
/* UDA_CORE :: NB_ACI_COEFF_20 :: reserved0 [31:11] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_20_reserved0_MASK               0xfffff800
#define BCHP_UDA_CORE_NB_ACI_COEFF_20_reserved0_SHIFT              11

/* UDA_CORE :: NB_ACI_COEFF_20 :: coeff0 [10:00] */
#define BCHP_UDA_CORE_NB_ACI_COEFF_20_coeff0_MASK                  0x000007ff
#define BCHP_UDA_CORE_NB_ACI_COEFF_20_coeff0_SHIFT                 0
#define BCHP_UDA_CORE_NB_ACI_COEFF_20_coeff0_DEFAULT               0x0000022a

/***************************************************************************
 *IMP_DET_ENBL - Impulse Burst Detector Enable
 ***************************************************************************/
/* UDA_CORE :: IMP_DET_ENBL :: reserved0 [31:01] */
#define BCHP_UDA_CORE_IMP_DET_ENBL_reserved0_MASK                  0xfffffffe
#define BCHP_UDA_CORE_IMP_DET_ENBL_reserved0_SHIFT                 1

/* UDA_CORE :: IMP_DET_ENBL :: enable [00:00] */
#define BCHP_UDA_CORE_IMP_DET_ENBL_enable_MASK                     0x00000001
#define BCHP_UDA_CORE_IMP_DET_ENBL_enable_SHIFT                    0
#define BCHP_UDA_CORE_IMP_DET_ENBL_enable_DEFAULT                  0x00000000

/***************************************************************************
 *IMP_DET_CTRL - Impulse Burst Detector Control
 ***************************************************************************/
/* UDA_CORE :: IMP_DET_CTRL :: reserved0 [31:16] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved0_MASK                  0xffff0000
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved0_SHIFT                 16

/* UDA_CORE :: IMP_DET_CTRL :: reserved_for_eco1 [15:11] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco1_MASK          0x0000f800
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco1_SHIFT         11
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco1_DEFAULT       0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: trig_src [10:10] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_trig_src_MASK                   0x00000400
#define BCHP_UDA_CORE_IMP_DET_CTRL_trig_src_SHIFT                  10
#define BCHP_UDA_CORE_IMP_DET_CTRL_trig_src_DEFAULT                0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: IMP_COUNT_EN [09:09] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_IMP_COUNT_EN_MASK               0x00000200
#define BCHP_UDA_CORE_IMP_DET_CTRL_IMP_COUNT_EN_SHIFT              9
#define BCHP_UDA_CORE_IMP_DET_CTRL_IMP_COUNT_EN_DEFAULT            0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: CH_BW_DEP_SCL [08:08] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_CH_BW_DEP_SCL_MASK              0x00000100
#define BCHP_UDA_CORE_IMP_DET_CTRL_CH_BW_DEP_SCL_SHIFT             8
#define BCHP_UDA_CORE_IMP_DET_CTRL_CH_BW_DEP_SCL_DEFAULT           0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: reserved_for_eco2 [07:07] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco2_MASK          0x00000080
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco2_SHIFT         7
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco2_DEFAULT       0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: ofdm_ch_sel [06:06] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_ofdm_ch_sel_MASK                0x00000040
#define BCHP_UDA_CORE_IMP_DET_CTRL_ofdm_ch_sel_SHIFT               6
#define BCHP_UDA_CORE_IMP_DET_CTRL_ofdm_ch_sel_DEFAULT             0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: det_wndw_sel [05:05] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_det_wndw_sel_MASK               0x00000020
#define BCHP_UDA_CORE_IMP_DET_CTRL_det_wndw_sel_SHIFT              5
#define BCHP_UDA_CORE_IMP_DET_CTRL_det_wndw_sel_DEFAULT            0x00000001

/* UDA_CORE :: IMP_DET_CTRL :: chan_sel [04:04] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_chan_sel_MASK                   0x00000010
#define BCHP_UDA_CORE_IMP_DET_CTRL_chan_sel_SHIFT                  4
#define BCHP_UDA_CORE_IMP_DET_CTRL_chan_sel_DEFAULT                0x00000001

/* UDA_CORE :: IMP_DET_CTRL :: reserved_for_eco3 [03:01] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco3_MASK          0x0000000e
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco3_SHIFT         1
#define BCHP_UDA_CORE_IMP_DET_CTRL_reserved_for_eco3_DEFAULT       0x00000000

/* UDA_CORE :: IMP_DET_CTRL :: IMPDET_STRT_MD [00:00] */
#define BCHP_UDA_CORE_IMP_DET_CTRL_IMPDET_STRT_MD_MASK             0x00000001
#define BCHP_UDA_CORE_IMP_DET_CTRL_IMPDET_STRT_MD_SHIFT            0
#define BCHP_UDA_CORE_IMP_DET_CTRL_IMPDET_STRT_MD_DEFAULT          0x00000000

/***************************************************************************
 *IMP_GAIN - Impulse Burst Detector Gain Control
 ***************************************************************************/
/* UDA_CORE :: IMP_GAIN :: IMP_AFEGN_NRM [31:31] */
#define BCHP_UDA_CORE_IMP_GAIN_IMP_AFEGN_NRM_MASK                  0x80000000
#define BCHP_UDA_CORE_IMP_GAIN_IMP_AFEGN_NRM_SHIFT                 31
#define BCHP_UDA_CORE_IMP_GAIN_IMP_AFEGN_NRM_DEFAULT               0x00000001

/* UDA_CORE :: IMP_GAIN :: reserved_for_eco0 [30:28] */
#define BCHP_UDA_CORE_IMP_GAIN_reserved_for_eco0_MASK              0x70000000
#define BCHP_UDA_CORE_IMP_GAIN_reserved_for_eco0_SHIFT             28
#define BCHP_UDA_CORE_IMP_GAIN_reserved_for_eco0_DEFAULT           0x00000000

/* UDA_CORE :: IMP_GAIN :: UDA_AFE_GAIN [27:16] */
#define BCHP_UDA_CORE_IMP_GAIN_UDA_AFE_GAIN_MASK                   0x0fff0000
#define BCHP_UDA_CORE_IMP_GAIN_UDA_AFE_GAIN_SHIFT                  16
#define BCHP_UDA_CORE_IMP_GAIN_UDA_AFE_GAIN_DEFAULT                0x00000100

/* UDA_CORE :: IMP_GAIN :: IMP_TXGAIN_NRM [15:15] */
#define BCHP_UDA_CORE_IMP_GAIN_IMP_TXGAIN_NRM_MASK                 0x00008000
#define BCHP_UDA_CORE_IMP_GAIN_IMP_TXGAIN_NRM_SHIFT                15
#define BCHP_UDA_CORE_IMP_GAIN_IMP_TXGAIN_NRM_DEFAULT              0x00000001

/* UDA_CORE :: IMP_GAIN :: reserved_for_eco1 [14:12] */
#define BCHP_UDA_CORE_IMP_GAIN_reserved_for_eco1_MASK              0x00007000
#define BCHP_UDA_CORE_IMP_GAIN_reserved_for_eco1_SHIFT             12
#define BCHP_UDA_CORE_IMP_GAIN_reserved_for_eco1_DEFAULT           0x00000000

/* UDA_CORE :: IMP_GAIN :: TOTAL_USTX_GAIN [11:00] */
#define BCHP_UDA_CORE_IMP_GAIN_TOTAL_USTX_GAIN_MASK                0x00000fff
#define BCHP_UDA_CORE_IMP_GAIN_TOTAL_USTX_GAIN_SHIFT               0
#define BCHP_UDA_CORE_IMP_GAIN_TOTAL_USTX_GAIN_DEFAULT             0x00000100

/***************************************************************************
 *IMP_GAIN_OFS - Impulse Burst Detector Gain Control
 ***************************************************************************/
/* UDA_CORE :: IMP_GAIN_OFS :: reserved0 [31:16] */
#define BCHP_UDA_CORE_IMP_GAIN_OFS_reserved0_MASK                  0xffff0000
#define BCHP_UDA_CORE_IMP_GAIN_OFS_reserved0_SHIFT                 16

/* UDA_CORE :: IMP_GAIN_OFS :: reserved_for_eco1 [15:12] */
#define BCHP_UDA_CORE_IMP_GAIN_OFS_reserved_for_eco1_MASK          0x0000f000
#define BCHP_UDA_CORE_IMP_GAIN_OFS_reserved_for_eco1_SHIFT         12
#define BCHP_UDA_CORE_IMP_GAIN_OFS_reserved_for_eco1_DEFAULT       0x00000000

/* UDA_CORE :: IMP_GAIN_OFS :: gain_ofs [11:00] */
#define BCHP_UDA_CORE_IMP_GAIN_OFS_gain_ofs_MASK                   0x00000fff
#define BCHP_UDA_CORE_IMP_GAIN_OFS_gain_ofs_SHIFT                  0
#define BCHP_UDA_CORE_IMP_GAIN_OFS_gain_ofs_DEFAULT                0x00000100

/***************************************************************************
 *IMP_DET_NRM_FACTOR - Impulse Burst Detector Normalization Factor
 ***************************************************************************/
/* UDA_CORE :: IMP_DET_NRM_FACTOR :: reserved0 [31:12] */
#define BCHP_UDA_CORE_IMP_DET_NRM_FACTOR_reserved0_MASK            0xfffff000
#define BCHP_UDA_CORE_IMP_DET_NRM_FACTOR_reserved0_SHIFT           12

/* UDA_CORE :: IMP_DET_NRM_FACTOR :: nrm_factor [11:00] */
#define BCHP_UDA_CORE_IMP_DET_NRM_FACTOR_nrm_factor_MASK           0x00000fff
#define BCHP_UDA_CORE_IMP_DET_NRM_FACTOR_nrm_factor_SHIFT          0
#define BCHP_UDA_CORE_IMP_DET_NRM_FACTOR_nrm_factor_DEFAULT        0x00000000

/***************************************************************************
 *IMP_WNDW_DLY - Impulse Burst Detector Delay
 ***************************************************************************/
/* UDA_CORE :: IMP_WNDW_DLY :: reserved0 [31:16] */
#define BCHP_UDA_CORE_IMP_WNDW_DLY_reserved0_MASK                  0xffff0000
#define BCHP_UDA_CORE_IMP_WNDW_DLY_reserved0_SHIFT                 16

/* UDA_CORE :: IMP_WNDW_DLY :: RSVD0 [15:13] */
#define BCHP_UDA_CORE_IMP_WNDW_DLY_RSVD0_MASK                      0x0000e000
#define BCHP_UDA_CORE_IMP_WNDW_DLY_RSVD0_SHIFT                     13
#define BCHP_UDA_CORE_IMP_WNDW_DLY_RSVD0_DEFAULT                   0x00000000

/* UDA_CORE :: IMP_WNDW_DLY :: wndw_dly [12:00] */
#define BCHP_UDA_CORE_IMP_WNDW_DLY_wndw_dly_MASK                   0x00001fff
#define BCHP_UDA_CORE_IMP_WNDW_DLY_wndw_dly_SHIFT                  0
#define BCHP_UDA_CORE_IMP_WNDW_DLY_wndw_dly_DEFAULT                0x00000000

/***************************************************************************
 *IMP_THR - Impulse Burst Detector Gain Control
 ***************************************************************************/
/* UDA_CORE :: IMP_THR :: reserved0 [31:28] */
#define BCHP_UDA_CORE_IMP_THR_reserved0_MASK                       0xf0000000
#define BCHP_UDA_CORE_IMP_THR_reserved0_SHIFT                      28

/* UDA_CORE :: IMP_THR :: IMP_END_THR [27:16] */
#define BCHP_UDA_CORE_IMP_THR_IMP_END_THR_MASK                     0x0fff0000
#define BCHP_UDA_CORE_IMP_THR_IMP_END_THR_SHIFT                    16
#define BCHP_UDA_CORE_IMP_THR_IMP_END_THR_DEFAULT                  0x00000040

/* UDA_CORE :: IMP_THR :: reserved1 [15:12] */
#define BCHP_UDA_CORE_IMP_THR_reserved1_MASK                       0x0000f000
#define BCHP_UDA_CORE_IMP_THR_reserved1_SHIFT                      12

/* UDA_CORE :: IMP_THR :: IMP_STR_THR [11:00] */
#define BCHP_UDA_CORE_IMP_THR_IMP_STR_THR_MASK                     0x00000fff
#define BCHP_UDA_CORE_IMP_THR_IMP_STR_THR_SHIFT                    0
#define BCHP_UDA_CORE_IMP_THR_IMP_STR_THR_DEFAULT                  0x00000040

/***************************************************************************
 *IMP_DET_RGN - Impulse Burst Detector Gain Control
 ***************************************************************************/
/* UDA_CORE :: IMP_DET_RGN :: IMP_MIN_DUR [31:24] */
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_MIN_DUR_MASK                 0xff000000
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_MIN_DUR_SHIFT                24
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_MIN_DUR_DEFAULT              0x00000014

/* UDA_CORE :: IMP_DET_RGN :: IMP_MAX_GAP [23:16] */
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_MAX_GAP_MASK                 0x00ff0000
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_MAX_GAP_SHIFT                16
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_MAX_GAP_DEFAULT              0x0000000a

/* UDA_CORE :: IMP_DET_RGN :: reserved0 [15:14] */
#define BCHP_UDA_CORE_IMP_DET_RGN_reserved0_MASK                   0x0000c000
#define BCHP_UDA_CORE_IMP_DET_RGN_reserved0_SHIFT                  14

/* UDA_CORE :: IMP_DET_RGN :: IMP_EOWDW_RGN [13:08] */
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_EOWDW_RGN_MASK               0x00003f00
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_EOWDW_RGN_SHIFT              8
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_EOWDW_RGN_DEFAULT            0x00000000

/* UDA_CORE :: IMP_DET_RGN :: reserved1 [07:06] */
#define BCHP_UDA_CORE_IMP_DET_RGN_reserved1_MASK                   0x000000c0
#define BCHP_UDA_CORE_IMP_DET_RGN_reserved1_SHIFT                  6

/* UDA_CORE :: IMP_DET_RGN :: IMP_SOWDW_RGN [05:00] */
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_SOWDW_RGN_MASK               0x0000003f
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_SOWDW_RGN_SHIFT              0
#define BCHP_UDA_CORE_IMP_DET_RGN_IMP_SOWDW_RGN_DEFAULT            0x00000000

/***************************************************************************
 *IMP_COUNT - Impulse energy threshold trigger pulse counter
 ***************************************************************************/
/* UDA_CORE :: IMP_COUNT :: count [31:00] */
#define BCHP_UDA_CORE_IMP_COUNT_count_MASK                         0xffffffff
#define BCHP_UDA_CORE_IMP_COUNT_count_SHIFT                        0
#define BCHP_UDA_CORE_IMP_COUNT_count_DEFAULT                      0x00000000

/***************************************************************************
 *IMP_DATA_TSTMP_INT - Impulse Detector time stamp
 ***************************************************************************/
/* UDA_CORE :: IMP_DATA_TSTMP_INT :: data [31:00] */
#define BCHP_UDA_CORE_IMP_DATA_TSTMP_INT_data_MASK                 0xffffffff
#define BCHP_UDA_CORE_IMP_DATA_TSTMP_INT_data_SHIFT                0
#define BCHP_UDA_CORE_IMP_DATA_TSTMP_INT_data_DEFAULT              0x00000000

/***************************************************************************
 *IMP_DATA_RECORD_INT - Impulse Detector record
 ***************************************************************************/
/* UDA_CORE :: IMP_DATA_RECORD_INT :: data [31:00] */
#define BCHP_UDA_CORE_IMP_DATA_RECORD_INT_data_MASK                0xffffffff
#define BCHP_UDA_CORE_IMP_DATA_RECORD_INT_data_SHIFT               0
#define BCHP_UDA_CORE_IMP_DATA_RECORD_INT_data_DEFAULT             0x00000000

/***************************************************************************
 *REC_FIFO_CTRL - Record memory control
 ***************************************************************************/
/* UDA_CORE :: REC_FIFO_CTRL :: reserved0 [31:08] */
#define BCHP_UDA_CORE_REC_FIFO_CTRL_reserved0_MASK                 0xffffff00
#define BCHP_UDA_CORE_REC_FIFO_CTRL_reserved0_SHIFT                8

/* UDA_CORE :: REC_FIFO_CTRL :: RSVD [07:03] */
#define BCHP_UDA_CORE_REC_FIFO_CTRL_RSVD_MASK                      0x000000f8
#define BCHP_UDA_CORE_REC_FIFO_CTRL_RSVD_SHIFT                     3
#define BCHP_UDA_CORE_REC_FIFO_CTRL_RSVD_DEFAULT                   0x00000000

/* UDA_CORE :: REC_FIFO_CTRL :: src_sel [02:02] */
#define BCHP_UDA_CORE_REC_FIFO_CTRL_src_sel_MASK                   0x00000004
#define BCHP_UDA_CORE_REC_FIFO_CTRL_src_sel_SHIFT                  2
#define BCHP_UDA_CORE_REC_FIFO_CTRL_src_sel_DEFAULT                0x00000000

/* UDA_CORE :: REC_FIFO_CTRL :: rst [01:01] */
#define BCHP_UDA_CORE_REC_FIFO_CTRL_rst_MASK                       0x00000002
#define BCHP_UDA_CORE_REC_FIFO_CTRL_rst_SHIFT                      1
#define BCHP_UDA_CORE_REC_FIFO_CTRL_rst_DEFAULT                    0x00000000

/* UDA_CORE :: REC_FIFO_CTRL :: mode [00:00] */
#define BCHP_UDA_CORE_REC_FIFO_CTRL_mode_MASK                      0x00000001
#define BCHP_UDA_CORE_REC_FIFO_CTRL_mode_SHIFT                     0
#define BCHP_UDA_CORE_REC_FIFO_CTRL_mode_DEFAULT                   0x00000000

/***************************************************************************
 *REC_DATA_TSTMP - IND/IMP data time stamp
 ***************************************************************************/
/* UDA_CORE :: REC_DATA_TSTMP :: data [31:00] */
#define BCHP_UDA_CORE_REC_DATA_TSTMP_data_MASK                     0xffffffff
#define BCHP_UDA_CORE_REC_DATA_TSTMP_data_SHIFT                    0
#define BCHP_UDA_CORE_REC_DATA_TSTMP_data_DEFAULT                  0x00000000

/***************************************************************************
 *REC_DATA_RECORD - IND/IMP data record
 ***************************************************************************/
/* UDA_CORE :: REC_DATA_RECORD :: data [31:00] */
#define BCHP_UDA_CORE_REC_DATA_RECORD_data_MASK                    0xffffffff
#define BCHP_UDA_CORE_REC_DATA_RECORD_data_SHIFT                   0
#define BCHP_UDA_CORE_REC_DATA_RECORD_data_DEFAULT                 0x00000000

/***************************************************************************
 *REC_MEM_STATUS - Record memory status
 ***************************************************************************/
/* UDA_CORE :: REC_MEM_STATUS :: reserved0 [31:19] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_reserved0_MASK                0xfff80000
#define BCHP_UDA_CORE_REC_MEM_STATUS_reserved0_SHIFT               19

/* UDA_CORE :: REC_MEM_STATUS :: ovf [18:18] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_ovf_MASK                      0x00040000
#define BCHP_UDA_CORE_REC_MEM_STATUS_ovf_SHIFT                     18
#define BCHP_UDA_CORE_REC_MEM_STATUS_ovf_DEFAULT                   0x00000000

/* UDA_CORE :: REC_MEM_STATUS :: empty [17:17] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_empty_MASK                    0x00020000
#define BCHP_UDA_CORE_REC_MEM_STATUS_empty_SHIFT                   17
#define BCHP_UDA_CORE_REC_MEM_STATUS_empty_DEFAULT                 0x00000000

/* UDA_CORE :: REC_MEM_STATUS :: full [16:16] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_full_MASK                     0x00010000
#define BCHP_UDA_CORE_REC_MEM_STATUS_full_SHIFT                    16
#define BCHP_UDA_CORE_REC_MEM_STATUS_full_DEFAULT                  0x00000000

/* UDA_CORE :: REC_MEM_STATUS :: reserved1 [15:14] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_reserved1_MASK                0x0000c000
#define BCHP_UDA_CORE_REC_MEM_STATUS_reserved1_SHIFT               14

/* UDA_CORE :: REC_MEM_STATUS :: reserved2 [13:11] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_reserved2_MASK                0x00003800
#define BCHP_UDA_CORE_REC_MEM_STATUS_reserved2_SHIFT               11

/* UDA_CORE :: REC_MEM_STATUS :: rec_count [10:00] */
#define BCHP_UDA_CORE_REC_MEM_STATUS_rec_count_MASK                0x000007ff
#define BCHP_UDA_CORE_REC_MEM_STATUS_rec_count_SHIFT               0
#define BCHP_UDA_CORE_REC_MEM_STATUS_rec_count_DEFAULT             0x00000000

/***************************************************************************
 *IND_DET_ENBL - Integrate-and-Dump Detect Enable
 ***************************************************************************/
/* UDA_CORE :: IND_DET_ENBL :: reserved0 [31:01] */
#define BCHP_UDA_CORE_IND_DET_ENBL_reserved0_MASK                  0xfffffffe
#define BCHP_UDA_CORE_IND_DET_ENBL_reserved0_SHIFT                 1

/* UDA_CORE :: IND_DET_ENBL :: enable [00:00] */
#define BCHP_UDA_CORE_IND_DET_ENBL_enable_MASK                     0x00000001
#define BCHP_UDA_CORE_IND_DET_ENBL_enable_SHIFT                    0
#define BCHP_UDA_CORE_IND_DET_ENBL_enable_DEFAULT                  0x00000000

/***************************************************************************
 *IND_CTRL - Integrate-and-Dump Detect Modes
 ***************************************************************************/
/* UDA_CORE :: IND_CTRL :: reserved0 [31:10] */
#define BCHP_UDA_CORE_IND_CTRL_reserved0_MASK                      0xfffffc00
#define BCHP_UDA_CORE_IND_CTRL_reserved0_SHIFT                     10

/* UDA_CORE :: IND_CTRL :: IND_COUNT_EN [09:09] */
#define BCHP_UDA_CORE_IND_CTRL_IND_COUNT_EN_MASK                   0x00000200
#define BCHP_UDA_CORE_IND_CTRL_IND_COUNT_EN_SHIFT                  9
#define BCHP_UDA_CORE_IND_CTRL_IND_COUNT_EN_DEFAULT                0x00000000

/* UDA_CORE :: IND_CTRL :: IND_OTRIG_LATE [08:08] */
#define BCHP_UDA_CORE_IND_CTRL_IND_OTRIG_LATE_MASK                 0x00000100
#define BCHP_UDA_CORE_IND_CTRL_IND_OTRIG_LATE_SHIFT                8
#define BCHP_UDA_CORE_IND_CTRL_IND_OTRIG_LATE_DEFAULT              0x00000000

/* UDA_CORE :: IND_CTRL :: reserved_for_eco1 [07:07] */
#define BCHP_UDA_CORE_IND_CTRL_reserved_for_eco1_MASK              0x00000080
#define BCHP_UDA_CORE_IND_CTRL_reserved_for_eco1_SHIFT             7
#define BCHP_UDA_CORE_IND_CTRL_reserved_for_eco1_DEFAULT           0x00000000

/* UDA_CORE :: IND_CTRL :: ofdm_ch_sel [06:06] */
#define BCHP_UDA_CORE_IND_CTRL_ofdm_ch_sel_MASK                    0x00000040
#define BCHP_UDA_CORE_IND_CTRL_ofdm_ch_sel_SHIFT                   6
#define BCHP_UDA_CORE_IND_CTRL_ofdm_ch_sel_DEFAULT                 0x00000000

/* UDA_CORE :: IND_CTRL :: det_wndw_sel [05:05] */
#define BCHP_UDA_CORE_IND_CTRL_det_wndw_sel_MASK                   0x00000020
#define BCHP_UDA_CORE_IND_CTRL_det_wndw_sel_SHIFT                  5
#define BCHP_UDA_CORE_IND_CTRL_det_wndw_sel_DEFAULT                0x00000001

/* UDA_CORE :: IND_CTRL :: chan_sel [04:04] */
#define BCHP_UDA_CORE_IND_CTRL_chan_sel_MASK                       0x00000010
#define BCHP_UDA_CORE_IND_CTRL_chan_sel_SHIFT                      4
#define BCHP_UDA_CORE_IND_CTRL_chan_sel_DEFAULT                    0x00000000

/* UDA_CORE :: IND_CTRL :: reserved_for_eco2 [03:02] */
#define BCHP_UDA_CORE_IND_CTRL_reserved_for_eco2_MASK              0x0000000c
#define BCHP_UDA_CORE_IND_CTRL_reserved_for_eco2_SHIFT             2
#define BCHP_UDA_CORE_IND_CTRL_reserved_for_eco2_DEFAULT           0x00000000

/* UDA_CORE :: IND_CTRL :: IND_SYMB_MODE [01:01] */
#define BCHP_UDA_CORE_IND_CTRL_IND_SYMB_MODE_MASK                  0x00000002
#define BCHP_UDA_CORE_IND_CTRL_IND_SYMB_MODE_SHIFT                 1
#define BCHP_UDA_CORE_IND_CTRL_IND_SYMB_MODE_DEFAULT               0x00000000

/* UDA_CORE :: IND_CTRL :: IND_WNDW_MODE [00:00] */
#define BCHP_UDA_CORE_IND_CTRL_IND_WNDW_MODE_MASK                  0x00000001
#define BCHP_UDA_CORE_IND_CTRL_IND_WNDW_MODE_SHIFT                 0
#define BCHP_UDA_CORE_IND_CTRL_IND_WNDW_MODE_DEFAULT               0x00000000

/***************************************************************************
 *IND_DLY - Integrate-and-Dump Delay
 ***************************************************************************/
/* UDA_CORE :: IND_DLY :: RSVD1 [31:26] */
#define BCHP_UDA_CORE_IND_DLY_RSVD1_MASK                           0xfc000000
#define BCHP_UDA_CORE_IND_DLY_RSVD1_SHIFT                          26
#define BCHP_UDA_CORE_IND_DLY_RSVD1_DEFAULT                        0x00000000

/* UDA_CORE :: IND_DLY :: IND_SYMB_DLY [25:16] */
#define BCHP_UDA_CORE_IND_DLY_IND_SYMB_DLY_MASK                    0x03ff0000
#define BCHP_UDA_CORE_IND_DLY_IND_SYMB_DLY_SHIFT                   16
#define BCHP_UDA_CORE_IND_DLY_IND_SYMB_DLY_DEFAULT                 0x00000000

/* UDA_CORE :: IND_DLY :: RSVD0 [15:13] */
#define BCHP_UDA_CORE_IND_DLY_RSVD0_MASK                           0x0000e000
#define BCHP_UDA_CORE_IND_DLY_RSVD0_SHIFT                          13
#define BCHP_UDA_CORE_IND_DLY_RSVD0_DEFAULT                        0x00000000

/* UDA_CORE :: IND_DLY :: IND_WNDW_DLY [12:00] */
#define BCHP_UDA_CORE_IND_DLY_IND_WNDW_DLY_MASK                    0x00001fff
#define BCHP_UDA_CORE_IND_DLY_IND_WNDW_DLY_SHIFT                   0
#define BCHP_UDA_CORE_IND_DLY_IND_WNDW_DLY_DEFAULT                 0x00000000

/***************************************************************************
 *IND_ACCU_DUR - Integrate-and-Dump Accumulation Duration
 ***************************************************************************/
/* UDA_CORE :: IND_ACCU_DUR :: reserved0 [31:16] */
#define BCHP_UDA_CORE_IND_ACCU_DUR_reserved0_MASK                  0xffff0000
#define BCHP_UDA_CORE_IND_ACCU_DUR_reserved0_SHIFT                 16

/* UDA_CORE :: IND_ACCU_DUR :: reserved_for_eco1 [15:13] */
#define BCHP_UDA_CORE_IND_ACCU_DUR_reserved_for_eco1_MASK          0x0000e000
#define BCHP_UDA_CORE_IND_ACCU_DUR_reserved_for_eco1_SHIFT         13
#define BCHP_UDA_CORE_IND_ACCU_DUR_reserved_for_eco1_DEFAULT       0x00000000

/* UDA_CORE :: IND_ACCU_DUR :: cycles [12:00] */
#define BCHP_UDA_CORE_IND_ACCU_DUR_cycles_MASK                     0x00001fff
#define BCHP_UDA_CORE_IND_ACCU_DUR_cycles_SHIFT                    0
#define BCHP_UDA_CORE_IND_ACCU_DUR_cycles_DEFAULT                  0x00000800

/***************************************************************************
 *IND_ENRGY_THR - Integrate-and-Dump Accumulated Energy Threshold
 ***************************************************************************/
/* UDA_CORE :: IND_ENRGY_THR :: reserved0 [31:17] */
#define BCHP_UDA_CORE_IND_ENRGY_THR_reserved0_MASK                 0xfffe0000
#define BCHP_UDA_CORE_IND_ENRGY_THR_reserved0_SHIFT                17

/* UDA_CORE :: IND_ENRGY_THR :: trig_mode [16:16] */
#define BCHP_UDA_CORE_IND_ENRGY_THR_trig_mode_MASK                 0x00010000
#define BCHP_UDA_CORE_IND_ENRGY_THR_trig_mode_SHIFT                16
#define BCHP_UDA_CORE_IND_ENRGY_THR_trig_mode_DEFAULT              0x00000000

/* UDA_CORE :: IND_ENRGY_THR :: reserved_for_eco1 [15:09] */
#define BCHP_UDA_CORE_IND_ENRGY_THR_reserved_for_eco1_MASK         0x0000fe00
#define BCHP_UDA_CORE_IND_ENRGY_THR_reserved_for_eco1_SHIFT        9
#define BCHP_UDA_CORE_IND_ENRGY_THR_reserved_for_eco1_DEFAULT      0x00000000

/* UDA_CORE :: IND_ENRGY_THR :: thr [08:00] */
#define BCHP_UDA_CORE_IND_ENRGY_THR_thr_MASK                       0x000001ff
#define BCHP_UDA_CORE_IND_ENRGY_THR_thr_SHIFT                      0
#define BCHP_UDA_CORE_IND_ENRGY_THR_thr_DEFAULT                    0x00000000

/***************************************************************************
 *IND_CYC_CNT - IND_CYC_CNT
 ***************************************************************************/
/* UDA_CORE :: IND_CYC_CNT :: count [31:00] */
#define BCHP_UDA_CORE_IND_CYC_CNT_count_MASK                       0xffffffff
#define BCHP_UDA_CORE_IND_CYC_CNT_count_SHIFT                      0
#define BCHP_UDA_CORE_IND_CYC_CNT_count_DEFAULT                    0x00000000

/***************************************************************************
 *IND_THR_CNT - IND_THR_CNT
 ***************************************************************************/
/* UDA_CORE :: IND_THR_CNT :: count [31:00] */
#define BCHP_UDA_CORE_IND_THR_CNT_count_MASK                       0xffffffff
#define BCHP_UDA_CORE_IND_THR_CNT_count_SHIFT                      0
#define BCHP_UDA_CORE_IND_THR_CNT_count_DEFAULT                    0x00000000

/***************************************************************************
 *IND_DATA_TSTMP_INT - Impulse Detector time stamp
 ***************************************************************************/
/* UDA_CORE :: IND_DATA_TSTMP_INT :: data [31:00] */
#define BCHP_UDA_CORE_IND_DATA_TSTMP_INT_data_MASK                 0xffffffff
#define BCHP_UDA_CORE_IND_DATA_TSTMP_INT_data_SHIFT                0
#define BCHP_UDA_CORE_IND_DATA_TSTMP_INT_data_DEFAULT              0x00000000

/***************************************************************************
 *IND_DATA_RECORD_INT - Impulse Detector record
 ***************************************************************************/
/* UDA_CORE :: IND_DATA_RECORD_INT :: data [31:00] */
#define BCHP_UDA_CORE_IND_DATA_RECORD_INT_data_MASK                0xffffffff
#define BCHP_UDA_CORE_IND_DATA_RECORD_INT_data_SHIFT               0
#define BCHP_UDA_CORE_IND_DATA_RECORD_INT_data_DEFAULT             0x00000000

/***************************************************************************
 *IND_HIST_CTRL - Histogram memory control
 ***************************************************************************/
/* UDA_CORE :: IND_HIST_CTRL :: reserved0 [31:08] */
#define BCHP_UDA_CORE_IND_HIST_CTRL_reserved0_MASK                 0xffffff00
#define BCHP_UDA_CORE_IND_HIST_CTRL_reserved0_SHIFT                8

/* UDA_CORE :: IND_HIST_CTRL :: reserved_for_eco1 [07:04] */
#define BCHP_UDA_CORE_IND_HIST_CTRL_reserved_for_eco1_MASK         0x000000f0
#define BCHP_UDA_CORE_IND_HIST_CTRL_reserved_for_eco1_SHIFT        4
#define BCHP_UDA_CORE_IND_HIST_CTRL_reserved_for_eco1_DEFAULT      0x00000000

/* UDA_CORE :: IND_HIST_CTRL :: freezed [03:03] */
#define BCHP_UDA_CORE_IND_HIST_CTRL_freezed_MASK                   0x00000008
#define BCHP_UDA_CORE_IND_HIST_CTRL_freezed_SHIFT                  3
#define BCHP_UDA_CORE_IND_HIST_CTRL_freezed_DEFAULT                0x00000000

/* UDA_CORE :: IND_HIST_CTRL :: hist_mode [02:01] */
#define BCHP_UDA_CORE_IND_HIST_CTRL_hist_mode_MASK                 0x00000006
#define BCHP_UDA_CORE_IND_HIST_CTRL_hist_mode_SHIFT                1
#define BCHP_UDA_CORE_IND_HIST_CTRL_hist_mode_DEFAULT              0x00000001

/* UDA_CORE :: IND_HIST_CTRL :: hist_init [00:00] */
#define BCHP_UDA_CORE_IND_HIST_CTRL_hist_init_MASK                 0x00000001
#define BCHP_UDA_CORE_IND_HIST_CTRL_hist_init_SHIFT                0
#define BCHP_UDA_CORE_IND_HIST_CTRL_hist_init_DEFAULT              0x00000000

/***************************************************************************
 *IND_HIST_INIT_DATA - Histogram init data
 ***************************************************************************/
/* UDA_CORE :: IND_HIST_INIT_DATA :: data [31:00] */
#define BCHP_UDA_CORE_IND_HIST_INIT_DATA_data_MASK                 0xffffffff
#define BCHP_UDA_CORE_IND_HIST_INIT_DATA_data_SHIFT                0
#define BCHP_UDA_CORE_IND_HIST_INIT_DATA_data_DEFAULT              0x00000000

/***************************************************************************
 *IND_HIST_RD_DATA - Histogram data
 ***************************************************************************/
/* UDA_CORE :: IND_HIST_RD_DATA :: data [31:00] */
#define BCHP_UDA_CORE_IND_HIST_RD_DATA_data_MASK                   0xffffffff
#define BCHP_UDA_CORE_IND_HIST_RD_DATA_data_SHIFT                  0
#define BCHP_UDA_CORE_IND_HIST_RD_DATA_data_DEFAULT                0x00000000

/***************************************************************************
 *IND_HIST_RD_PTR - Histogram memory pointer
 ***************************************************************************/
/* UDA_CORE :: IND_HIST_RD_PTR :: reserved0 [31:09] */
#define BCHP_UDA_CORE_IND_HIST_RD_PTR_reserved0_MASK               0xfffffe00
#define BCHP_UDA_CORE_IND_HIST_RD_PTR_reserved0_SHIFT              9

/* UDA_CORE :: IND_HIST_RD_PTR :: ptr [08:00] */
#define BCHP_UDA_CORE_IND_HIST_RD_PTR_ptr_MASK                     0x000001ff
#define BCHP_UDA_CORE_IND_HIST_RD_PTR_ptr_SHIFT                    0
#define BCHP_UDA_CORE_IND_HIST_RD_PTR_ptr_DEFAULT                  0x00000000

/***************************************************************************
 *MEM_PWR - Memory power control
 ***************************************************************************/
/* UDA_CORE :: MEM_PWR :: reserved0 [31:02] */
#define BCHP_UDA_CORE_MEM_PWR_reserved0_MASK                       0xfffffffc
#define BCHP_UDA_CORE_MEM_PWR_reserved0_SHIFT                      2

/* UDA_CORE :: MEM_PWR :: pwr_status [01:01] */
#define BCHP_UDA_CORE_MEM_PWR_pwr_status_MASK                      0x00000002
#define BCHP_UDA_CORE_MEM_PWR_pwr_status_SHIFT                     1
#define BCHP_UDA_CORE_MEM_PWR_pwr_status_DEFAULT                   0x00000000

/* UDA_CORE :: MEM_PWR :: pwr [00:00] */
#define BCHP_UDA_CORE_MEM_PWR_pwr_MASK                             0x00000001
#define BCHP_UDA_CORE_MEM_PWR_pwr_SHIFT                            0
#define BCHP_UDA_CORE_MEM_PWR_pwr_DEFAULT                          0x00000000

/***************************************************************************
 *UDA_CAPT_CTRL - UDA detection window control for triggers
 ***************************************************************************/
/* UDA_CORE :: UDA_CAPT_CTRL :: reserved0 [31:19] */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_reserved0_MASK                 0xfff80000
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_reserved0_SHIFT                19

/* UDA_CORE :: UDA_CAPT_CTRL :: ofdm_ch_sel [18:18] */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_ofdm_ch_sel_MASK               0x00040000
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_ofdm_ch_sel_SHIFT              18
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_ofdm_ch_sel_DEFAULT            0x00000000

/* UDA_CORE :: UDA_CAPT_CTRL :: det_wndw_sel [17:17] */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_det_wndw_sel_MASK              0x00020000
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_det_wndw_sel_SHIFT             17
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_det_wndw_sel_DEFAULT           0x00000000

/* UDA_CORE :: UDA_CAPT_CTRL :: chan_sel [16:16] */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_chan_sel_MASK                  0x00010000
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_chan_sel_SHIFT                 16
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_chan_sel_DEFAULT               0x00000000

/* UDA_CORE :: UDA_CAPT_CTRL :: reserved_for_eco1 [15:13] */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_reserved_for_eco1_MASK         0x0000e000
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_reserved_for_eco1_SHIFT        13
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_reserved_for_eco1_DEFAULT      0x00000000

/* UDA_CORE :: UDA_CAPT_CTRL :: wndw_dly [12:00] */
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_wndw_dly_MASK                  0x00001fff
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_wndw_dly_SHIFT                 0
#define BCHP_UDA_CORE_UDA_CAPT_CTRL_wndw_dly_DEFAULT               0x00000000

/***************************************************************************
 *ADC_CAPT_CTRL - UDA detection window control for triggers
 ***************************************************************************/
/* UDA_CORE :: ADC_CAPT_CTRL :: reserved0 [31:15] */
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_reserved0_MASK                 0xffff8000
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_reserved0_SHIFT                15

/* UDA_CORE :: ADC_CAPT_CTRL :: dcm_ratio [14:08] */
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_ratio_MASK                 0x00007f00
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_ratio_SHIFT                8
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_ratio_DEFAULT              0x00000008

/* UDA_CORE :: ADC_CAPT_CTRL :: reserved1 [07:03] */
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_reserved1_MASK                 0x000000f8
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_reserved1_SHIFT                3

/* UDA_CORE :: ADC_CAPT_CTRL :: dcm_lnsel [02:01] */
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_lnsel_MASK                 0x00000006
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_lnsel_SHIFT                1
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_lnsel_DEFAULT              0x00000000

/* UDA_CORE :: ADC_CAPT_CTRL :: dcm_en [00:00] */
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_en_MASK                    0x00000001
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_en_SHIFT                   0
#define BCHP_UDA_CORE_ADC_CAPT_CTRL_dcm_en_DEFAULT                 0x00000000

/***************************************************************************
 *TRIG_TSTMP_T1 - Timestamp for Trigger T1
 ***************************************************************************/
/* UDA_CORE :: TRIG_TSTMP_T1 :: tstmp [31:00] */
#define BCHP_UDA_CORE_TRIG_TSTMP_T1_tstmp_MASK                     0xffffffff
#define BCHP_UDA_CORE_TRIG_TSTMP_T1_tstmp_SHIFT                    0
#define BCHP_UDA_CORE_TRIG_TSTMP_T1_tstmp_DEFAULT                  0x00000000

/***************************************************************************
 *TRIG_TSTMP_T2 - Timestamp for Trigger T1
 ***************************************************************************/
/* UDA_CORE :: TRIG_TSTMP_T2 :: tstmp [31:00] */
#define BCHP_UDA_CORE_TRIG_TSTMP_T2_tstmp_MASK                     0xffffffff
#define BCHP_UDA_CORE_TRIG_TSTMP_T2_tstmp_SHIFT                    0
#define BCHP_UDA_CORE_TRIG_TSTMP_T2_tstmp_DEFAULT                  0x00000000

/***************************************************************************
 *TRIG_TERM_CTRL_0 - Trigger control for Term0
 ***************************************************************************/
/* UDA_CORE :: TRIG_TERM_CTRL_0 :: reserved_for_eco0 [31:18] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_reserved_for_eco0_MASK      0xfffc0000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_reserved_for_eco0_SHIFT     18
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_reserved_for_eco0_DEFAULT   0x00000000

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: term_en [17:17] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_term_en_MASK                0x00020000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_term_en_SHIFT               17
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_term_en_DEFAULT             0x00000000

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: term_inv [16:16] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_term_inv_MASK               0x00010000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_term_inv_SHIFT              16
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_term_inv_DEFAULT            0x00000000

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: trig_sft_cfg [15:14] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_trig_sft_cfg_MASK           0x0000c000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_trig_sft_cfg_SHIFT          14
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_trig_sft_cfg_DEFAULT        0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: us_active_cfg [13:12] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_us_active_cfg_MASK          0x00003000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_us_active_cfg_SHIFT         12
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_us_active_cfg_DEFAULT       0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: tstmp_lt_t2_cfg [11:10] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_tstmp_lt_t2_cfg_MASK        0x00000c00
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_tstmp_lt_t2_cfg_SHIFT       10
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_tstmp_lt_t2_cfg_DEFAULT     0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: tstmp_ge_t1_cfg [09:08] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_tstmp_ge_t1_cfg_MASK        0x00000300
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_tstmp_ge_t1_cfg_SHIFT       8
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_tstmp_ge_t1_cfg_DEFAULT     0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: det_wndw_cfg [07:06] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_det_wndw_cfg_MASK           0x000000c0
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_det_wndw_cfg_SHIFT          6
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_det_wndw_cfg_DEFAULT        0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: clip_cfg [05:04] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_clip_cfg_MASK               0x00000030
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_clip_cfg_SHIFT              4
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_clip_cfg_DEFAULT            0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: imp_lvl_cfg [03:02] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_imp_lvl_cfg_MASK            0x0000000c
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_imp_lvl_cfg_SHIFT           2
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_imp_lvl_cfg_DEFAULT         0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_0 :: ind_lvl_cfg [01:00] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_ind_lvl_cfg_MASK            0x00000003
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_ind_lvl_cfg_SHIFT           0
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_0_ind_lvl_cfg_DEFAULT         0x00000003

/***************************************************************************
 *TRIG_TERM_CTRL_1 - Trigger control for Term1
 ***************************************************************************/
/* UDA_CORE :: TRIG_TERM_CTRL_1 :: reserved_for_eco0 [31:18] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_reserved_for_eco0_MASK      0xfffc0000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_reserved_for_eco0_SHIFT     18
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_reserved_for_eco0_DEFAULT   0x00000000

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: term_en [17:17] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_term_en_MASK                0x00020000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_term_en_SHIFT               17
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_term_en_DEFAULT             0x00000000

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: term_inv [16:16] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_term_inv_MASK               0x00010000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_term_inv_SHIFT              16
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_term_inv_DEFAULT            0x00000000

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: trig_sft_cfg [15:14] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_trig_sft_cfg_MASK           0x0000c000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_trig_sft_cfg_SHIFT          14
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_trig_sft_cfg_DEFAULT        0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: us_active_cfg [13:12] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_us_active_cfg_MASK          0x00003000
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_us_active_cfg_SHIFT         12
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_us_active_cfg_DEFAULT       0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: tstmp_lt_t2_cfg [11:10] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_tstmp_lt_t2_cfg_MASK        0x00000c00
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_tstmp_lt_t2_cfg_SHIFT       10
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_tstmp_lt_t2_cfg_DEFAULT     0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: tstmp_ge_t1_cfg [09:08] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_tstmp_ge_t1_cfg_MASK        0x00000300
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_tstmp_ge_t1_cfg_SHIFT       8
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_tstmp_ge_t1_cfg_DEFAULT     0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: det_wndw_cfg [07:06] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_det_wndw_cfg_MASK           0x000000c0
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_det_wndw_cfg_SHIFT          6
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_det_wndw_cfg_DEFAULT        0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: clip_cfg [05:04] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_clip_cfg_MASK               0x00000030
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_clip_cfg_SHIFT              4
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_clip_cfg_DEFAULT            0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: imp_lvl_cfg [03:02] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_imp_lvl_cfg_MASK            0x0000000c
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_imp_lvl_cfg_SHIFT           2
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_imp_lvl_cfg_DEFAULT         0x00000003

/* UDA_CORE :: TRIG_TERM_CTRL_1 :: ind_lvl_cfg [01:00] */
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_ind_lvl_cfg_MASK            0x00000003
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_ind_lvl_cfg_SHIFT           0
#define BCHP_UDA_CORE_TRIG_TERM_CTRL_1_ind_lvl_cfg_DEFAULT         0x00000003

/***************************************************************************
 *TRIG_SFT_EN - UDA Software Trigger
 ***************************************************************************/
/* UDA_CORE :: TRIG_SFT_EN :: reserved0 [31:01] */
#define BCHP_UDA_CORE_TRIG_SFT_EN_reserved0_MASK                   0xfffffffe
#define BCHP_UDA_CORE_TRIG_SFT_EN_reserved0_SHIFT                  1

/* UDA_CORE :: TRIG_SFT_EN :: trig [00:00] */
#define BCHP_UDA_CORE_TRIG_SFT_EN_trig_MASK                        0x00000001
#define BCHP_UDA_CORE_TRIG_SFT_EN_trig_SHIFT                       0
#define BCHP_UDA_CORE_TRIG_SFT_EN_trig_DEFAULT                     0x00000000

/***************************************************************************
 *DIAG_CTRL - UDA Diag Control
 ***************************************************************************/
/* UDA_CORE :: DIAG_CTRL :: reserved0 [31:08] */
#define BCHP_UDA_CORE_DIAG_CTRL_reserved0_MASK                     0xffffff00
#define BCHP_UDA_CORE_DIAG_CTRL_reserved0_SHIFT                    8

/* UDA_CORE :: DIAG_CTRL :: reserved_for_eco1 [07:07] */
#define BCHP_UDA_CORE_DIAG_CTRL_reserved_for_eco1_MASK             0x00000080
#define BCHP_UDA_CORE_DIAG_CTRL_reserved_for_eco1_SHIFT            7
#define BCHP_UDA_CORE_DIAG_CTRL_reserved_for_eco1_DEFAULT          0x00000000

/* UDA_CORE :: DIAG_CTRL :: leap_src [06:06] */
#define BCHP_UDA_CORE_DIAG_CTRL_leap_src_MASK                      0x00000040
#define BCHP_UDA_CORE_DIAG_CTRL_leap_src_SHIFT                     6
#define BCHP_UDA_CORE_DIAG_CTRL_leap_src_DEFAULT                   0x00000001

/* UDA_CORE :: DIAG_CTRL :: tp_src [05:05] */
#define BCHP_UDA_CORE_DIAG_CTRL_tp_src_MASK                        0x00000020
#define BCHP_UDA_CORE_DIAG_CTRL_tp_src_SHIFT                       5
#define BCHP_UDA_CORE_DIAG_CTRL_tp_src_DEFAULT                     0x00000000

/* UDA_CORE :: DIAG_CTRL :: TP_EN [04:04] */
#define BCHP_UDA_CORE_DIAG_CTRL_TP_EN_MASK                         0x00000010
#define BCHP_UDA_CORE_DIAG_CTRL_TP_EN_SHIFT                        4
#define BCHP_UDA_CORE_DIAG_CTRL_TP_EN_DEFAULT                      0x00000000

/* UDA_CORE :: DIAG_CTRL :: reserved_for_eco2 [03:03] */
#define BCHP_UDA_CORE_DIAG_CTRL_reserved_for_eco2_MASK             0x00000008
#define BCHP_UDA_CORE_DIAG_CTRL_reserved_for_eco2_SHIFT            3
#define BCHP_UDA_CORE_DIAG_CTRL_reserved_for_eco2_DEFAULT          0x00000000

/* UDA_CORE :: DIAG_CTRL :: clk_inv [02:02] */
#define BCHP_UDA_CORE_DIAG_CTRL_clk_inv_MASK                       0x00000004
#define BCHP_UDA_CORE_DIAG_CTRL_clk_inv_SHIFT                      2
#define BCHP_UDA_CORE_DIAG_CTRL_clk_inv_DEFAULT                    0x00000000

/* UDA_CORE :: DIAG_CTRL :: trig_inv [01:01] */
#define BCHP_UDA_CORE_DIAG_CTRL_trig_inv_MASK                      0x00000002
#define BCHP_UDA_CORE_DIAG_CTRL_trig_inv_SHIFT                     1
#define BCHP_UDA_CORE_DIAG_CTRL_trig_inv_DEFAULT                   0x00000000

/* UDA_CORE :: DIAG_CTRL :: LEAP_OE [00:00] */
#define BCHP_UDA_CORE_DIAG_CTRL_LEAP_OE_MASK                       0x00000001
#define BCHP_UDA_CORE_DIAG_CTRL_LEAP_OE_SHIFT                      0
#define BCHP_UDA_CORE_DIAG_CTRL_LEAP_OE_DEFAULT                    0x00000000

/***************************************************************************
 *LEAP_FIFO - UDA LEAP FIFO Control/Status
 ***************************************************************************/
/* UDA_CORE :: LEAP_FIFO :: reserved0 [31:03] */
#define BCHP_UDA_CORE_LEAP_FIFO_reserved0_MASK                     0xfffffff8
#define BCHP_UDA_CORE_LEAP_FIFO_reserved0_SHIFT                    3

/* UDA_CORE :: LEAP_FIFO :: unf_stat [02:02] */
#define BCHP_UDA_CORE_LEAP_FIFO_unf_stat_MASK                      0x00000004
#define BCHP_UDA_CORE_LEAP_FIFO_unf_stat_SHIFT                     2
#define BCHP_UDA_CORE_LEAP_FIFO_unf_stat_DEFAULT                   0x00000000

/* UDA_CORE :: LEAP_FIFO :: ovf_stat [01:01] */
#define BCHP_UDA_CORE_LEAP_FIFO_ovf_stat_MASK                      0x00000002
#define BCHP_UDA_CORE_LEAP_FIFO_ovf_stat_SHIFT                     1
#define BCHP_UDA_CORE_LEAP_FIFO_ovf_stat_DEFAULT                   0x00000000

/* UDA_CORE :: LEAP_FIFO :: rst [00:00] */
#define BCHP_UDA_CORE_LEAP_FIFO_rst_MASK                           0x00000001
#define BCHP_UDA_CORE_LEAP_FIFO_rst_SHIFT                          0
#define BCHP_UDA_CORE_LEAP_FIFO_rst_DEFAULT                        0x00000000

/***************************************************************************
 *SFT_REG0 - SFT_REG0
 ***************************************************************************/
/* UDA_CORE :: SFT_REG0 :: RSVD [31:00] */
#define BCHP_UDA_CORE_SFT_REG0_RSVD_MASK                           0xffffffff
#define BCHP_UDA_CORE_SFT_REG0_RSVD_SHIFT                          0
#define BCHP_UDA_CORE_SFT_REG0_RSVD_DEFAULT                        0x00000000

/***************************************************************************
 *SFT_REG1 - SFT_REG1
 ***************************************************************************/
/* UDA_CORE :: SFT_REG1 :: RSVD [31:00] */
#define BCHP_UDA_CORE_SFT_REG1_RSVD_MASK                           0xffffffff
#define BCHP_UDA_CORE_SFT_REG1_RSVD_SHIFT                          0
#define BCHP_UDA_CORE_SFT_REG1_RSVD_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_UDA_CORE_H__ */

/* End of File */
