//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii
// _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A has been demoted

.visible .entry _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii(
	.param .u64 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_0,
	.param .u64 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_3,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_6
)
{
	.local .align 4 .b8 	__local_depot0[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .s16 	%rs<11>;
	.reg .f32 	%f<84>;
	.reg .s32 	%r<73>;
	.reg .s64 	%rd<36>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A[16384];

	mov.u64 	%rd35, __local_depot0;
	cvta.local.u64 	%SP, %rd35;
	ld.param.u64 	%rd15, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_0];
	ld.param.u64 	%rd16, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_1];
	ld.param.u64 	%rd17, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_2];
	ld.param.u32 	%r17, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_3];
	ld.param.u32 	%r20, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_4];
	ld.param.u32 	%r18, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_5];
	ld.param.u32 	%r19, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_6];
	mov.u32 	%r21, %ctaid.y;
	shl.b32 	%r22, %r21, 6;
	sub.s32 	%r23, %r20, %r22;
	mov.u32 	%r24, 64;
	min.s32 	%r1, %r23, %r24;
	mov.u32 	%r25, %ctaid.x;
	shl.b32 	%r26, %r25, 6;
	sub.s32 	%r27, %r17, %r26;
	min.s32 	%r2, %r27, %r24;
	add.u64 	%rd18, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd18;
	mov.u32 	%r3, %tid.y;
	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f82, %f83;
	mov.f32 	%f81, %f83;
	mov.f32 	%f80, %f83;
	mov.f32 	%f79, %f83;
	mov.f32 	%f78, %f83;
	mov.f32 	%f77, %f83;
	mov.f32 	%f76, %f83;
	setp.lt.s32	%p2, %r19, 1;
	@%p2 bra 	BB0_26;

	mov.u32 	%r68, 0;
	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f82, %f83;
	mov.f32 	%f81, %f83;
	mov.f32 	%f80, %f83;
	mov.f32 	%f79, %f83;
	mov.f32 	%f78, %f83;
	mov.f32 	%f77, %f83;
	mov.f32 	%f76, %f83;
	cvta.to.global.u64 	%rd24, %rd16;
	cvta.to.global.u64 	%rd2, %rd15;

BB0_2:
	mov.u32 	%r5, %tid.x;
	shl.b32 	%r6, %r68, 6;
	sub.s32 	%r29, %r18, %r6;
	min.s32 	%r7, %r29, %r24;
	setp.ge.s32	%p3, %r5, %r7;
	setp.ge.s32	%p4, %r3, %r2;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_5;

	add.s32 	%r31, %r6, %r5;
	mad.lo.s32 	%r9, %r31, %r17, %r26;
	mov.u32 	%r71, %r3;

BB0_4:
	add.s32 	%r34, %r9, %r71;
	mul.wide.s32 	%rd19, %r34, 2;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.u16 	%rs1, [%rd20];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f66, %temp;
	}
	shl.b32 	%r35, %r71, 6;
	add.s32 	%r36, %r35, %r5;
	mul.wide.s32 	%rd21, %r36, 4;
	mov.u64 	%rd22, _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A;
	add.s64 	%rd23, %rd22, %rd21;
	st.shared.f32 	[%rd23], %f66;
	add.s32 	%r71, %r71, 8;
	setp.lt.s32	%p6, %r71, %r2;
	@%p6 bra 	BB0_4;

BB0_5:
	mad.lo.s32 	%r38, %r21, 64, %r5;
	mad.lo.s32 	%r39, %r18, %r38, %r3;
	mad.lo.s32 	%r40, %r68, 64, %r39;
	mul.wide.s32 	%rd25, %r40, 2;
	add.s64 	%rd31, %rd24, %rd25;
	setp.lt.s32	%p7, %r5, %r1;
	setp.lt.s32	%p8, %r3, %r7;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd26, %r3, 4;
	add.s64 	%rd32, %rd1, %rd26;
	mov.u32 	%r70, %r3;
	@!%p9 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_6:
	mov.u32 	%r12, %r70;
	ld.global.u16 	%rs2, [%rd31];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f67, %temp;
	}
	st.local.f32 	[%rd32], %f67;
	add.s64 	%rd32, %rd32, 32;
	add.s64 	%rd31, %rd31, 16;
	add.s32 	%r13, %r12, 8;
	setp.lt.s32	%p10, %r13, %r7;
	mov.u32 	%r70, %r13;
	@%p10 bra 	BB0_6;

BB0_7:
	bar.sync 	0;
	setp.gt.s32	%p11, %r7, 0;
	and.pred  	%p12, %p7, %p11;
	shl.b32 	%r44, %r3, 6;
	mul.wide.s32 	%rd27, %r44, 4;
	mov.u64 	%rd28, _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A;
	add.s64 	%rd34, %rd28, %rd27;
	mov.u32 	%r72, 0;
	mov.u64 	%rd33, %rd1;
	@!%p12 bra 	BB0_25;
	bra.uni 	BB0_8;

BB0_8:
	mov.u64 	%rd10, %rd33;
	ld.local.f32 	%f17, [%rd10];
	@%p4 bra 	BB0_10;

	ld.shared.f32 	%f68, [%rd34];
	fma.rn.f32 	%f83, %f17, %f68, %f83;

BB0_10:
	add.s32 	%r45, %r3, 8;
	setp.ge.s32	%p14, %r45, %r2;
	@%p14 bra 	BB0_12;

	ld.shared.f32 	%f69, [%rd34+2048];
	fma.rn.f32 	%f82, %f17, %f69, %f82;

BB0_12:
	add.s32 	%r46, %r3, 16;
	setp.ge.s32	%p15, %r46, %r2;
	@%p15 bra 	BB0_14;

	ld.shared.f32 	%f70, [%rd34+4096];
	fma.rn.f32 	%f81, %f17, %f70, %f81;

BB0_14:
	add.s32 	%r47, %r3, 24;
	setp.ge.s32	%p16, %r47, %r2;
	@%p16 bra 	BB0_16;

	ld.shared.f32 	%f71, [%rd34+6144];
	fma.rn.f32 	%f80, %f17, %f71, %f80;

BB0_16:
	add.s32 	%r48, %r3, 32;
	setp.ge.s32	%p17, %r48, %r2;
	@%p17 bra 	BB0_18;

	ld.shared.f32 	%f72, [%rd34+8192];
	fma.rn.f32 	%f79, %f17, %f72, %f79;

BB0_18:
	add.s32 	%r49, %r3, 40;
	setp.ge.s32	%p18, %r49, %r2;
	@%p18 bra 	BB0_20;

	ld.shared.f32 	%f73, [%rd34+10240];
	fma.rn.f32 	%f78, %f17, %f73, %f78;

BB0_20:
	add.s32 	%r50, %r3, 48;
	setp.ge.s32	%p19, %r50, %r2;
	@%p19 bra 	BB0_22;

	ld.shared.f32 	%f74, [%rd34+12288];
	fma.rn.f32 	%f77, %f17, %f74, %f77;

BB0_22:
	add.s32 	%r51, %r3, 56;
	setp.ge.s32	%p20, %r51, %r2;
	@%p20 bra 	BB0_24;

	ld.shared.f32 	%f75, [%rd34+14336];
	fma.rn.f32 	%f76, %f17, %f75, %f76;

BB0_24:
	add.s64 	%rd34, %rd34, 4;
	add.s64 	%rd13, %rd10, 4;
	add.s32 	%r72, %r72, 1;
	setp.lt.s32	%p21, %r72, %r7;
	mov.u64 	%rd33, %rd13;
	@%p21 bra 	BB0_8;

BB0_25:
	add.s32 	%r68, %r68, 1;
	setp.lt.s32	%p22, %r68, %r19;
	@%p22 bra 	BB0_2;

BB0_26:
	mov.u32 	%r52, %tid.x;
	setp.ge.s32	%p23, %r52, %r1;
	@%p23 bra 	BB0_43;

	add.s32 	%r56, %r52, %r22;
	mad.lo.s32 	%r59, %r56, %r17, %r26;
	add.s32 	%r60, %r59, %r3;
	cvta.to.global.u64 	%rd29, %rd17;
	mul.wide.s32 	%rd30, %r60, 2;
	add.s64 	%rd14, %rd29, %rd30;
	setp.ge.s32	%p24, %r3, %r2;
	@%p24 bra 	BB0_29;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f83;
	mov.b16 	%rs3, %temp;
}
	st.global.u16 	[%rd14], %rs3;

BB0_29:
	add.s32 	%r61, %r3, 8;
	setp.ge.s32	%p25, %r61, %r2;
	@%p25 bra 	BB0_31;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f82;
	mov.b16 	%rs4, %temp;
}
	st.global.u16 	[%rd14+16], %rs4;

BB0_31:
	add.s32 	%r62, %r3, 16;
	setp.ge.s32	%p26, %r62, %r2;
	@%p26 bra 	BB0_33;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f81;
	mov.b16 	%rs5, %temp;
}
	st.global.u16 	[%rd14+32], %rs5;

BB0_33:
	add.s32 	%r63, %r3, 24;
	setp.ge.s32	%p27, %r63, %r2;
	@%p27 bra 	BB0_35;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f80;
	mov.b16 	%rs6, %temp;
}
	st.global.u16 	[%rd14+48], %rs6;

BB0_35:
	add.s32 	%r64, %r3, 32;
	setp.ge.s32	%p28, %r64, %r2;
	@%p28 bra 	BB0_37;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f79;
	mov.b16 	%rs7, %temp;
}
	st.global.u16 	[%rd14+64], %rs7;

BB0_37:
	add.s32 	%r65, %r3, 40;
	setp.ge.s32	%p29, %r65, %r2;
	@%p29 bra 	BB0_39;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f78;
	mov.b16 	%rs8, %temp;
}
	st.global.u16 	[%rd14+80], %rs8;

BB0_39:
	add.s32 	%r66, %r3, 48;
	setp.ge.s32	%p30, %r66, %r2;
	@%p30 bra 	BB0_41;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f77;
	mov.b16 	%rs9, %temp;
}
	st.global.u16 	[%rd14+96], %rs9;

BB0_41:
	add.s32 	%r67, %r3, 56;
	setp.ge.s32	%p31, %r67, %r2;
	@%p31 bra 	BB0_43;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f76;
	mov.b16 	%rs10, %temp;
}
	st.global.u16 	[%rd14+112], %rs10;

BB0_43:
	ret;
}


