<aiml version="2.0">

    <category>
        <pattern>^ Computer Organization and Architecture ^</pattern>
        <template><srai>Computer Organization and Architecture</srai></template>>
    </category>

    <category>
        <pattern>COA ^</pattern>
        <template><srai>Computer Organization and Architecture</srai></template>>
    </category>

    <category>
        <pattern>Computer Organization and Architecture</pattern>
        <template>Welcome to academics portal . You can questions related to COA .Type START COA to begin the COA</template>
    </category>

    <category>
        <pattern>START COA</pattern>
        <template>Ask queries regarding Computer Organization and Architecture </template>
    </category>

    <category>
        <pattern>^ NUMBER OF SUBJECTS ^</pattern>
        <template>There are total 8 Courses in SY IT SEM II </template>
    </category>

    <category>
        <pattern>^ NUMBER OF COURSES ^</pattern>
        <template><srai>^ NUMBER OF SUBJECTS ^</srai></template>
    </category>

    <category>
        <pattern>^ NUMBER OF MODULES ^</pattern>
        <template>There are total 6 modules</template>
    </category>

    <category>
        <pattern>^ PREREQUISITE COURSES ^</pattern>
        <template>Second year Information Technology Processor architecture course</template>
    </category>
    <category>
        <pattern>^ PREREQUISITE COURSE ^</pattern>
        <template><srai>^ PREREQUISITE COURSES ^</srai></template>
    </category>

    <category>
        <pattern>^ CREDIT ^</pattern>
        <template><srai>^ CREDITS ^</srai></template>
    </category>
    <category>
        <pattern>^ CREDITS ^</pattern>
        <template> Computer Organization and Architecture has 3 Credits </template>
    </category>

    <category>
        <pattern>^ TEXTBOOKS ^</pattern>
        <template>  1.John P. Hayes, “Computer architecture and organization”, McGraw-Hill International.
                    2.Michael J. Flynn, “Computer Architecture pipelined and parallel processor design”, Narosa publishing house, 1995.
                    3.John L Hennessy and David A Patterson, “Computer architecture a quantitative approach”, Harcourt Asia Pvt. Ltd, second edition, 1995.
        </template>
    </category>
    <category>
        <pattern>^ TEXTBOOK ^</pattern>
        <template><srai>^ TEXTBOOKS ^</srai></template>
    </category>

    <category>
        <pattern>^ CO ^</pattern>
        <template><srai>^ COURSE OBJECTIVES ^</srai></template>
    </category>
    <category>
        <pattern>^ COURSE OBJECTIVE ^</pattern>
        <template><srai>^ COURSE OBJECTIVES ^</srai></template>
    </category>
    <category>
        <pattern>^ COURSE OBJECTIVES ^</pattern>
        <template>  1.Provide fundamental knowledge of processors architecture.
                    2.Understand the memory organization.
                    3.Understand the basic concepts parallel computer models.
        </template>
    </category>




    <category>
        <pattern>^ MODULE NUMBER ONE ^</pattern>
        <template>The title of Module 1 is "Fundamentals of computer design"</template>
    </category>
    <category>
        <pattern>^ MODULE ONE ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ MODULE 1 ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ FIRST MODULE ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>

    <category>
        <pattern>^ MODULE NUMBER TWO ^</pattern>
        <template>data path and control path design</template>
    </category>
    <category>
        <pattern>^ MODULE 2 ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ MODULE TWO ^</pattern>
        <template><srai>^ MODULE NUMBER TWO ^</srai></template>
    </category>
    <category>
        <pattern>^ SECOND MODULE ^</pattern>
        <template><srai>^ MODULE NUMBER TWO ^</srai></template>
    </category>

    <category>
        <pattern>^ MODULE NUMBER THREE ^</pattern>
        <template>Memory organization</template>
    </category>
    <category>
        <pattern>^ MODULE 3 ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ MODULE THREE ^</pattern>
        <template><srai>^ MODULE NUMBER THREE ^</srai></template>
    </category>
    <category>
        <pattern>^ THIRD MODULE ^</pattern>
        <template><srai>^ MODULE NUMBER THREE ^</srai></template>
    </category>

    <category>
        <pattern>^ MODULE NUMBER FOUR ^</pattern>
        <template>Multiprocessors</template>
    </category>
    <category>
        <pattern>^ MODULE 4 ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ MODULE FOUR ^</pattern>
        <template><srai>^ MODULE NUMBER FOUR ^</srai></template>
    </category>
    <category>
        <pattern>^ FOURTH MODULE ^</pattern>
        <template><srai>^ MODULE NUMBER FOUR ^</srai></template>
    </category>

    <category>
        <pattern>^ MODULE NUMBER FIVE ^</pattern>
        <template>Parallel computer models</template>
    </category>
    <category>
        <pattern>^ MODULE 5 ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ MODULE FIVE ^</pattern>
        <template><srai>^ MODULE NUMBER FIVE ^</srai></template>
    </category>
    <category>
        <pattern>^ FIFTH MODULE ^</pattern>
        <template><srai>^ MODULE NUMBER FIVE ^</srai></template>
    </category>

    <category>
        <pattern>^ MODULE NUMBER SIX ^</pattern>
        <template>Multithreaded and dataflow architecture</template>
    </category>
    <category>
        <pattern>^ MODULE 6 ^</pattern>
        <template><srai>^ MODULE NUMBER ONE ^</srai></template>
    </category>
    <category>
        <pattern>^ MODULE SIX ^</pattern>
        <template><srai>^ MODULE NUMBER SIX ^</srai></template>
    </category>
    <category>
        <pattern>^ SIXTH MODULE ^</pattern>
        <template><srai>^ MODULE NUMBER SIX ^</srai></template>
    </category>


    <category>
        <pattern>^ CONTENTS OF FIRST MODULE ^</pattern>
        <template>Quantitative principles of computer design, instruction set principles, DLX architecture, fallacies and pitfalls, pipelined processor design.</template>
    </category>
    <category>
        <pattern>^ CONTENTS OF MODULE 1 ^</pattern>
        <template><srai>^ CONTENTS OF FIRST MODULE ^</srai></template>
    </category>


    <category>
        <pattern>^ CONTENTS OF SECOND MODULE ^</pattern>
        <template>Basic concept, types of data path design, design problems, control path design types, design problems, pipelining</template>
    </category>
    <category>
        <pattern>^ CONTENTS OF MODULE 2 ^</pattern>
        <template><srai>^ CONTENTS OF SECOND MODULE ^</srai></template>
    </category>

    <category>
        <pattern>^ CONTENTS OF MODULE THREE ^</pattern>
        <template>Memory technology, memory system, cache model, shared memory, sequential and weak consistency models.</template>
    </category>

    <category>
        <pattern>^ CONTENTS OF MODULE 3 ^</pattern>
        <template><srai>^ CONTENTS OF THIRD MODULE ^</srai></template>
    </category>

    <category>
        <pattern>^ CONTENTS OF MODULE FOUR ^</pattern>
        <template>Centralized shared memory architecture, distributed shared memory architecture, synchronization, models of memory consistency, crosscutting issues.</template>
    </category>
    <category>
        <pattern>^ CONTENTS OF MODULE 4 ^</pattern>
        <template><srai>^ CONTENTS OF FOUR MODULE ^</srai></template>
    </category>

    <category>
        <pattern>^ CONTENTS OF MODULE FIVE ^</pattern>
        <template>Communication methods, I/O and system control, parallel processing, parallel programming models like shared variable models, message passing, object oriented model, Architectural development tracks, multithreaded and dataflow tracks, program flow mechanism, system interconnects, network prosperities and routing.</template>
    </category>
    <category>
        <pattern>^ CONTENTS OF MODULE 5 ^</pattern>
        <template><srai>^ CONTENTS OF FIVE MODULE ^</srai></template>
    </category>

    <category>
        <pattern>^ CONTENTS OF MODULE SIX ^</pattern>
        <template>Latency-hiding techniques, principles of multithreading, fine grain multicomputer, data flow and hybrid architecture.</template>
    </category>
    <category>
        <pattern>^ CONTENTS OF MODULE 6 ^</pattern>
        <template><srai>^ CONTENTS OF SIX MODULE ^</srai></template>
    </category>

    <category>
        <pattern>WHAT IS YOUR WEBSITE</pattern>
        <template><a target="_blank" href="http://www.google.com"> www.google.com </a></template>
    </category>

</aiml>
