
STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  080065b4  080065b4  000075b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800676c  0800676c  0000808c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800676c  0800676c  0000808c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800676c  0800676c  0000808c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800676c  0800676c  0000776c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006770  08006770  00007770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08006774  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  2000008c  08006800  0000808c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08006800  00008370  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001145c  00000000  00000000  000080b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bc0  00000000  00000000  00019511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001c0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d68  00000000  00000000  0001d1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019834  00000000  00000000  0001df48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016299  00000000  00000000  0003777c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009267e  00000000  00000000  0004da15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0093  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b88  00000000  00000000  000e00d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e4c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800659c 	.word	0x0800659c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	0800659c 	.word	0x0800659c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <GUI_Init>:
    0b01010,
    0b00000
};

// ************************* SETUP MAIN PROGRAM **************************** //
void GUI_Init(void) {
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
    LCD_Init();
 8000770:	f001 f82c 	bl	80017cc <LCD_Init>
    LCD_CreateChar(0, up);
 8000774:	4904      	ldr	r1, [pc, #16]	@ (8000788 <GUI_Init+0x1c>)
 8000776:	2000      	movs	r0, #0
 8000778:	f001 f924 	bl	80019c4 <LCD_CreateChar>
    LCD_CreateChar(1, down);
 800077c:	4903      	ldr	r1, [pc, #12]	@ (800078c <GUI_Init+0x20>)
 800077e:	2001      	movs	r0, #1
 8000780:	f001 f920 	bl	80019c4 <LCD_CreateChar>
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20000000 	.word	0x20000000
 800078c:	20000008 	.word	0x20000008

08000790 <Run_GUI>:

void Run_GUI(int x_coord, int y_coord, int ctrl_mode, int *Out_Pivots) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
 800079c:	603b      	str	r3, [r7, #0]
    static int Ancient_Mode = 67;
    if (Ancient_Mode != ctrl_mode){
 800079e:	4b51      	ldr	r3, [pc, #324]	@ (80008e4 <Run_GUI+0x154>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d004      	beq.n	80007b2 <Run_GUI+0x22>
        LCD_Clear();
 80007a8:	f001 f8e2 	bl	8001970 <LCD_Clear>
        Ancient_Mode = ctrl_mode;
 80007ac:	4a4d      	ldr	r2, [pc, #308]	@ (80008e4 <Run_GUI+0x154>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	6013      	str	r3, [r2, #0]
    }
    // ----- MENU 1 (AUTO) ----- //
    if (ctrl_mode == AUTO) {
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	2b43      	cmp	r3, #67	@ 0x43
 80007b6:	d14a      	bne.n	800084e <Run_GUI+0xbe>
        LCD_Print("0:");
 80007b8:	484b      	ldr	r0, [pc, #300]	@ (80008e8 <Run_GUI+0x158>)
 80007ba:	f001 f877 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[0]); 
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 f888 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 1:");
 80007c8:	4848      	ldr	r0, [pc, #288]	@ (80008ec <Run_GUI+0x15c>)
 80007ca:	f001 f86f 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[1]); 
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	3304      	adds	r3, #4
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 f87f 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 2:");
 80007da:	4845      	ldr	r0, [pc, #276]	@ (80008f0 <Run_GUI+0x160>)
 80007dc:	f001 f866 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[2]); 
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	3308      	adds	r3, #8
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 f876 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 3:");
 80007ec:	4841      	ldr	r0, [pc, #260]	@ (80008f4 <Run_GUI+0x164>)
 80007ee:	f001 f85d 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[3]); 
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	330c      	adds	r3, #12
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f001 f86d 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 4:");
 80007fe:	483e      	ldr	r0, [pc, #248]	@ (80008f8 <Run_GUI+0x168>)
 8000800:	f001 f854 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[4]); 
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	3310      	adds	r3, #16
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4618      	mov	r0, r3
 800080c:	f001 f864 	bl	80018d8 <LCD_PrintInt>

        LCD_Set(0, 1);
 8000810:	2101      	movs	r1, #1
 8000812:	2000      	movs	r0, #0
 8000814:	f001 f8b6 	bl	8001984 <LCD_Set>
        LCD_Print("X:");
 8000818:	4838      	ldr	r0, [pc, #224]	@ (80008fc <Run_GUI+0x16c>)
 800081a:	f001 f847 	bl	80018ac <LCD_Print>
        LCD_PrintInt(x_coord); 
 800081e:	68f8      	ldr	r0, [r7, #12]
 8000820:	f001 f85a 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" Y:"); 
 8000824:	4836      	ldr	r0, [pc, #216]	@ (8000900 <Run_GUI+0x170>)
 8000826:	f001 f841 	bl	80018ac <LCD_Print>
        LCD_PrintInt(y_coord);
 800082a:	68b8      	ldr	r0, [r7, #8]
 800082c:	f001 f854 	bl	80018d8 <LCD_PrintInt>

        LCD_Set(0, 2);
 8000830:	2102      	movs	r1, #2
 8000832:	2000      	movs	r0, #0
 8000834:	f001 f8a6 	bl	8001984 <LCD_Set>
        LCD_Print(" * to change mode");
 8000838:	4832      	ldr	r0, [pc, #200]	@ (8000904 <Run_GUI+0x174>)
 800083a:	f001 f837 	bl	80018ac <LCD_Print>

        LCD_Set(0, 3);
 800083e:	2103      	movs	r1, #3
 8000840:	2000      	movs	r0, #0
 8000842:	f001 f89f 	bl	8001984 <LCD_Set>
        LCD_Print("we gay   mode = AUTO");
 8000846:	4830      	ldr	r0, [pc, #192]	@ (8000908 <Run_GUI+0x178>)
 8000848:	f001 f830 	bl	80018ac <LCD_Print>
        LCD_Set(0, 3);
        LCD_Print("gay    mode = MANUAL");
    }


 800084c:	e046      	b.n	80008dc <Run_GUI+0x14c>
        LCD_Print("0:");
 800084e:	4826      	ldr	r0, [pc, #152]	@ (80008e8 <Run_GUI+0x158>)
 8000850:	f001 f82c 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[0]); 
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4618      	mov	r0, r3
 800085a:	f001 f83d 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 1:");
 800085e:	4823      	ldr	r0, [pc, #140]	@ (80008ec <Run_GUI+0x15c>)
 8000860:	f001 f824 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[1]); 
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	3304      	adds	r3, #4
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f001 f834 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 2:");
 8000870:	481f      	ldr	r0, [pc, #124]	@ (80008f0 <Run_GUI+0x160>)
 8000872:	f001 f81b 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[2]); 
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	3308      	adds	r3, #8
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f001 f82b 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 3:");
 8000882:	481c      	ldr	r0, [pc, #112]	@ (80008f4 <Run_GUI+0x164>)
 8000884:	f001 f812 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[3]); 
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	330c      	adds	r3, #12
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4618      	mov	r0, r3
 8000890:	f001 f822 	bl	80018d8 <LCD_PrintInt>
        LCD_Print(" 4:");
 8000894:	4818      	ldr	r0, [pc, #96]	@ (80008f8 <Run_GUI+0x168>)
 8000896:	f001 f809 	bl	80018ac <LCD_Print>
        LCD_PrintInt(Out_Pivots[4]); 
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	3310      	adds	r3, #16
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f001 f819 	bl	80018d8 <LCD_PrintInt>
        LCD_Set(0, 1);
 80008a6:	2101      	movs	r1, #1
 80008a8:	2000      	movs	r0, #0
 80008aa:	f001 f86b 	bl	8001984 <LCD_Set>
        LCD_Write(0);
 80008ae:	2000      	movs	r0, #0
 80008b0:	f000 ffda 	bl	8001868 <LCD_Write>
        LCD_Print(" 1    2    3    A");
 80008b4:	4815      	ldr	r0, [pc, #84]	@ (800090c <Run_GUI+0x17c>)
 80008b6:	f000 fff9 	bl	80018ac <LCD_Print>
        LCD_Set(0, 2);
 80008ba:	2102      	movs	r1, #2
 80008bc:	2000      	movs	r0, #0
 80008be:	f001 f861 	bl	8001984 <LCD_Set>
        LCD_Write(1); 
 80008c2:	2001      	movs	r0, #1
 80008c4:	f000 ffd0 	bl	8001868 <LCD_Write>
        LCD_Print(" 4    5    6    B");
 80008c8:	4811      	ldr	r0, [pc, #68]	@ (8000910 <Run_GUI+0x180>)
 80008ca:	f000 ffef 	bl	80018ac <LCD_Print>
        LCD_Set(0, 3);
 80008ce:	2103      	movs	r1, #3
 80008d0:	2000      	movs	r0, #0
 80008d2:	f001 f857 	bl	8001984 <LCD_Set>
        LCD_Print("gay    mode = MANUAL");
 80008d6:	480f      	ldr	r0, [pc, #60]	@ (8000914 <Run_GUI+0x184>)
 80008d8:	f000 ffe8 	bl	80018ac <LCD_Print>
 80008dc:	bf00      	nop
 80008de:	3710      	adds	r7, #16
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20000010 	.word	0x20000010
 80008e8:	080065b4 	.word	0x080065b4
 80008ec:	080065b8 	.word	0x080065b8
 80008f0:	080065bc 	.word	0x080065bc
 80008f4:	080065c0 	.word	0x080065c0
 80008f8:	080065c4 	.word	0x080065c4
 80008fc:	080065c8 	.word	0x080065c8
 8000900:	080065cc 	.word	0x080065cc
 8000904:	080065d0 	.word	0x080065d0
 8000908:	080065e4 	.word	0x080065e4
 800090c:	080065fc 	.word	0x080065fc
 8000910:	08006610 	.word	0x08006610
 8000914:	08006624 	.word	0x08006624

08000918 <Lire_I2C>:
// *************************** INCLUDES ************************************ // 
#include "I2C.h"

// ************************* SETUP MAIN PROGRAM **************************** //
uint8_t Lire_I2C(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af02      	add	r7, sp, #8
    uint8_t data = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	71fb      	strb	r3, [r7, #7]

    // On lit le data
    HAL_I2C_Master_Receive(&hi2c1, PCF8574_ADDR << 1, &data, 1, 100);
 8000922:	1dfa      	adds	r2, r7, #7
 8000924:	2364      	movs	r3, #100	@ 0x64
 8000926:	9300      	str	r3, [sp, #0]
 8000928:	2301      	movs	r3, #1
 800092a:	2140      	movs	r1, #64	@ 0x40
 800092c:	4803      	ldr	r0, [pc, #12]	@ (800093c <Lire_I2C+0x24>)
 800092e:	f002 ff8f 	bl	8003850 <HAL_I2C_Master_Receive>

    return data;
 8000932:	79fb      	ldrb	r3, [r7, #7]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000124 	.word	0x20000124

08000940 <Ecrire_I2C>:

void Ecrire_I2C(uint8_t value)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af02      	add	r7, sp, #8
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c1, PCF8574_ADDR << 1, &value, 1, 100);
 800094a:	1dfa      	adds	r2, r7, #7
 800094c:	2364      	movs	r3, #100	@ 0x64
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	2301      	movs	r3, #1
 8000952:	2140      	movs	r1, #64	@ 0x40
 8000954:	4803      	ldr	r0, [pc, #12]	@ (8000964 <Ecrire_I2C+0x24>)
 8000956:	f002 fe7d 	bl	8003654 <HAL_I2C_Master_Transmit>
}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000124 	.word	0x20000124

08000968 <Clavier_MX>:
// *************************** INCLUDES ************************************ // 
#include "keyboard.h"

// ************************* SETUP MAIN PROGRAM **************************** //
uint8_t Clavier_MX(void)
{	
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
        {'7','8','9','C'},
        {'*','0','#','D'} 
    };

    //static bool Ch_Front = 1;
	for (int ligne = 0; ligne < 4; ligne++){ // check lines
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	e030      	b.n	80009d6 <Clavier_MX+0x6e>
	
		for (int col = 0; col < 4; col++){ 	 // check colons
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	e027      	b.n	80009ca <Clavier_MX+0x62>
            Ecrire_I2C(~(0x01 << col));   	 // write 0xF? depending on the col to detect GND
 800097a:	2201      	movs	r2, #1
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	b2db      	uxtb	r3, r3
 8000984:	43db      	mvns	r3, r3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffd9 	bl	8000940 <Ecrire_I2C>

			HAL_Delay(1);
 800098e:	2001      	movs	r0, #1
 8000990:	f001 fdf6 	bl	8002580 <HAL_Delay>
			uint8_t lecture = Lire_I2C();
 8000994:	f7ff ffc0 	bl	8000918 <Lire_I2C>
 8000998:	4603      	mov	r3, r0
 800099a:	71fb      	strb	r3, [r7, #7]
			if (~lecture & (0x80 >> ligne))  // check if lines are selected
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	43da      	mvns	r2, r3
 80009a0:	2180      	movs	r1, #128	@ 0x80
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	fa41 f303 	asr.w	r3, r1, r3
 80009a8:	4013      	ands	r3, r2
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d007      	beq.n	80009be <Clavier_MX+0x56>
			{
				//if (Ch_Front){
				//	Ch_Front = 0;
					return Symbole_Clavier[col][ligne]; // return the button pressed
 80009ae:	4a0e      	ldr	r2, [pc, #56]	@ (80009e8 <Clavier_MX+0x80>)
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	441a      	add	r2, r3
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	4413      	add	r3, r2
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	e00f      	b.n	80009de <Clavier_MX+0x76>
				//}
				//else{			
				//	return 0; // aucune touche
				//}
			}
			HAL_Delay(1);
 80009be:	2001      	movs	r0, #1
 80009c0:	f001 fdde 	bl	8002580 <HAL_Delay>
		for (int col = 0; col < 4; col++){ 	 // check colons
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	3301      	adds	r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	ddd4      	ble.n	800097a <Clavier_MX+0x12>
	for (int ligne = 0; ligne < 4; ligne++){ // check lines
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	3301      	adds	r3, #1
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2b03      	cmp	r3, #3
 80009da:	ddcb      	ble.n	8000974 <Clavier_MX+0xc>
		}
	}	

	//Ch_Front = 1;
    return 0; //nothing pressed
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3710      	adds	r7, #16
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000014 	.word	0x20000014

080009ec <Lire_Tab>:

// *************************** INCLUDES ************************************ // 
#include "Mem_Tac.h"

// ************************* SETUP MAIN PROGRAM **************************** //
Point Lire_Tab(uint8_t* Coord_Table){
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b0b0      	sub	sp, #192	@ 0xc0
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	6039      	str	r1, [r7, #0]
    Point Coord_Mem = {0, 0};
 80009f6:	2300      	movs	r3, #0
 80009f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80009fc:	2300      	movs	r3, #0
 80009fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    
    // Tableau 2D de Points
    Point Tableau_Mem[7][3] = {
 8000a02:	4a1c      	ldr	r2, [pc, #112]	@ (8000a74 <Lire_Tab+0x88>)
 8000a04:	f107 0310 	add.w	r3, r7, #16
 8000a08:	4611      	mov	r1, r2
 8000a0a:	22a8      	movs	r2, #168	@ 0xa8
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f005 f923 	bl	8005c58 <memcpy>
        {{-3,29},{0,29},{6,29}},
        {{-3,32},{0,32},{6,32}},
        {{-3,35},{0,35},{6,35}} 
    };

    Point Tab = Simple_Tab(Coord_Table);
 8000a12:	f107 0308 	add.w	r3, r7, #8
 8000a16:	6839      	ldr	r1, [r7, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f000 f82d 	bl	8000a78 <Simple_Tab>

    // Bounds check - return {0,0} if invalid
    if ((Tab.x < 0) || (Tab.y < 0)){  // FIX: was && (would miss single -1)
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	db02      	blt.n	8000a2a <Lire_Tab+0x3e>
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	da08      	bge.n	8000a3c <Lire_Tab+0x50>
        return Coord_Mem;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000a32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a36:	e882 0003 	stmia.w	r2, {r0, r1}
 8000a3a:	e017      	b.n	8000a6c <Lire_Tab+0x80>
    }

    Coord_Mem = Tableau_Mem[Tab.x][Tab.y];
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	68f9      	ldr	r1, [r7, #12]
 8000a40:	4613      	mov	r3, r2
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	4413      	add	r3, r2
 8000a46:	440b      	add	r3, r1
 8000a48:	00db      	lsls	r3, r3, #3
 8000a4a:	33c0      	adds	r3, #192	@ 0xc0
 8000a4c:	443b      	add	r3, r7
 8000a4e:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 8000a52:	3bb0      	subs	r3, #176	@ 0xb0
 8000a54:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a58:	e882 0003 	stmia.w	r2, {r0, r1}

    return Coord_Mem;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	461a      	mov	r2, r3
 8000a60:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000a64:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a68:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	37c0      	adds	r7, #192	@ 0xc0
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	0800663c 	.word	0x0800663c

08000a78 <Simple_Tab>:

// ***************************** FUNCTIONS ********************************* //
Point Simple_Tab(uint8_t* data){
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
    Point Tab = {-1, -1};
 8000a82:	4a49      	ldr	r2, [pc, #292]	@ (8000ba8 <Simple_Tab+0x130>)
 8000a84:	f107 0308 	add.w	r3, r7, #8
 8000a88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a8c:	e883 0003 	stmia.w	r3, {r0, r1}

    if ((data[3] == 255) && (data[4] == 255)) return Tab;  // FIX: was data[4] twice
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	3303      	adds	r3, #3
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2bff      	cmp	r3, #255	@ 0xff
 8000a98:	d10d      	bne.n	8000ab6 <Simple_Tab+0x3e>
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2bff      	cmp	r3, #255	@ 0xff
 8000aa2:	d108      	bne.n	8000ab6 <Simple_Tab+0x3e>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	f107 0308 	add.w	r3, r7, #8
 8000aac:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ab0:	e882 0003 	stmia.w	r2, {r0, r1}
 8000ab4:	e073      	b.n	8000b9e <Simple_Tab+0x126>

    // y index from data[4]
    if       (data[4] >  130)                     Tab.y = 0;
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	3304      	adds	r3, #4
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b82      	cmp	r3, #130	@ 0x82
 8000abe:	d902      	bls.n	8000ac6 <Simple_Tab+0x4e>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	e013      	b.n	8000aee <Simple_Tab+0x76>
    else if ((data[4] <= 130) && (data[4] > 80))  Tab.y = 1;
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	3304      	adds	r3, #4
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b82      	cmp	r3, #130	@ 0x82
 8000ace:	d807      	bhi.n	8000ae0 <Simple_Tab+0x68>
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	3304      	adds	r3, #4
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b50      	cmp	r3, #80	@ 0x50
 8000ad8:	d902      	bls.n	8000ae0 <Simple_Tab+0x68>
 8000ada:	2301      	movs	r3, #1
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	e006      	b.n	8000aee <Simple_Tab+0x76>
    else if  (data[4] <= 80 )                     Tab.y = 2;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	3304      	adds	r3, #4
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b50      	cmp	r3, #80	@ 0x50
 8000ae8:	d801      	bhi.n	8000aee <Simple_Tab+0x76>
 8000aea:	2302      	movs	r3, #2
 8000aec:	60fb      	str	r3, [r7, #12]

    // x index from data[3]
    if       (data[3] >  220)                     Tab.x = 0;
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	3303      	adds	r3, #3
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2bdc      	cmp	r3, #220	@ 0xdc
 8000af6:	d902      	bls.n	8000afe <Simple_Tab+0x86>
 8000af8:	2300      	movs	r3, #0
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	e047      	b.n	8000b8e <Simple_Tab+0x116>
    else if ((data[3] <= 220) && (data[3] > 210)) Tab.x = 1;
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	3303      	adds	r3, #3
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2bdc      	cmp	r3, #220	@ 0xdc
 8000b06:	d807      	bhi.n	8000b18 <Simple_Tab+0xa0>
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	3303      	adds	r3, #3
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2bd2      	cmp	r3, #210	@ 0xd2
 8000b10:	d902      	bls.n	8000b18 <Simple_Tab+0xa0>
 8000b12:	2301      	movs	r3, #1
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	e03a      	b.n	8000b8e <Simple_Tab+0x116>
    else if ((data[3] <= 210) && (data[3] > 190)) Tab.x = 2;
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	3303      	adds	r3, #3
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2bd2      	cmp	r3, #210	@ 0xd2
 8000b20:	d807      	bhi.n	8000b32 <Simple_Tab+0xba>
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	3303      	adds	r3, #3
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2bbe      	cmp	r3, #190	@ 0xbe
 8000b2a:	d902      	bls.n	8000b32 <Simple_Tab+0xba>
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	e02d      	b.n	8000b8e <Simple_Tab+0x116>
    else if ((data[3] <= 190) && (data[3] > 160)) Tab.x = 3;
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	3303      	adds	r3, #3
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2bbe      	cmp	r3, #190	@ 0xbe
 8000b3a:	d807      	bhi.n	8000b4c <Simple_Tab+0xd4>
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	3303      	adds	r3, #3
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b44:	d902      	bls.n	8000b4c <Simple_Tab+0xd4>
 8000b46:	2303      	movs	r3, #3
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	e020      	b.n	8000b8e <Simple_Tab+0x116>
    else if ((data[3] <= 160) && (data[3] > 140)) Tab.x = 4;
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	3303      	adds	r3, #3
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b54:	d807      	bhi.n	8000b66 <Simple_Tab+0xee>
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	3303      	adds	r3, #3
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b8c      	cmp	r3, #140	@ 0x8c
 8000b5e:	d902      	bls.n	8000b66 <Simple_Tab+0xee>
 8000b60:	2304      	movs	r3, #4
 8000b62:	60bb      	str	r3, [r7, #8]
 8000b64:	e013      	b.n	8000b8e <Simple_Tab+0x116>
    else if ((data[3] <= 140) && (data[3] > 100)) Tab.x = 5;
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	3303      	adds	r3, #3
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b8c      	cmp	r3, #140	@ 0x8c
 8000b6e:	d807      	bhi.n	8000b80 <Simple_Tab+0x108>
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	3303      	adds	r3, #3
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b64      	cmp	r3, #100	@ 0x64
 8000b78:	d902      	bls.n	8000b80 <Simple_Tab+0x108>
 8000b7a:	2305      	movs	r3, #5
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	e006      	b.n	8000b8e <Simple_Tab+0x116>
    else if  (data[3] <= 100)                     Tab.x = 6;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	3303      	adds	r3, #3
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b64      	cmp	r3, #100	@ 0x64
 8000b88:	d801      	bhi.n	8000b8e <Simple_Tab+0x116>
 8000b8a:	2306      	movs	r3, #6
 8000b8c:	60bb      	str	r3, [r7, #8]
    
    return Tab;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	461a      	mov	r2, r3
 8000b92:	f107 0308 	add.w	r3, r7, #8
 8000b96:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b9a:	e882 0003 	stmia.w	r2, {r0, r1}
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	3714      	adds	r7, #20
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	080066e4 	.word	0x080066e4

08000bac <UART_Send>:
extern UART_HandleTypeDef huart1;
uint8_t PICs_8Bit[8];

// ************************* SETUP MAIN PROGRAM **************************** //
// ----- Transmit ----- //
void UART_Send(uint8_t M_0, uint8_t M_1, uint8_t M_2, uint8_t M_3, uint8_t M_4){
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4604      	mov	r4, r0
 8000bb4:	4608      	mov	r0, r1
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4623      	mov	r3, r4
 8000bbc:	71fb      	strb	r3, [r7, #7]
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71bb      	strb	r3, [r7, #6]
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	717b      	strb	r3, [r7, #5]
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	713b      	strb	r3, [r7, #4]
    uint8_t CheckSum;
    UART_Com('G');
 8000bca:	2047      	movs	r0, #71	@ 0x47
 8000bcc:	f000 f830 	bl	8000c30 <UART_Com>
    UART_Com('O');
 8000bd0:	204f      	movs	r0, #79	@ 0x4f
 8000bd2:	f000 f82d 	bl	8000c30 <UART_Com>
    UART_Com(M_0);
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f000 f829 	bl	8000c30 <UART_Com>
    UART_Com(M_1);
 8000bde:	79bb      	ldrb	r3, [r7, #6]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f000 f825 	bl	8000c30 <UART_Com>
    UART_Com(M_2);
 8000be6:	797b      	ldrb	r3, [r7, #5]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f000 f821 	bl	8000c30 <UART_Com>
    UART_Com(M_3);
 8000bee:	793b      	ldrb	r3, [r7, #4]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 f81d 	bl	8000c30 <UART_Com>
    UART_Com(M_4);
 8000bf6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f818 	bl	8000c30 <UART_Com>

    CheckSum = (uint8_t)('G' + 'O' + M_0 + M_1 + M_2 + M_3 + M_4);
 8000c00:	79fa      	ldrb	r2, [r7, #7]
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	4413      	add	r3, r2
 8000c06:	b2da      	uxtb	r2, r3
 8000c08:	797b      	ldrb	r3, [r7, #5]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	793b      	ldrb	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c18:	4413      	add	r3, r2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	3b6a      	subs	r3, #106	@ 0x6a
 8000c1e:	73fb      	strb	r3, [r7, #15]
    UART_Com(CheckSum);
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 f804 	bl	8000c30 <UART_Com>
}
 8000c28:	bf00      	nop
 8000c2a:	3714      	adds	r7, #20
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd90      	pop	{r4, r7, pc}

08000c30 <UART_Com>:

void UART_Com(uint8_t V_TX){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, &V_TX, 1, 1);
 8000c3a:	1df9      	adds	r1, r7, #7
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4803      	ldr	r0, [pc, #12]	@ (8000c50 <UART_Com+0x20>)
 8000c42:	f004 fd6b 	bl	800571c <HAL_UART_Transmit>
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	200001c0 	.word	0x200001c0

08000c54 <UART_Receive>:

// ----- Receive ----- //
// read 8 bytes (blocking) and return pointer to buffer
uint8_t* UART_Receive(void){
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 8; i++){
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	71fb      	strb	r3, [r7, #7]
 8000c5e:	e009      	b.n	8000c74 <UART_Receive+0x20>
        PICs_8Bit[i] = UART_Read_1bit();
 8000c60:	79fc      	ldrb	r4, [r7, #7]
 8000c62:	f000 f811 	bl	8000c88 <UART_Read_1bit>
 8000c66:	4603      	mov	r3, r0
 8000c68:	461a      	mov	r2, r3
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <UART_Receive+0x30>)
 8000c6c:	551a      	strb	r2, [r3, r4]
    for (uint8_t i = 0; i < 8; i++){
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	3301      	adds	r3, #1
 8000c72:	71fb      	strb	r3, [r7, #7]
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	2b07      	cmp	r3, #7
 8000c78:	d9f2      	bls.n	8000c60 <UART_Receive+0xc>
    }
    return PICs_8Bit;
 8000c7a:	4b02      	ldr	r3, [pc, #8]	@ (8000c84 <UART_Receive+0x30>)
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	200000a8 	.word	0x200000a8

08000c88 <UART_Read_1bit>:

// ***************************** FUNCTIONS ********************************* //
// ----- read one bit at a time ----- //
uint8_t UART_Read_1bit(void){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
    uint8_t ucCaract = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	71fb      	strb	r3, [r7, #7]
    // Use 1000 ms timeout for robustness during debug; reduce later if needed
    if (HAL_UART_Receive(&huart1, &ucCaract, 1, 1) != HAL_OK) {
 8000c92:	1df9      	adds	r1, r7, #7
 8000c94:	2301      	movs	r3, #1
 8000c96:	2201      	movs	r2, #1
 8000c98:	4806      	ldr	r0, [pc, #24]	@ (8000cb4 <UART_Read_1bit+0x2c>)
 8000c9a:	f004 fdca 	bl	8005832 <HAL_UART_Receive>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <UART_Read_1bit+0x20>
        // on timeout or error return 0 (NUL). You can change behaviour if desired.
        return 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e000      	b.n	8000caa <UART_Read_1bit+0x22>
    }
    return ucCaract;
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200001c0 	.word	0x200001c0

08000cb8 <ADC_Read_Raw>:
extern ADC_HandleTypeDef hadc1;


//************************* SETUP MAIN PROGRAM *******************************
uint16_t ADC_Read_Raw(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0

	HAL_ADC_Start(&hadc1);
 8000cbe:	480c      	ldr	r0, [pc, #48]	@ (8000cf0 <ADC_Read_Raw+0x38>)
 8000cc0:	f001 fd5a 	bl	8002778 <HAL_ADC_Start>
    uint16_t adcVal = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Start(&hadc1);
 8000cc8:	4809      	ldr	r0, [pc, #36]	@ (8000cf0 <ADC_Read_Raw+0x38>)
 8000cca:	f001 fd55 	bl	8002778 <HAL_ADC_Start>

    // Attendre conversion complte
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000cce:	210a      	movs	r1, #10
 8000cd0:	4807      	ldr	r0, [pc, #28]	@ (8000cf0 <ADC_Read_Raw+0x38>)
 8000cd2:	f001 fe2b 	bl	800292c <HAL_ADC_PollForConversion>

    // Lire valeur brute (04095)
    adcVal = HAL_ADC_GetValue(&hadc1);
 8000cd6:	4806      	ldr	r0, [pc, #24]	@ (8000cf0 <ADC_Read_Raw+0x38>)
 8000cd8:	f001 ff2e 	bl	8002b38 <HAL_ADC_GetValue>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Stop(&hadc1);
 8000ce0:	4803      	ldr	r0, [pc, #12]	@ (8000cf0 <ADC_Read_Raw+0x38>)
 8000ce2:	f001 fdf7 	bl	80028d4 <HAL_ADC_Stop>

    return adcVal;
 8000ce6:	88fb      	ldrh	r3, [r7, #6]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	200000f4 	.word	0x200000f4

08000cf4 <MOVE_ARM>:
int  estim_distance;
int  Estim_delay;

//************************* HELPER FUNCTION *******************************
// Calculates IK and sends to PIC - returns 0 on success, -1 on failure
static int MOVE_ARM(int *Out_Pivots, int delay_ms) {
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af02      	add	r7, sp, #8
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
    BASE_ROTATION(Pivots);
 8000cfe:	481f      	ldr	r0, [pc, #124]	@ (8000d7c <MOVE_ARM+0x88>)
 8000d00:	f000 f92e 	bl	8000f60 <BASE_ROTATION>

    if (ARM_ROTATIONS(Pivots) != 0) {
 8000d04:	481d      	ldr	r0, [pc, #116]	@ (8000d7c <MOVE_ARM+0x88>)
 8000d06:	f000 f959 	bl	8000fbc <ARM_ROTATIONS>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d002      	beq.n	8000d16 <MOVE_ARM+0x22>
        return -1; // KEEP: prevents impossible IK math
 8000d10:	f04f 33ff 	mov.w	r3, #4294967295
 8000d14:	e02e      	b.n	8000d74 <MOVE_ARM+0x80>
    }    

    WRIST_ANGLE(Pivots);
 8000d16:	4819      	ldr	r0, [pc, #100]	@ (8000d7c <MOVE_ARM+0x88>)
 8000d18:	f000 fb46 	bl	80013a8 <WRIST_ANGLE>
    PIV_TRANSLATE(Pivots, Out_Pivots);
 8000d1c:	6879      	ldr	r1, [r7, #4]
 8000d1e:	4817      	ldr	r0, [pc, #92]	@ (8000d7c <MOVE_ARM+0x88>)
 8000d20:	f000 fc7a 	bl	8001618 <PIV_TRANSLATE>

    if (!VERIFY_PIVOTS(Out_Pivots)) {
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f000 fce5 	bl	80016f4 <VERIFY_PIVOTS>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	f083 0301 	eor.w	r3, r3, #1
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d002      	beq.n	8000d3c <MOVE_ARM+0x48>
        return -1; // KEEP: prevents out-of-range motor commands
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3a:	e01b      	b.n	8000d74 <MOVE_ARM+0x80>
    }

    // sends the pivots value to the PIC
    UART_Send(
        (uint8_t)Out_Pivots[0],
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d40:	b2d8      	uxtb	r0, r3
        (uint8_t)Out_Pivots[1],
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	3304      	adds	r3, #4
 8000d46:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d48:	b2d9      	uxtb	r1, r3
        (uint8_t)Out_Pivots[2],
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	3308      	adds	r3, #8
 8000d4e:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d50:	b2da      	uxtb	r2, r3
        (uint8_t)Out_Pivots[3],
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	330c      	adds	r3, #12
 8000d56:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d58:	b2dc      	uxtb	r4, r3
        (uint8_t)Out_Pivots[4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	3310      	adds	r3, #16
 8000d5e:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	4623      	mov	r3, r4
 8000d66:	f7ff ff21 	bl	8000bac <UART_Send>
    );

    HAL_Delay(delay_ms);
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f001 fc07 	bl	8002580 <HAL_Delay>
    return 0;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd90      	pop	{r4, r7, pc}
 8000d7c:	200000cc 	.word	0x200000cc

08000d80 <ARM_LOGIC>:

//************************* SETUP MAIN PROGRAM *******************************
// controlls every parts of the arm
int ARM_LOGIC(int x_coord, int y_coord, int z_coord, bool hand_inst, int *Out_Pivots) {
 8000d80:	b590      	push	{r4, r7, lr}
 8000d82:	b08d      	sub	sp, #52	@ 0x34
 8000d84:	af02      	add	r7, sp, #8
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
 8000d8c:	70fb      	strb	r3, [r7, #3]
    bool was_auto = (z_coord == AUTO);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2b43      	cmp	r3, #67	@ 0x43
 8000d92:	bf0c      	ite	eq
 8000d94:	2301      	moveq	r3, #1
 8000d96:	2300      	movne	r3, #0
 8000d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    x = (float)y_coord;
 8000d9c:	68b8      	ldr	r0, [r7, #8]
 8000d9e:	f7ff fa8f 	bl	80002c0 <__aeabi_i2f>
 8000da2:	4603      	mov	r3, r0
 8000da4:	4a62      	ldr	r2, [pc, #392]	@ (8000f30 <ARM_LOGIC+0x1b0>)
 8000da6:	6013      	str	r3, [r2, #0]
    y = (float)x_coord;
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	f7ff fa89 	bl	80002c0 <__aeabi_i2f>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4a60      	ldr	r2, [pc, #384]	@ (8000f34 <ARM_LOGIC+0x1b4>)
 8000db2:	6013      	str	r3, [r2, #0]

    // Move to position (at z=10 if AUTO, else z_coord)
    z = (z_coord == AUTO) ? 10.0f : (float)z_coord;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b43      	cmp	r3, #67	@ 0x43
 8000db8:	d004      	beq.n	8000dc4 <ARM_LOGIC+0x44>
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f7ff fa80 	bl	80002c0 <__aeabi_i2f>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	e000      	b.n	8000dc6 <ARM_LOGIC+0x46>
 8000dc4:	4b5c      	ldr	r3, [pc, #368]	@ (8000f38 <ARM_LOGIC+0x1b8>)
 8000dc6:	4a5d      	ldr	r2, [pc, #372]	@ (8000f3c <ARM_LOGIC+0x1bc>)
 8000dc8:	6013      	str	r3, [r2, #0]
    ESTIMATE_DELAY();
 8000dca:	f000 fcbf 	bl	800174c <ESTIMATE_DELAY>

    // Linear interpolation: 2 steps if distance > 10cm to help move straight
    if (estim_distance > 10) {
 8000dce:	4b5c      	ldr	r3, [pc, #368]	@ (8000f40 <ARM_LOGIC+0x1c0>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2b0a      	cmp	r3, #10
 8000dd4:	dd5b      	ble.n	8000e8e <ARM_LOGIC+0x10e>
        float final_x = x;
 8000dd6:	4b56      	ldr	r3, [pc, #344]	@ (8000f30 <ARM_LOGIC+0x1b0>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	623b      	str	r3, [r7, #32]
        float final_y = y;
 8000ddc:	4b55      	ldr	r3, [pc, #340]	@ (8000f34 <ARM_LOGIC+0x1b4>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	61fb      	str	r3, [r7, #28]
        float final_z = z;
 8000de2:	4b56      	ldr	r3, [pc, #344]	@ (8000f3c <ARM_LOGIC+0x1bc>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	61bb      	str	r3, [r7, #24]
        int half_delay = (Estim_delay / 2);
 8000de8:	4b56      	ldr	r3, [pc, #344]	@ (8000f44 <ARM_LOGIC+0x1c4>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	0fda      	lsrs	r2, r3, #31
 8000dee:	4413      	add	r3, r2
 8000df0:	105b      	asrs	r3, r3, #1
 8000df2:	617b      	str	r3, [r7, #20]
        
        // mid way pos (raised +5cm) - best effort, skip if unreachable
        x = Old_x + (final_x - Old_x) * 0.60f;
 8000df4:	4b54      	ldr	r3, [pc, #336]	@ (8000f48 <ARM_LOGIC+0x1c8>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	6a38      	ldr	r0, [r7, #32]
 8000dfc:	f7ff f9aa 	bl	8000154 <__aeabi_fsub>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4952      	ldr	r1, [pc, #328]	@ (8000f4c <ARM_LOGIC+0x1cc>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff faaf 	bl	8000368 <__aeabi_fmul>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4b4e      	ldr	r3, [pc, #312]	@ (8000f48 <ARM_LOGIC+0x1c8>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4619      	mov	r1, r3
 8000e14:	4610      	mov	r0, r2
 8000e16:	f7ff f99f 	bl	8000158 <__addsf3>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4b44      	ldr	r3, [pc, #272]	@ (8000f30 <ARM_LOGIC+0x1b0>)
 8000e20:	601a      	str	r2, [r3, #0]
        y = Old_y + (final_y - Old_y) * 0.60f;
 8000e22:	4b4b      	ldr	r3, [pc, #300]	@ (8000f50 <ARM_LOGIC+0x1d0>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4619      	mov	r1, r3
 8000e28:	69f8      	ldr	r0, [r7, #28]
 8000e2a:	f7ff f993 	bl	8000154 <__aeabi_fsub>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	4946      	ldr	r1, [pc, #280]	@ (8000f4c <ARM_LOGIC+0x1cc>)
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fa98 	bl	8000368 <__aeabi_fmul>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b44      	ldr	r3, [pc, #272]	@ (8000f50 <ARM_LOGIC+0x1d0>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4619      	mov	r1, r3
 8000e42:	4610      	mov	r0, r2
 8000e44:	f7ff f988 	bl	8000158 <__addsf3>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b39      	ldr	r3, [pc, #228]	@ (8000f34 <ARM_LOGIC+0x1b4>)
 8000e4e:	601a      	str	r2, [r3, #0]
        z = final_z + 9.0f;
 8000e50:	4940      	ldr	r1, [pc, #256]	@ (8000f54 <ARM_LOGIC+0x1d4>)
 8000e52:	69b8      	ldr	r0, [r7, #24]
 8000e54:	f7ff f980 	bl	8000158 <__addsf3>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4b37      	ldr	r3, [pc, #220]	@ (8000f3c <ARM_LOGIC+0x1bc>)
 8000e5e:	601a      	str	r2, [r3, #0]
        
        MOVE_ARM(Out_Pivots, half_delay);  // ignore result, just helps smoothness
 8000e60:	6979      	ldr	r1, [r7, #20]
 8000e62:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e64:	f7ff ff46 	bl	8000cf4 <MOVE_ARM>
        
        // final position - this one matters
        x = final_x;
 8000e68:	4a31      	ldr	r2, [pc, #196]	@ (8000f30 <ARM_LOGIC+0x1b0>)
 8000e6a:	6a3b      	ldr	r3, [r7, #32]
 8000e6c:	6013      	str	r3, [r2, #0]
        y = final_y;
 8000e6e:	4a31      	ldr	r2, [pc, #196]	@ (8000f34 <ARM_LOGIC+0x1b4>)
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	6013      	str	r3, [r2, #0]
        z = final_z;
 8000e74:	4a31      	ldr	r2, [pc, #196]	@ (8000f3c <ARM_LOGIC+0x1bc>)
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	6013      	str	r3, [r2, #0]
        
        if (MOVE_ARM(Out_Pivots, half_delay) != 0) {
 8000e7a:	6979      	ldr	r1, [r7, #20]
 8000e7c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e7e:	f7ff ff39 	bl	8000cf4 <MOVE_ARM>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00e      	beq.n	8000ea6 <ARM_LOGIC+0x126>
            return -1; // KEEP: final target unreachable
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	e04c      	b.n	8000f28 <ARM_LOGIC+0x1a8>
        }
    } else {
        if (MOVE_ARM(Out_Pivots, Estim_delay) != 0) {
 8000e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f44 <ARM_LOGIC+0x1c4>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4619      	mov	r1, r3
 8000e94:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e96:	f7ff ff2d 	bl	8000cf4 <MOVE_ARM>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d002      	beq.n	8000ea6 <ARM_LOGIC+0x126>
            return -1; // KEEP: target unreachable
 8000ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea4:	e040      	b.n	8000f28 <ARM_LOGIC+0x1a8>
        }
    }

    // If AUTO, lower to z=6 (grab position)
    if (was_auto) {
 8000ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d007      	beq.n	8000ebe <ARM_LOGIC+0x13e>
        z = 7.0f;
 8000eae:	4b23      	ldr	r3, [pc, #140]	@ (8000f3c <ARM_LOGIC+0x1bc>)
 8000eb0:	4a29      	ldr	r2, [pc, #164]	@ (8000f58 <ARM_LOGIC+0x1d8>)
 8000eb2:	601a      	str	r2, [r3, #0]
        MOVE_ARM(Out_Pivots, 800);  // best effort, arm is already close
 8000eb4:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000eb8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000eba:	f7ff ff1b 	bl	8000cf4 <MOVE_ARM>
    }
    
    // controll the hand (keeps the arm at the same pos)
    HAND_CONTROL(Out_Pivots, hand_inst);
 8000ebe:	78fb      	ldrb	r3, [r7, #3]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000ec4:	f000 fafe 	bl	80014c4 <HAND_CONTROL>
    UART_Send(
        (uint8_t)Out_Pivots[0],
 8000ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000eca:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000ecc:	b2d8      	uxtb	r0, r3
        (uint8_t)Out_Pivots[1],
 8000ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000ed4:	b2d9      	uxtb	r1, r3
        (uint8_t)Out_Pivots[2],
 8000ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ed8:	3308      	adds	r3, #8
 8000eda:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000edc:	b2da      	uxtb	r2, r3
        (uint8_t)Out_Pivots[3],
 8000ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ee0:	330c      	adds	r3, #12
 8000ee2:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000ee4:	b2dc      	uxtb	r4, r3
        (uint8_t)Out_Pivots[4]
 8000ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ee8:	3310      	adds	r3, #16
 8000eea:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	4623      	mov	r3, r4
 8000ef2:	f7ff fe5b 	bl	8000bac <UART_Send>
    );
    HAL_Delay(500);  // wait for hand to grab/release
 8000ef6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000efa:	f001 fb41 	bl	8002580 <HAL_Delay>
    
    // If AUTO, raise back up after grabbing
    if (was_auto) {
 8000efe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d007      	beq.n	8000f16 <ARM_LOGIC+0x196>
        z = 14.0f;
 8000f06:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <ARM_LOGIC+0x1bc>)
 8000f08:	4a14      	ldr	r2, [pc, #80]	@ (8000f5c <ARM_LOGIC+0x1dc>)
 8000f0a:	601a      	str	r2, [r3, #0]
        MOVE_ARM(Out_Pivots, 800);  // ignore error, just skip if unreachable
 8000f0c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000f10:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000f12:	f7ff feef 	bl	8000cf4 <MOVE_ARM>
    }
    
    // Update previous pivots at the end
    Old_x = x;
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <ARM_LOGIC+0x1b0>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f48 <ARM_LOGIC+0x1c8>)
 8000f1c:	6013      	str	r3, [r2, #0]
    Old_y = y;
 8000f1e:	4b05      	ldr	r3, [pc, #20]	@ (8000f34 <ARM_LOGIC+0x1b4>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a0b      	ldr	r2, [pc, #44]	@ (8000f50 <ARM_LOGIC+0x1d0>)
 8000f24:	6013      	str	r3, [r2, #0]

    return 0;
 8000f26:	2300      	movs	r3, #0
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	372c      	adds	r7, #44	@ 0x2c
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd90      	pop	{r4, r7, pc}
 8000f30:	200000b0 	.word	0x200000b0
 8000f34:	200000b4 	.word	0x200000b4
 8000f38:	41200000 	.word	0x41200000
 8000f3c:	200000b8 	.word	0x200000b8
 8000f40:	200000ec 	.word	0x200000ec
 8000f44:	200000f0 	.word	0x200000f0
 8000f48:	200000e4 	.word	0x200000e4
 8000f4c:	3f19999a 	.word	0x3f19999a
 8000f50:	200000e8 	.word	0x200000e8
 8000f54:	41100000 	.word	0x41100000
 8000f58:	40e00000 	.word	0x40e00000
 8000f5c:	41600000 	.word	0x41600000

08000f60 <BASE_ROTATION>:

// ***************************** FUNCTIONS ************************************* //
// ----- BASE ROTATION (PIV 0) ----- //
// Calculates the base rotation angle to point the arm toward the target
// Uses atan2(y,x) to get the angle in the horizontal plane
void BASE_ROTATION(int *Pivots){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
    Pivots[0] = (int)roundf(atan2f(y, x) * 180.0f / PI) + 3;
 8000f68:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <BASE_ROTATION+0x4c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a10      	ldr	r2, [pc, #64]	@ (8000fb0 <BASE_ROTATION+0x50>)
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	4611      	mov	r1, r2
 8000f72:	4618      	mov	r0, r3
 8000f74:	f004 fe9e 	bl	8005cb4 <atan2f>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	490e      	ldr	r1, [pc, #56]	@ (8000fb4 <BASE_ROTATION+0x54>)
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff f9f3 	bl	8000368 <__aeabi_fmul>
 8000f82:	4603      	mov	r3, r0
 8000f84:	490c      	ldr	r1, [pc, #48]	@ (8000fb8 <BASE_ROTATION+0x58>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff faa2 	bl	80004d0 <__aeabi_fdiv>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 feba 	bl	8005d08 <roundf>
 8000f94:	4603      	mov	r3, r0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff fbc2 	bl	8000720 <__aeabi_f2iz>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	1cda      	adds	r2, r3, #3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	200000b4 	.word	0x200000b4
 8000fb0:	200000b0 	.word	0x200000b0
 8000fb4:	43340000 	.word	0x43340000
 8000fb8:	40490fd0 	.word	0x40490fd0

08000fbc <ARM_ROTATIONS>:
// Calculates shoulder and elbow angles using inverse kinematics
// First gets horizontal distance, then adds vertical offset (height)
// 'reach' is the 3D straight-line distance from shoulder to target wrist position
// Uses law of cosines to solve the triangle formed by upper arm, forearm, and reach
// Returns -1 if target is unreachable (too far or too close)
int ARM_ROTATIONS(int *Pivots) {    
 8000fbc:	b590      	push	{r4, r7, lr}
 8000fbe:	b08d      	sub	sp, #52	@ 0x34
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    // Horizontal distance from base to target
    distance = hypotf(x, y);
 8000fc4:	4b60      	ldr	r3, [pc, #384]	@ (8001148 <ARM_ROTATIONS+0x18c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a60      	ldr	r2, [pc, #384]	@ (800114c <ARM_ROTATIONS+0x190>)
 8000fca:	6812      	ldr	r2, [r2, #0]
 8000fcc:	4611      	mov	r1, r2
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f004 fe72 	bl	8005cb8 <hypotf>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4a5e      	ldr	r2, [pc, #376]	@ (8001150 <ARM_ROTATIONS+0x194>)
 8000fd8:	6013      	str	r3, [r2, #0]
    
    height = z;
 8000fda:	4b5e      	ldr	r3, [pc, #376]	@ (8001154 <ARM_ROTATIONS+0x198>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a5e      	ldr	r2, [pc, #376]	@ (8001158 <ARM_ROTATIONS+0x19c>)
 8000fe0:	6013      	str	r3, [r2, #0]
    // used later to have a 2 step movement
    if ((int)height == AUTO) height = 12.0f;
 8000fe2:	4b5d      	ldr	r3, [pc, #372]	@ (8001158 <ARM_ROTATIONS+0x19c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fb9a 	bl	8000720 <__aeabi_f2iz>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b43      	cmp	r3, #67	@ 0x43
 8000ff0:	d102      	bne.n	8000ff8 <ARM_ROTATIONS+0x3c>
 8000ff2:	4b59      	ldr	r3, [pc, #356]	@ (8001158 <ARM_ROTATIONS+0x19c>)
 8000ff4:	4a59      	ldr	r2, [pc, #356]	@ (800115c <ARM_ROTATIONS+0x1a0>)
 8000ff6:	601a      	str	r2, [r3, #0]
    
    // Vertical offset and also need to apply
    // compensation based on distance
    // 1015: error 45
    if      (distance <= 15.0f) {compensation = -4.0f - (distance - 10.0f) * 0.2f;} 
 8000ff8:	4b55      	ldr	r3, [pc, #340]	@ (8001150 <ARM_ROTATIONS+0x194>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4958      	ldr	r1, [pc, #352]	@ (8001160 <ARM_ROTATIONS+0x1a4>)
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fb5a 	bl	80006b8 <__aeabi_fcmple>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d014      	beq.n	8001034 <ARM_ROTATIONS+0x78>
 800100a:	4b51      	ldr	r3, [pc, #324]	@ (8001150 <ARM_ROTATIONS+0x194>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4955      	ldr	r1, [pc, #340]	@ (8001164 <ARM_ROTATIONS+0x1a8>)
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f89f 	bl	8000154 <__aeabi_fsub>
 8001016:	4603      	mov	r3, r0
 8001018:	4953      	ldr	r1, [pc, #332]	@ (8001168 <ARM_ROTATIONS+0x1ac>)
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff f9a4 	bl	8000368 <__aeabi_fmul>
 8001020:	4603      	mov	r3, r0
 8001022:	4619      	mov	r1, r3
 8001024:	4851      	ldr	r0, [pc, #324]	@ (800116c <ARM_ROTATIONS+0x1b0>)
 8001026:	f7ff f895 	bl	8000154 <__aeabi_fsub>
 800102a:	4603      	mov	r3, r0
 800102c:	461a      	mov	r2, r3
 800102e:	4b50      	ldr	r3, [pc, #320]	@ (8001170 <ARM_ROTATIONS+0x1b4>)
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	e03a      	b.n	80010aa <ARM_ROTATIONS+0xee>
    // 1525: error 50  
    else if (distance <= 25.0f) {compensation = -5.0f + (distance - 15.0f) * 0.5f;} 
 8001034:	4b46      	ldr	r3, [pc, #280]	@ (8001150 <ARM_ROTATIONS+0x194>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	494e      	ldr	r1, [pc, #312]	@ (8001174 <ARM_ROTATIONS+0x1b8>)
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fb3c 	bl	80006b8 <__aeabi_fcmple>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d015      	beq.n	8001072 <ARM_ROTATIONS+0xb6>
 8001046:	4b42      	ldr	r3, [pc, #264]	@ (8001150 <ARM_ROTATIONS+0x194>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4945      	ldr	r1, [pc, #276]	@ (8001160 <ARM_ROTATIONS+0x1a4>)
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff f881 	bl	8000154 <__aeabi_fsub>
 8001052:	4603      	mov	r3, r0
 8001054:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff f985 	bl	8000368 <__aeabi_fmul>
 800105e:	4603      	mov	r3, r0
 8001060:	4945      	ldr	r1, [pc, #276]	@ (8001178 <ARM_ROTATIONS+0x1bc>)
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff f876 	bl	8000154 <__aeabi_fsub>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	4b40      	ldr	r3, [pc, #256]	@ (8001170 <ARM_ROTATIONS+0x1b4>)
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	e01b      	b.n	80010aa <ARM_ROTATIONS+0xee>
    // 2535: error 0-3
    else if (distance <= 35.0f) {compensation = (distance - 25.0f) * 0.3f;} 
 8001072:	4b37      	ldr	r3, [pc, #220]	@ (8001150 <ARM_ROTATIONS+0x194>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4941      	ldr	r1, [pc, #260]	@ (800117c <ARM_ROTATIONS+0x1c0>)
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fb1d 	bl	80006b8 <__aeabi_fcmple>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00f      	beq.n	80010a4 <ARM_ROTATIONS+0xe8>
 8001084:	4b32      	ldr	r3, [pc, #200]	@ (8001150 <ARM_ROTATIONS+0x194>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	493a      	ldr	r1, [pc, #232]	@ (8001174 <ARM_ROTATIONS+0x1b8>)
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f862 	bl	8000154 <__aeabi_fsub>
 8001090:	4603      	mov	r3, r0
 8001092:	493b      	ldr	r1, [pc, #236]	@ (8001180 <ARM_ROTATIONS+0x1c4>)
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f967 	bl	8000368 <__aeabi_fmul>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	4b34      	ldr	r3, [pc, #208]	@ (8001170 <ARM_ROTATIONS+0x1b4>)
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	e002      	b.n	80010aa <ARM_ROTATIONS+0xee>
    // 35+: stays -3
    else                        {compensation = 3.0f;}
 80010a4:	4b32      	ldr	r3, [pc, #200]	@ (8001170 <ARM_ROTATIONS+0x1b4>)
 80010a6:	4a37      	ldr	r2, [pc, #220]	@ (8001184 <ARM_ROTATIONS+0x1c8>)
 80010a8:	601a      	str	r2, [r3, #0]
    
    height += compensation;
 80010aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001158 <ARM_ROTATIONS+0x19c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a30      	ldr	r2, [pc, #192]	@ (8001170 <ARM_ROTATIONS+0x1b4>)
 80010b0:	6812      	ldr	r2, [r2, #0]
 80010b2:	4611      	mov	r1, r2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f84f 	bl	8000158 <__addsf3>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	4b26      	ldr	r3, [pc, #152]	@ (8001158 <ARM_ROTATIONS+0x19c>)
 80010c0:	601a      	str	r2, [r3, #0]

    // 3D distance in vertical plane from shoulder to wrist
    reach = hypotf(distance, height);
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <ARM_ROTATIONS+0x194>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a24      	ldr	r2, [pc, #144]	@ (8001158 <ARM_ROTATIONS+0x19c>)
 80010c8:	6812      	ldr	r2, [r2, #0]
 80010ca:	4611      	mov	r1, r2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f004 fdf3 	bl	8005cb8 <hypotf>
 80010d2:	4603      	mov	r3, r0
 80010d4:	4a2c      	ldr	r2, [pc, #176]	@ (8001188 <ARM_ROTATIONS+0x1cc>)
 80010d6:	6013      	str	r3, [r2, #0]
    
    // KEEP: prevents impossible IK solutions that would break the arm
    if (reach > (L1 + L2) + 5.0f) return -1;  // too far
 80010d8:	4b2c      	ldr	r3, [pc, #176]	@ (800118c <ARM_ROTATIONS+0x1d0>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a2c      	ldr	r2, [pc, #176]	@ (8001190 <ARM_ROTATIONS+0x1d4>)
 80010de:	6812      	ldr	r2, [r2, #0]
 80010e0:	4611      	mov	r1, r2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff f838 	bl	8000158 <__addsf3>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4923      	ldr	r1, [pc, #140]	@ (8001178 <ARM_ROTATIONS+0x1bc>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f833 	bl	8000158 <__addsf3>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b24      	ldr	r3, [pc, #144]	@ (8001188 <ARM_ROTATIONS+0x1cc>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4619      	mov	r1, r3
 80010fc:	4610      	mov	r0, r2
 80010fe:	f7ff fad1 	bl	80006a4 <__aeabi_fcmplt>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d002      	beq.n	800110e <ARM_ROTATIONS+0x152>
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	e13a      	b.n	8001384 <ARM_ROTATIONS+0x3c8>
    if (reach < fabsf(L1 - L2) + 0.001f) return -1;  // too close
 800110e:	4b1f      	ldr	r3, [pc, #124]	@ (800118c <ARM_ROTATIONS+0x1d0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a1f      	ldr	r2, [pc, #124]	@ (8001190 <ARM_ROTATIONS+0x1d4>)
 8001114:	6812      	ldr	r2, [r2, #0]
 8001116:	4611      	mov	r1, r2
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff f81b 	bl	8000154 <__aeabi_fsub>
 800111e:	4603      	mov	r3, r0
 8001120:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001124:	491b      	ldr	r1, [pc, #108]	@ (8001194 <ARM_ROTATIONS+0x1d8>)
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff f816 	bl	8000158 <__addsf3>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <ARM_ROTATIONS+0x1cc>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4619      	mov	r1, r3
 8001136:	4610      	mov	r0, r2
 8001138:	f7ff fad2 	bl	80006e0 <__aeabi_fcmpgt>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d02a      	beq.n	8001198 <ARM_ROTATIONS+0x1dc>
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	e11d      	b.n	8001384 <ARM_ROTATIONS+0x3c8>
 8001148:	200000b0 	.word	0x200000b0
 800114c:	200000b4 	.word	0x200000b4
 8001150:	200000bc 	.word	0x200000bc
 8001154:	200000b8 	.word	0x200000b8
 8001158:	200000c0 	.word	0x200000c0
 800115c:	41400000 	.word	0x41400000
 8001160:	41700000 	.word	0x41700000
 8001164:	41200000 	.word	0x41200000
 8001168:	3e4ccccd 	.word	0x3e4ccccd
 800116c:	c0800000 	.word	0xc0800000
 8001170:	200000c8 	.word	0x200000c8
 8001174:	41c80000 	.word	0x41c80000
 8001178:	40a00000 	.word	0x40a00000
 800117c:	420c0000 	.word	0x420c0000
 8001180:	3e99999a 	.word	0x3e99999a
 8001184:	40400000 	.word	0x40400000
 8001188:	200000c4 	.word	0x200000c4
 800118c:	20000024 	.word	0x20000024
 8001190:	20000028 	.word	0x20000028
 8001194:	3a83126f 	.word	0x3a83126f
    
    // Calculate elbow angle using law of cosines
    // This is the internal angle between upper arm and forearm
    float cos_internal = (L1*L1 + L2*L2 - reach*reach) / (2.0f * L1 * L2);
 8001198:	4b7c      	ldr	r3, [pc, #496]	@ (800138c <ARM_ROTATIONS+0x3d0>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a7b      	ldr	r2, [pc, #492]	@ (800138c <ARM_ROTATIONS+0x3d0>)
 800119e:	6812      	ldr	r2, [r2, #0]
 80011a0:	4611      	mov	r1, r2
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f8e0 	bl	8000368 <__aeabi_fmul>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461c      	mov	r4, r3
 80011ac:	4b78      	ldr	r3, [pc, #480]	@ (8001390 <ARM_ROTATIONS+0x3d4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a77      	ldr	r2, [pc, #476]	@ (8001390 <ARM_ROTATIONS+0x3d4>)
 80011b2:	6812      	ldr	r2, [r2, #0]
 80011b4:	4611      	mov	r1, r2
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f8d6 	bl	8000368 <__aeabi_fmul>
 80011bc:	4603      	mov	r3, r0
 80011be:	4619      	mov	r1, r3
 80011c0:	4620      	mov	r0, r4
 80011c2:	f7fe ffc9 	bl	8000158 <__addsf3>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461c      	mov	r4, r3
 80011ca:	4b72      	ldr	r3, [pc, #456]	@ (8001394 <ARM_ROTATIONS+0x3d8>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a71      	ldr	r2, [pc, #452]	@ (8001394 <ARM_ROTATIONS+0x3d8>)
 80011d0:	6812      	ldr	r2, [r2, #0]
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f8c7 	bl	8000368 <__aeabi_fmul>
 80011da:	4603      	mov	r3, r0
 80011dc:	4619      	mov	r1, r3
 80011de:	4620      	mov	r0, r4
 80011e0:	f7fe ffb8 	bl	8000154 <__aeabi_fsub>
 80011e4:	4603      	mov	r3, r0
 80011e6:	461c      	mov	r4, r3
 80011e8:	4b68      	ldr	r3, [pc, #416]	@ (800138c <ARM_ROTATIONS+0x3d0>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7fe ffb2 	bl	8000158 <__addsf3>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461a      	mov	r2, r3
 80011f8:	4b65      	ldr	r3, [pc, #404]	@ (8001390 <ARM_ROTATIONS+0x3d4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4610      	mov	r0, r2
 8001200:	f7ff f8b2 	bl	8000368 <__aeabi_fmul>
 8001204:	4603      	mov	r3, r0
 8001206:	4619      	mov	r1, r3
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff f961 	bl	80004d0 <__aeabi_fdiv>
 800120e:	4603      	mov	r3, r0
 8001210:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (cos_internal > 1.0f) cos_internal = 1.0f;
 8001212:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001216:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001218:	f7ff fa62 	bl	80006e0 <__aeabi_fcmpgt>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d002      	beq.n	8001228 <ARM_ROTATIONS+0x26c>
 8001222:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (cos_internal < -1.0f) cos_internal = -1.0f;
 8001228:	495b      	ldr	r1, [pc, #364]	@ (8001398 <ARM_ROTATIONS+0x3dc>)
 800122a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800122c:	f7ff fa3a 	bl	80006a4 <__aeabi_fcmplt>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <ARM_ROTATIONS+0x27e>
 8001236:	4b58      	ldr	r3, [pc, #352]	@ (8001398 <ARM_ROTATIONS+0x3dc>)
 8001238:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float internal_rad = acosf(cos_internal);
 800123a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800123c:	f004 fd1a 	bl	8005c74 <acosf>
 8001240:	61f8      	str	r0, [r7, #28]
    float pivot2_deg = internal_rad * (180.0f / PI);
 8001242:	4956      	ldr	r1, [pc, #344]	@ (800139c <ARM_ROTATIONS+0x3e0>)
 8001244:	69f8      	ldr	r0, [r7, #28]
 8001246:	f7ff f88f 	bl	8000368 <__aeabi_fmul>
 800124a:	4603      	mov	r3, r0
 800124c:	61bb      	str	r3, [r7, #24]
    
    // Calculate shoulder angle
    // alpha = angle to target from horizontal
    // beta = angle offset due to arm triangle geometry
    float alpha = atan2f(height, distance);
 800124e:	4b54      	ldr	r3, [pc, #336]	@ (80013a0 <ARM_ROTATIONS+0x3e4>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a54      	ldr	r2, [pc, #336]	@ (80013a4 <ARM_ROTATIONS+0x3e8>)
 8001254:	6812      	ldr	r2, [r2, #0]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f004 fd2b 	bl	8005cb4 <atan2f>
 800125e:	6178      	str	r0, [r7, #20]
    
    float cos_beta = (L1*L1 + reach*reach - L2*L2) / (2.0f * L1 * reach);
 8001260:	4b4a      	ldr	r3, [pc, #296]	@ (800138c <ARM_ROTATIONS+0x3d0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a49      	ldr	r2, [pc, #292]	@ (800138c <ARM_ROTATIONS+0x3d0>)
 8001266:	6812      	ldr	r2, [r2, #0]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f87c 	bl	8000368 <__aeabi_fmul>
 8001270:	4603      	mov	r3, r0
 8001272:	461c      	mov	r4, r3
 8001274:	4b47      	ldr	r3, [pc, #284]	@ (8001394 <ARM_ROTATIONS+0x3d8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a46      	ldr	r2, [pc, #280]	@ (8001394 <ARM_ROTATIONS+0x3d8>)
 800127a:	6812      	ldr	r2, [r2, #0]
 800127c:	4611      	mov	r1, r2
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f872 	bl	8000368 <__aeabi_fmul>
 8001284:	4603      	mov	r3, r0
 8001286:	4619      	mov	r1, r3
 8001288:	4620      	mov	r0, r4
 800128a:	f7fe ff65 	bl	8000158 <__addsf3>
 800128e:	4603      	mov	r3, r0
 8001290:	461c      	mov	r4, r3
 8001292:	4b3f      	ldr	r3, [pc, #252]	@ (8001390 <ARM_ROTATIONS+0x3d4>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a3e      	ldr	r2, [pc, #248]	@ (8001390 <ARM_ROTATIONS+0x3d4>)
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	4611      	mov	r1, r2
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f863 	bl	8000368 <__aeabi_fmul>
 80012a2:	4603      	mov	r3, r0
 80012a4:	4619      	mov	r1, r3
 80012a6:	4620      	mov	r0, r4
 80012a8:	f7fe ff54 	bl	8000154 <__aeabi_fsub>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461c      	mov	r4, r3
 80012b0:	4b36      	ldr	r3, [pc, #216]	@ (800138c <ARM_ROTATIONS+0x3d0>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4619      	mov	r1, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7fe ff4e 	bl	8000158 <__addsf3>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	4b34      	ldr	r3, [pc, #208]	@ (8001394 <ARM_ROTATIONS+0x3d8>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	4610      	mov	r0, r2
 80012c8:	f7ff f84e 	bl	8000368 <__aeabi_fmul>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4619      	mov	r1, r3
 80012d0:	4620      	mov	r0, r4
 80012d2:	f7ff f8fd 	bl	80004d0 <__aeabi_fdiv>
 80012d6:	4603      	mov	r3, r0
 80012d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (cos_beta > 1.0f) cos_beta = 1.0f;
 80012da:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80012de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012e0:	f7ff f9fe 	bl	80006e0 <__aeabi_fcmpgt>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d002      	beq.n	80012f0 <ARM_ROTATIONS+0x334>
 80012ea:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (cos_beta < -1.0f) cos_beta = -1.0f;
 80012f0:	4929      	ldr	r1, [pc, #164]	@ (8001398 <ARM_ROTATIONS+0x3dc>)
 80012f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012f4:	f7ff f9d6 	bl	80006a4 <__aeabi_fcmplt>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <ARM_ROTATIONS+0x346>
 80012fe:	4b26      	ldr	r3, [pc, #152]	@ (8001398 <ARM_ROTATIONS+0x3dc>)
 8001300:	62bb      	str	r3, [r7, #40]	@ 0x28
    float beta = acosf(cos_beta);
 8001302:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001304:	f004 fcb6 	bl	8005c74 <acosf>
 8001308:	6138      	str	r0, [r7, #16]
    
    // Shoulder angle = target angle + geometry offset
    float pivot1_rad = alpha + beta;
 800130a:	6939      	ldr	r1, [r7, #16]
 800130c:	6978      	ldr	r0, [r7, #20]
 800130e:	f7fe ff23 	bl	8000158 <__addsf3>
 8001312:	4603      	mov	r3, r0
 8001314:	60fb      	str	r3, [r7, #12]
    float pivot1_deg = pivot1_rad * (180.0f / PI);
 8001316:	4921      	ldr	r1, [pc, #132]	@ (800139c <ARM_ROTATIONS+0x3e0>)
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f7ff f825 	bl	8000368 <__aeabi_fmul>
 800131e:	4603      	mov	r3, r0
 8001320:	60bb      	str	r3, [r7, #8]
    
    int s = (int) roundf(pivot1_deg);
 8001322:	68b8      	ldr	r0, [r7, #8]
 8001324:	f004 fcf0 	bl	8005d08 <roundf>
 8001328:	4603      	mov	r3, r0
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f9f8 	bl	8000720 <__aeabi_f2iz>
 8001330:	4603      	mov	r3, r0
 8001332:	627b      	str	r3, [r7, #36]	@ 0x24
    int e = (int) roundf(pivot2_deg);
 8001334:	69b8      	ldr	r0, [r7, #24]
 8001336:	f004 fce7 	bl	8005d08 <roundf>
 800133a:	4603      	mov	r3, r0
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff f9ef 	bl	8000720 <__aeabi_f2iz>
 8001342:	4603      	mov	r3, r0
 8001344:	623b      	str	r3, [r7, #32]
    
    // Clamp to motor limits
    if (s < 0) s = 0;
 8001346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001348:	2b00      	cmp	r3, #0
 800134a:	da01      	bge.n	8001350 <ARM_ROTATIONS+0x394>
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s > 131) s = 131;
 8001350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001352:	2b83      	cmp	r3, #131	@ 0x83
 8001354:	dd01      	ble.n	800135a <ARM_ROTATIONS+0x39e>
 8001356:	2383      	movs	r3, #131	@ 0x83
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
    if (e < 0) e = 0;
 800135a:	6a3b      	ldr	r3, [r7, #32]
 800135c:	2b00      	cmp	r3, #0
 800135e:	da01      	bge.n	8001364 <ARM_ROTATIONS+0x3a8>
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
    if (e > 400) e = 400;
 8001364:	6a3b      	ldr	r3, [r7, #32]
 8001366:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800136a:	dd02      	ble.n	8001372 <ARM_ROTATIONS+0x3b6>
 800136c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001370:	623b      	str	r3, [r7, #32]
    
    Pivots[1] = s;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3304      	adds	r3, #4
 8001376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001378:	601a      	str	r2, [r3, #0]
    Pivots[2] = e;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	3308      	adds	r3, #8
 800137e:	6a3a      	ldr	r2, [r7, #32]
 8001380:	601a      	str	r2, [r3, #0]
    return 0;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	3734      	adds	r7, #52	@ 0x34
 8001388:	46bd      	mov	sp, r7
 800138a:	bd90      	pop	{r4, r7, pc}
 800138c:	20000024 	.word	0x20000024
 8001390:	20000028 	.word	0x20000028
 8001394:	200000c4 	.word	0x200000c4
 8001398:	bf800000 	.word	0xbf800000
 800139c:	42652eed 	.word	0x42652eed
 80013a0:	200000c0 	.word	0x200000c0
 80013a4:	200000bc 	.word	0x200000bc

080013a8 <WRIST_ANGLE>:

// ----- WRIST ANGLE (PIV 3)----- //
// Keeps the gripper pointing straight down regardless of arm position
// Compensates for the combined angles of shoulder and elbow
// Formula: 270 - shoulder - elbow keeps gripper vertical
void WRIST_ANGLE(int *Pivots){
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
    int shoulder = Pivots[1];
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	60fb      	str	r3, [r7, #12]
    int elbow = Pivots[2];
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	60bb      	str	r3, [r7, #8]
    
    // Distance-based offset to keep gripper pointing down
    // Compensates for mechanical nonlinearity in the arm
    float offset;
    if (distance <= 15.0f) {
 80013bc:	4b39      	ldr	r3, [pc, #228]	@ (80014a4 <WRIST_ANGLE+0xfc>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4939      	ldr	r1, [pc, #228]	@ (80014a8 <WRIST_ANGLE+0x100>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff f978 	bl	80006b8 <__aeabi_fcmple>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d002      	beq.n	80013d4 <WRIST_ANGLE+0x2c>
        offset = 17.0f;
 80013ce:	4b37      	ldr	r3, [pc, #220]	@ (80014ac <WRIST_ANGLE+0x104>)
 80013d0:	617b      	str	r3, [r7, #20]
 80013d2:	e02d      	b.n	8001430 <WRIST_ANGLE+0x88>
    } else if (distance <= 25.0f) {
 80013d4:	4b33      	ldr	r3, [pc, #204]	@ (80014a4 <WRIST_ANGLE+0xfc>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4935      	ldr	r1, [pc, #212]	@ (80014b0 <WRIST_ANGLE+0x108>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff f96c 	bl	80006b8 <__aeabi_fcmple>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d012      	beq.n	800140c <WRIST_ANGLE+0x64>
        // Steep slope: 17 at d=15  36 at d=25
        offset = 17.0f + (distance - 15.0f) * 1.9f;
 80013e6:	4b2f      	ldr	r3, [pc, #188]	@ (80014a4 <WRIST_ANGLE+0xfc>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	492f      	ldr	r1, [pc, #188]	@ (80014a8 <WRIST_ANGLE+0x100>)
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7fe feb1 	bl	8000154 <__aeabi_fsub>
 80013f2:	4603      	mov	r3, r0
 80013f4:	492f      	ldr	r1, [pc, #188]	@ (80014b4 <WRIST_ANGLE+0x10c>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7fe ffb6 	bl	8000368 <__aeabi_fmul>
 80013fc:	4603      	mov	r3, r0
 80013fe:	492b      	ldr	r1, [pc, #172]	@ (80014ac <WRIST_ANGLE+0x104>)
 8001400:	4618      	mov	r0, r3
 8001402:	f7fe fea9 	bl	8000158 <__addsf3>
 8001406:	4603      	mov	r3, r0
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	e011      	b.n	8001430 <WRIST_ANGLE+0x88>
    } else {
        // Flat slope: 36 at d=25  41 at d=40
        offset = 36.0f + (distance - 25.0f) * 0.33f;
 800140c:	4b25      	ldr	r3, [pc, #148]	@ (80014a4 <WRIST_ANGLE+0xfc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4927      	ldr	r1, [pc, #156]	@ (80014b0 <WRIST_ANGLE+0x108>)
 8001412:	4618      	mov	r0, r3
 8001414:	f7fe fe9e 	bl	8000154 <__aeabi_fsub>
 8001418:	4603      	mov	r3, r0
 800141a:	4927      	ldr	r1, [pc, #156]	@ (80014b8 <WRIST_ANGLE+0x110>)
 800141c:	4618      	mov	r0, r3
 800141e:	f7fe ffa3 	bl	8000368 <__aeabi_fmul>
 8001422:	4603      	mov	r3, r0
 8001424:	4925      	ldr	r1, [pc, #148]	@ (80014bc <WRIST_ANGLE+0x114>)
 8001426:	4618      	mov	r0, r3
 8001428:	f7fe fe96 	bl	8000158 <__addsf3>
 800142c:	4603      	mov	r3, r0
 800142e:	617b      	str	r3, [r7, #20]
    }
    
    // Wrist angle = base formula + offset
    int wrist = (int)roundf(265.0f - (float)shoulder - (float)elbow + offset);
 8001430:	68f8      	ldr	r0, [r7, #12]
 8001432:	f7fe ff45 	bl	80002c0 <__aeabi_i2f>
 8001436:	4603      	mov	r3, r0
 8001438:	4619      	mov	r1, r3
 800143a:	4821      	ldr	r0, [pc, #132]	@ (80014c0 <WRIST_ANGLE+0x118>)
 800143c:	f7fe fe8a 	bl	8000154 <__aeabi_fsub>
 8001440:	4603      	mov	r3, r0
 8001442:	461c      	mov	r4, r3
 8001444:	68b8      	ldr	r0, [r7, #8]
 8001446:	f7fe ff3b 	bl	80002c0 <__aeabi_i2f>
 800144a:	4603      	mov	r3, r0
 800144c:	4619      	mov	r1, r3
 800144e:	4620      	mov	r0, r4
 8001450:	f7fe fe80 	bl	8000154 <__aeabi_fsub>
 8001454:	4603      	mov	r3, r0
 8001456:	6979      	ldr	r1, [r7, #20]
 8001458:	4618      	mov	r0, r3
 800145a:	f7fe fe7d 	bl	8000158 <__addsf3>
 800145e:	4603      	mov	r3, r0
 8001460:	4618      	mov	r0, r3
 8001462:	f004 fc51 	bl	8005d08 <roundf>
 8001466:	4603      	mov	r3, r0
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff f959 	bl	8000720 <__aeabi_f2iz>
 800146e:	4603      	mov	r3, r0
 8001470:	613b      	str	r3, [r7, #16]
    
    // Normalize to 0-360
    while (wrist < 0) wrist += 360;
 8001472:	e003      	b.n	800147c <WRIST_ANGLE+0xd4>
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	2b00      	cmp	r3, #0
 8001480:	dbf8      	blt.n	8001474 <WRIST_ANGLE+0xcc>
    while (wrist >= 360) wrist -= 360;
 8001482:	e003      	b.n	800148c <WRIST_ANGLE+0xe4>
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001492:	daf7      	bge.n	8001484 <WRIST_ANGLE+0xdc>
    
    Pivots[3] = wrist;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	330c      	adds	r3, #12
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	601a      	str	r2, [r3, #0]
}
 800149c:	bf00      	nop
 800149e:	371c      	adds	r7, #28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd90      	pop	{r4, r7, pc}
 80014a4:	200000bc 	.word	0x200000bc
 80014a8:	41700000 	.word	0x41700000
 80014ac:	41880000 	.word	0x41880000
 80014b0:	41c80000 	.word	0x41c80000
 80014b4:	3ff33333 	.word	0x3ff33333
 80014b8:	3ea8f5c3 	.word	0x3ea8f5c3
 80014bc:	42100000 	.word	0x42100000
 80014c0:	43848000 	.word	0x43848000

080014c4 <HAND_CONTROL>:
// ----- HAND CONTROL (PIV 4) ----- //
// Controls gripper opening:
// 0 Deg = fully opened, 90 Deg = fully closed 
// Angle = 0.439024  pwm  (pwm = 0 to 205)
// later will add a ststem to know if tis holdding something
void HAND_CONTROL(int *Out_Pivots, bool hand_state) {
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	70fb      	strb	r3, [r7, #3]
    if (hand_state == OPEN) {
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d004      	beq.n	80014e0 <HAND_CONTROL+0x1c>
        Out_Pivots[4] = 0;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3310      	adds	r3, #16
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	e003      	b.n	80014e8 <HAND_CONTROL+0x24>
    } else {
        Out_Pivots[4] = 205;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3310      	adds	r3, #16
 80014e4:	22cd      	movs	r2, #205	@ 0xcd
 80014e6:	601a      	str	r2, [r3, #0]
    }
    prev_hand_pwm = Out_Pivots[4];  // save for next time
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	4a03      	ldr	r2, [pc, #12]	@ (80014fc <HAND_CONTROL+0x38>)
 80014ee:	6013      	str	r3, [r2, #0]
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200000e0 	.word	0x200000e0

08001500 <linear_deg_to_pwm>:
// Converts angle values (degrees) into PWM motor control values (0-205)
// Uses linear interpolation between calibration table endpoints
// Different pivots have different angle-to-PWM mappings based on physical calibration
// i genuenly dont know how this magic works so i wont even bother tryign to
// understand what gpt cooked
static inline int linear_deg_to_pwm(int deg, int deg0, int deg205){
 8001500:	b480      	push	{r7}
 8001502:	b08b      	sub	sp, #44	@ 0x2c
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
    int denom = deg205 - deg0;
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	623b      	str	r3, [r7, #32]
    
    if (denom == 0) return 0;
 8001514:	6a3b      	ldr	r3, [r7, #32]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <linear_deg_to_pwm+0x1e>
 800151a:	2300      	movs	r3, #0
 800151c:	e046      	b.n	80015ac <linear_deg_to_pwm+0xac>
    
    long numer = (long)(deg - deg0) * 205LL;
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	461a      	mov	r2, r3
 8001526:	23cd      	movs	r3, #205	@ 0xcd
 8001528:	fb02 f303 	mul.w	r3, r2, r3
 800152c:	61fb      	str	r3, [r7, #28]
    long absden = (denom >= 0) ? denom : - (long)denom;
 800152e:	6a3b      	ldr	r3, [r7, #32]
 8001530:	2b00      	cmp	r3, #0
 8001532:	bfb8      	it	lt
 8001534:	425b      	neglt	r3, r3
 8001536:	61bb      	str	r3, [r7, #24]
    long adj = absden / 2;
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	0fda      	lsrs	r2, r3, #31
 800153c:	4413      	add	r3, r2
 800153e:	105b      	asrs	r3, r3, #1
 8001540:	617b      	str	r3, [r7, #20]
    long pwm;
    
    if (denom > 0) {
 8001542:	6a3b      	ldr	r3, [r7, #32]
 8001544:	2b00      	cmp	r3, #0
 8001546:	dd13      	ble.n	8001570 <linear_deg_to_pwm+0x70>
        if (numer >= 0) pwm = (numer + adj) / denom;
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	2b00      	cmp	r3, #0
 800154c:	db07      	blt.n	800155e <linear_deg_to_pwm+0x5e>
 800154e:	69fa      	ldr	r2, [r7, #28]
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	441a      	add	r2, r3
 8001554:	6a3b      	ldr	r3, [r7, #32]
 8001556:	fb92 f3f3 	sdiv	r3, r2, r3
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
 800155c:	e01b      	b.n	8001596 <linear_deg_to_pwm+0x96>
        else pwm = - ( ( -numer + adj ) / denom );
 800155e:	697a      	ldr	r2, [r7, #20]
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	1ad2      	subs	r2, r2, r3
 8001564:	6a3b      	ldr	r3, [r7, #32]
 8001566:	fb92 f3f3 	sdiv	r3, r2, r3
 800156a:	425b      	negs	r3, r3
 800156c:	627b      	str	r3, [r7, #36]	@ 0x24
 800156e:	e012      	b.n	8001596 <linear_deg_to_pwm+0x96>
    } else {
        if (numer >= 0) pwm = - ( ( numer + adj ) / absden );
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	2b00      	cmp	r3, #0
 8001574:	db08      	blt.n	8001588 <linear_deg_to_pwm+0x88>
 8001576:	69fa      	ldr	r2, [r7, #28]
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	441a      	add	r2, r3
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001582:	425b      	negs	r3, r3
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
 8001586:	e006      	b.n	8001596 <linear_deg_to_pwm+0x96>
        else pwm = ( ( -numer + adj ) / absden );
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	1ad2      	subs	r2, r2, r3
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	fb92 f3f3 	sdiv	r3, r2, r3
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (pwm < 0) pwm = 0;
 8001596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001598:	2b00      	cmp	r3, #0
 800159a:	da01      	bge.n	80015a0 <linear_deg_to_pwm+0xa0>
 800159c:	2300      	movs	r3, #0
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pwm > 205) pwm = 205;
 80015a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a2:	2bcd      	cmp	r3, #205	@ 0xcd
 80015a4:	dd01      	ble.n	80015aa <linear_deg_to_pwm+0xaa>
 80015a6:	23cd      	movs	r3, #205	@ 0xcd
 80015a8:	627b      	str	r3, [r7, #36]	@ 0x24
    return (int)pwm;
 80015aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	372c      	adds	r7, #44	@ 0x2c
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr

080015b6 <pwm_to_deg>:

// Inverse function: converts PWM back to degrees for verification
int pwm_to_deg(int pwm, int deg0, int deg205) {
 80015b6:	b480      	push	{r7}
 80015b8:	b08b      	sub	sp, #44	@ 0x2c
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	60f8      	str	r0, [r7, #12]
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	607a      	str	r2, [r7, #4]
    int denom = 205;
 80015c2:	23cd      	movs	r3, #205	@ 0xcd
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24
    long numer = (long long)(deg205 - deg0) * (long long)pwm;
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	461a      	mov	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	fb02 f303 	mul.w	r3, r2, r3
 80015d4:	623b      	str	r3, [r7, #32]
    long adj = denom / 2;
 80015d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d8:	0fda      	lsrs	r2, r3, #31
 80015da:	4413      	add	r3, r2
 80015dc:	105b      	asrs	r3, r3, #1
 80015de:	61fb      	str	r3, [r7, #28]
    long frac = (numer >= 0) ? ( (numer + adj) / denom ) : ( - ( ( -numer + adj ) / denom ) );
 80015e0:	6a3b      	ldr	r3, [r7, #32]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	db06      	blt.n	80015f4 <pwm_to_deg+0x3e>
 80015e6:	6a3a      	ldr	r2, [r7, #32]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	441a      	add	r2, r3
 80015ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80015f2:	e006      	b.n	8001602 <pwm_to_deg+0x4c>
 80015f4:	69fa      	ldr	r2, [r7, #28]
 80015f6:	6a3b      	ldr	r3, [r7, #32]
 80015f8:	1ad2      	subs	r2, r2, r3
 80015fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001600:	425b      	negs	r3, r3
 8001602:	61bb      	str	r3, [r7, #24]
    long out = (long long)deg0 + frac;
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	4413      	add	r3, r2
 800160a:	617b      	str	r3, [r7, #20]
    return (int)out;
 800160c:	697b      	ldr	r3, [r7, #20]
}
 800160e:	4618      	mov	r0, r3
 8001610:	372c      	adds	r7, #44	@ 0x2c
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <PIV_TRANSLATE>:

void PIV_TRANSLATE(int *Pivots, int *Out_Pivots){
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
    int deg = Pivots[1];
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	60bb      	str	r3, [r7, #8]
    int pwm;

    // pivot0: base rotation, deg0 = -169, deg205 = 165    
    Out_Pivots[0] = linear_deg_to_pwm(Pivots[0], -169, 165);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	22a5      	movs	r2, #165	@ 0xa5
 800162e:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff ff64 	bl	8001500 <linear_deg_to_pwm>
 8001638:	4602      	mov	r2, r0
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	601a      	str	r2, [r3, #0]
    
    // pivot1: shoulder, piecewise linear from calibration table
    if (deg >= 90) {
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b59      	cmp	r3, #89	@ 0x59
 8001642:	dd0e      	ble.n	8001662 <PIV_TRANSLATE+0x4a>
        pwm = 50 + (131 - deg) * 43 / 41;
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 800164a:	222b      	movs	r2, #43	@ 0x2b
 800164c:	fb02 f303 	mul.w	r3, r2, r3
 8001650:	4a25      	ldr	r2, [pc, #148]	@ (80016e8 <PIV_TRANSLATE+0xd0>)
 8001652:	fb82 1203 	smull	r1, r2, r2, r3
 8001656:	1112      	asrs	r2, r2, #4
 8001658:	17db      	asrs	r3, r3, #31
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	3332      	adds	r3, #50	@ 0x32
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	e010      	b.n	8001684 <PIV_TRANSLATE+0x6c>
    } 
    else {
        pwm = 93 + (90 - deg) * 49 / 90;
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	f1c3 025a 	rsb	r2, r3, #90	@ 0x5a
 8001668:	4613      	mov	r3, r2
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	1a9b      	subs	r3, r3, r2
 800166e:	00da      	lsls	r2, r3, #3
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	4a1e      	ldr	r2, [pc, #120]	@ (80016ec <PIV_TRANSLATE+0xd4>)
 8001674:	fb82 1203 	smull	r1, r2, r2, r3
 8001678:	441a      	add	r2, r3
 800167a:	1192      	asrs	r2, r2, #6
 800167c:	17db      	asrs	r3, r3, #31
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	335d      	adds	r3, #93	@ 0x5d
 8001682:	60fb      	str	r3, [r7, #12]
    }
    if (pwm < 0) pwm = 0;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2b00      	cmp	r3, #0
 8001688:	da01      	bge.n	800168e <PIV_TRANSLATE+0x76>
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
    if (pwm > 205) pwm = 205;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2bcd      	cmp	r3, #205	@ 0xcd
 8001692:	dd01      	ble.n	8001698 <PIV_TRANSLATE+0x80>
 8001694:	23cd      	movs	r3, #205	@ 0xcd
 8001696:	60fb      	str	r3, [r7, #12]
    Out_Pivots[1] = pwm;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	3304      	adds	r3, #4
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	601a      	str	r2, [r3, #0]

    // pivot2: elbow, deg0 = 34, deg205 = 375    
    Out_Pivots[2] = linear_deg_to_pwm(Pivots[2], 34, 375);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3308      	adds	r3, #8
 80016a4:	6818      	ldr	r0, [r3, #0]
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	f103 0408 	add.w	r4, r3, #8
 80016ac:	f240 1277 	movw	r2, #375	@ 0x177
 80016b0:	2122      	movs	r1, #34	@ 0x22
 80016b2:	f7ff ff25 	bl	8001500 <linear_deg_to_pwm>
 80016b6:	4603      	mov	r3, r0
 80016b8:	6023      	str	r3, [r4, #0]
    
    // pivot3: wrist, 327  PWM 0, 25  PWM 205
    Out_Pivots[3] = linear_deg_to_pwm(Pivots[3], 327, 25);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	330c      	adds	r3, #12
 80016be:	6818      	ldr	r0, [r3, #0]
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	f103 040c 	add.w	r4, r3, #12
 80016c6:	2219      	movs	r2, #25
 80016c8:	f240 1147 	movw	r1, #327	@ 0x147
 80016cc:	f7ff ff18 	bl	8001500 <linear_deg_to_pwm>
 80016d0:	4603      	mov	r3, r0
 80016d2:	6023      	str	r3, [r4, #0]
    
    // pivot4: keep PREVIOUS hand state for now
    Out_Pivots[4] = prev_hand_pwm;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	3310      	adds	r3, #16
 80016d8:	4a05      	ldr	r2, [pc, #20]	@ (80016f0 <PIV_TRANSLATE+0xd8>)
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	601a      	str	r2, [r3, #0]
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd90      	pop	{r4, r7, pc}
 80016e6:	bf00      	nop
 80016e8:	63e7063f 	.word	0x63e7063f
 80016ec:	b60b60b7 	.word	0xb60b60b7
 80016f0:	200000e0 	.word	0x200000e0

080016f4 <VERIFY_PIVOTS>:


// ----- VERIFY PIVOTS ----- //
// Converts PWM values back to degrees and checks if they're within mechanical limits
// Returns false if any motor would be commanded outside its safe range
bool VERIFY_PIVOTS(int *Out_Pivots) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
    // motor0: base rotation, -169..169 degrees
    int a0 = pwm_to_deg(Out_Pivots[0], -169, 165);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	22a5      	movs	r2, #165	@ 0xa5
 8001702:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff55 	bl	80015b6 <pwm_to_deg>
 800170c:	60f8      	str	r0, [r7, #12]
    if (a0 < -169 || a0 > 169) return false;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f113 0fa9 	cmn.w	r3, #169	@ 0xa9
 8001714:	db02      	blt.n	800171c <VERIFY_PIVOTS+0x28>
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2ba9      	cmp	r3, #169	@ 0xa9
 800171a:	dd01      	ble.n	8001720 <VERIFY_PIVOTS+0x2c>
 800171c:	2300      	movs	r3, #0
 800171e:	e011      	b.n	8001744 <VERIFY_PIVOTS+0x50>

    // motor1: shoulder, 0..131 degrees
    int a1 = pwm_to_deg(Out_Pivots[1], 131, 0);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3304      	adds	r3, #4
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2200      	movs	r2, #0
 8001728:	2183      	movs	r1, #131	@ 0x83
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ff43 	bl	80015b6 <pwm_to_deg>
 8001730:	60b8      	str	r0, [r7, #8]
    if (a1 < 0 || a1 > 131) return false;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	2b00      	cmp	r3, #0
 8001736:	db02      	blt.n	800173e <VERIFY_PIVOTS+0x4a>
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	2b83      	cmp	r3, #131	@ 0x83
 800173c:	dd01      	ble.n	8001742 <VERIFY_PIVOTS+0x4e>
 800173e:	2300      	movs	r3, #0
 8001740:	e000      	b.n	8001744 <VERIFY_PIVOTS+0x50>

    // resteurns good if everythign is good
    return true;
 8001742:	2301      	movs	r3, #1
}
 8001744:	4618      	mov	r0, r3
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <ESTIMATE_DELAY>:


// ----- ESTIMATE DELAY ----- //
//for each 1cm it should take abought 0.5 sec + 1 sec for safety
void ESTIMATE_DELAY(void) {
 800174c:	b598      	push	{r3, r4, r7, lr}
 800174e:	af00      	add	r7, sp, #0
    estim_distance = (int)hypotf(Old_x-x, Old_y-y);
 8001750:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <ESTIMATE_DELAY+0x68>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a18      	ldr	r2, [pc, #96]	@ (80017b8 <ESTIMATE_DELAY+0x6c>)
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	4611      	mov	r1, r2
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe fcfa 	bl	8000154 <__aeabi_fsub>
 8001760:	4603      	mov	r3, r0
 8001762:	461c      	mov	r4, r3
 8001764:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <ESTIMATE_DELAY+0x70>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a15      	ldr	r2, [pc, #84]	@ (80017c0 <ESTIMATE_DELAY+0x74>)
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fcf0 	bl	8000154 <__aeabi_fsub>
 8001774:	4603      	mov	r3, r0
 8001776:	4619      	mov	r1, r3
 8001778:	4620      	mov	r0, r4
 800177a:	f004 fa9d 	bl	8005cb8 <hypotf>
 800177e:	4603      	mov	r3, r0
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe ffcd 	bl	8000720 <__aeabi_f2iz>
 8001786:	4603      	mov	r3, r0
 8001788:	4a0e      	ldr	r2, [pc, #56]	@ (80017c4 <ESTIMATE_DELAY+0x78>)
 800178a:	6013      	str	r3, [r2, #0]

    // i genuenly dont know how i cam up with that but it works
    Estim_delay = (int)(estim_distance * 350);
 800178c:	4b0d      	ldr	r3, [pc, #52]	@ (80017c4 <ESTIMATE_DELAY+0x78>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8001794:	fb02 f303 	mul.w	r3, r2, r3
 8001798:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <ESTIMATE_DELAY+0x7c>)
 800179a:	6013      	str	r3, [r2, #0]
    
    // caps it to not be too long
    if (Estim_delay > 4000) Estim_delay = 4000;
 800179c:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <ESTIMATE_DELAY+0x7c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80017a4:	dd03      	ble.n	80017ae <ESTIMATE_DELAY+0x62>
 80017a6:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <ESTIMATE_DELAY+0x7c>)
 80017a8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	bf00      	nop
 80017b0:	bd98      	pop	{r3, r4, r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200000e4 	.word	0x200000e4
 80017b8:	200000b0 	.word	0x200000b0
 80017bc:	200000e8 	.word	0x200000e8
 80017c0:	200000b4 	.word	0x200000b4
 80017c4:	200000ec 	.word	0x200000ec
 80017c8:	200000f0 	.word	0x200000f0

080017cc <LCD_Init>:
// *************************** INTERNAL ************************************ //
static void LCD_Nibble(uint8_t nibble);
static void LCD_Pulse(void);

// ************************* INITIALIZATION ******************************** //
void LCD_Init(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 80017d0:	2032      	movs	r0, #50	@ 0x32
 80017d2:	f000 fed5 	bl	8002580 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(5);
 80017d6:	2003      	movs	r0, #3
 80017d8:	f000 f91e 	bl	8001a18 <LCD_Nibble>
 80017dc:	2005      	movs	r0, #5
 80017de:	f000 fecf 	bl	8002580 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(5);
 80017e2:	2003      	movs	r0, #3
 80017e4:	f000 f918 	bl	8001a18 <LCD_Nibble>
 80017e8:	2005      	movs	r0, #5
 80017ea:	f000 fec9 	bl	8002580 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(1);
 80017ee:	2003      	movs	r0, #3
 80017f0:	f000 f912 	bl	8001a18 <LCD_Nibble>
 80017f4:	2001      	movs	r0, #1
 80017f6:	f000 fec3 	bl	8002580 <HAL_Delay>
    LCD_Nibble(0x02);
 80017fa:	2002      	movs	r0, #2
 80017fc:	f000 f90c 	bl	8001a18 <LCD_Nibble>
    LCD_Cmd(0x28);
 8001800:	2028      	movs	r0, #40	@ 0x28
 8001802:	f000 f80f 	bl	8001824 <LCD_Cmd>
    LCD_Cmd(0x0C);
 8001806:	200c      	movs	r0, #12
 8001808:	f000 f80c 	bl	8001824 <LCD_Cmd>
    LCD_Cmd(0x06);
 800180c:	2006      	movs	r0, #6
 800180e:	f000 f809 	bl	8001824 <LCD_Cmd>
    LCD_Cmd(0x01);
 8001812:	2001      	movs	r0, #1
 8001814:	f000 f806 	bl	8001824 <LCD_Cmd>
    HAL_Delay(2);
 8001818:	2002      	movs	r0, #2
 800181a:	f000 feb1 	bl	8002580 <HAL_Delay>
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <LCD_Cmd>:

// ***************************** FUNCTIONS ********************************* //
// ----- Command ----- //
void LCD_Cmd(uint8_t cmd) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	71fb      	strb	r3, [r7, #7]
    LCD_RS(0);
 800182e:	2200      	movs	r2, #0
 8001830:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001834:	480b      	ldr	r0, [pc, #44]	@ (8001864 <LCD_Cmd+0x40>)
 8001836:	f001 fdb1 	bl	800339c <HAL_GPIO_WritePin>
    LCD_Nibble(cmd >> 4);
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	091b      	lsrs	r3, r3, #4
 800183e:	b2db      	uxtb	r3, r3
 8001840:	4618      	mov	r0, r3
 8001842:	f000 f8e9 	bl	8001a18 <LCD_Nibble>
    LCD_Nibble(cmd & 0x0F);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	f003 030f 	and.w	r3, r3, #15
 800184c:	b2db      	uxtb	r3, r3
 800184e:	4618      	mov	r0, r3
 8001850:	f000 f8e2 	bl	8001a18 <LCD_Nibble>
    HAL_Delay(LCD_DELAY);
 8001854:	2002      	movs	r0, #2
 8001856:	f000 fe93 	bl	8002580 <HAL_Delay>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40010c00 	.word	0x40010c00

08001868 <LCD_Write>:

// ----- Write ----- //
void LCD_Write(uint8_t data) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
    LCD_RS(1);
 8001872:	2201      	movs	r2, #1
 8001874:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001878:	480b      	ldr	r0, [pc, #44]	@ (80018a8 <LCD_Write+0x40>)
 800187a:	f001 fd8f 	bl	800339c <HAL_GPIO_WritePin>
    LCD_Nibble(data >> 4);
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	091b      	lsrs	r3, r3, #4
 8001882:	b2db      	uxtb	r3, r3
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f8c7 	bl	8001a18 <LCD_Nibble>
    LCD_Nibble(data & 0x0F);
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	f003 030f 	and.w	r3, r3, #15
 8001890:	b2db      	uxtb	r3, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f000 f8c0 	bl	8001a18 <LCD_Nibble>
    HAL_Delay(LCD_DELAY);
 8001898:	2002      	movs	r0, #2
 800189a:	f000 fe71 	bl	8002580 <HAL_Delay>
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40010c00 	.word	0x40010c00

080018ac <LCD_Print>:

// ----- Print String ----- //
void LCD_Print(char *text) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
    while (*text) LCD_Write(*text++);
 80018b4:	e006      	b.n	80018c4 <LCD_Print+0x18>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	607a      	str	r2, [r7, #4]
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ffd2 	bl	8001868 <LCD_Write>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1f4      	bne.n	80018b6 <LCD_Print+0xa>
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <LCD_PrintInt>:

// ----- Print Integer ----- //
void LCD_PrintInt(int num) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    char buf[8];
    int i = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
    
    if (num < 0) {
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	da05      	bge.n	80018f6 <LCD_PrintInt+0x1e>
        LCD_Write('-');
 80018ea:	202d      	movs	r0, #45	@ 0x2d
 80018ec:	f7ff ffbc 	bl	8001868 <LCD_Write>
        num = -num;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	425b      	negs	r3, r3
 80018f4:	607b      	str	r3, [r7, #4]
    }
    
    if (num == 0) {
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d121      	bne.n	8001940 <LCD_PrintInt+0x68>
        LCD_Write('0');
 80018fc:	2030      	movs	r0, #48	@ 0x30
 80018fe:	f7ff ffb3 	bl	8001868 <LCD_Write>
 8001902:	e02f      	b.n	8001964 <LCD_PrintInt+0x8c>
        return;
    }
    
    while (num > 0) {
        buf[i++] = (num % 10) + '0';
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	4b19      	ldr	r3, [pc, #100]	@ (800196c <LCD_PrintInt+0x94>)
 8001908:	fb83 1302 	smull	r1, r3, r3, r2
 800190c:	1099      	asrs	r1, r3, #2
 800190e:	17d3      	asrs	r3, r2, #31
 8001910:	1ac9      	subs	r1, r1, r3
 8001912:	460b      	mov	r3, r1
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	1ad1      	subs	r1, r2, r3
 800191c:	b2ca      	uxtb	r2, r1
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	1c59      	adds	r1, r3, #1
 8001922:	6179      	str	r1, [r7, #20]
 8001924:	3230      	adds	r2, #48	@ 0x30
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	3318      	adds	r3, #24
 800192a:	443b      	add	r3, r7
 800192c:	f803 2c0c 	strb.w	r2, [r3, #-12]
        num /= 10;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a0e      	ldr	r2, [pc, #56]	@ (800196c <LCD_PrintInt+0x94>)
 8001934:	fb82 1203 	smull	r1, r2, r2, r3
 8001938:	1092      	asrs	r2, r2, #2
 800193a:	17db      	asrs	r3, r3, #31
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	607b      	str	r3, [r7, #4]
    while (num > 0) {
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	dcde      	bgt.n	8001904 <LCD_PrintInt+0x2c>
    }
    
    while (i > 0) {
 8001946:	e00a      	b.n	800195e <LCD_PrintInt+0x86>
        LCD_Write(buf[--i]);
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	3b01      	subs	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	f107 020c 	add.w	r2, r7, #12
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	4413      	add	r3, r2
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff85 	bl	8001868 <LCD_Write>
    while (i > 0) {
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	2b00      	cmp	r3, #0
 8001962:	dcf1      	bgt.n	8001948 <LCD_PrintInt+0x70>
    }
}
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	66666667 	.word	0x66666667

08001970 <LCD_Clear>:

// ----- Clear ----- //
void LCD_Clear(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
    LCD_Cmd(0x01);
 8001974:	2001      	movs	r0, #1
 8001976:	f7ff ff55 	bl	8001824 <LCD_Cmd>
    HAL_Delay(2);
 800197a:	2002      	movs	r0, #2
 800197c:	f000 fe00 	bl	8002580 <HAL_Delay>
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}

08001984 <LCD_Set>:

// ----- Set Cursor Position ----- //
void LCD_Set(uint8_t col, uint8_t row) {
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	460a      	mov	r2, r1
 800198e:	71fb      	strb	r3, [r7, #7]
 8001990:	4613      	mov	r3, r2
 8001992:	71bb      	strb	r3, [r7, #6]
    uint8_t addr[] = {0x00, 0x40, 0x14, 0x54};
 8001994:	4b0a      	ldr	r3, [pc, #40]	@ (80019c0 <LCD_Set+0x3c>)
 8001996:	60fb      	str	r3, [r7, #12]
    LCD_Cmd(0x80 | (col + addr[row]));
 8001998:	79bb      	ldrb	r3, [r7, #6]
 800199a:	3310      	adds	r3, #16
 800199c:	443b      	add	r3, r7
 800199e:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	4413      	add	r3, r2
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	b25b      	sxtb	r3, r3
 80019aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff ff36 	bl	8001824 <LCD_Cmd>
}
 80019b8:	bf00      	nop
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	54144000 	.word	0x54144000

080019c4 <LCD_CreateChar>:

// ----- Create Custom Character ----- //
void LCD_CreateChar(uint8_t loc, uint8_t map[]) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	6039      	str	r1, [r7, #0]
 80019ce:	71fb      	strb	r3, [r7, #7]
    if (loc < 8) {
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	2b07      	cmp	r3, #7
 80019d4:	d81b      	bhi.n	8001a0e <LCD_CreateChar+0x4a>
        LCD_Cmd(0x40 + (loc * 8));
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	3308      	adds	r3, #8
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	00db      	lsls	r3, r3, #3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff1f 	bl	8001824 <LCD_Cmd>
        for (uint8_t i = 0; i < 8; i++)
 80019e6:	2300      	movs	r3, #0
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	e009      	b.n	8001a00 <LCD_CreateChar+0x3c>
            LCD_Write(map[i]);
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	4413      	add	r3, r2
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff37 	bl	8001868 <LCD_Write>
        for (uint8_t i = 0; i < 8; i++)
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	3301      	adds	r3, #1
 80019fe:	73fb      	strb	r3, [r7, #15]
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	2b07      	cmp	r3, #7
 8001a04:	d9f2      	bls.n	80019ec <LCD_CreateChar+0x28>
        LCD_Set(0, 0);
 8001a06:	2100      	movs	r1, #0
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7ff ffbb 	bl	8001984 <LCD_Set>
    }
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <LCD_Nibble>:

// *************************** LOW LEVEL *********************************** //
static void LCD_Nibble(uint8_t nibble) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a30:	4816      	ldr	r0, [pc, #88]	@ (8001a8c <LCD_Nibble+0x74>)
 8001a32:	f001 fcb3 	bl	800339c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a36:	79fb      	ldrb	r3, [r7, #7]
 8001a38:	105b      	asrs	r3, r3, #1
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	461a      	mov	r2, r3
 8001a44:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a48:	4810      	ldr	r0, [pc, #64]	@ (8001a8c <LCD_Nibble+0x74>)
 8001a4a:	f001 fca7 	bl	800339c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	109b      	asrs	r3, r3, #2
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a60:	480a      	ldr	r0, [pc, #40]	@ (8001a8c <LCD_Nibble+0x74>)
 8001a62:	f001 fc9b 	bl	800339c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	10db      	asrs	r3, r3, #3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	461a      	mov	r2, r3
 8001a74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a78:	4804      	ldr	r0, [pc, #16]	@ (8001a8c <LCD_Nibble+0x74>)
 8001a7a:	f001 fc8f 	bl	800339c <HAL_GPIO_WritePin>
    LCD_Pulse();
 8001a7e:	f000 f807 	bl	8001a90 <LCD_Pulse>
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40010c00 	.word	0x40010c00

08001a90 <LCD_Pulse>:

static void LCD_Pulse(void) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
    LCD_EN(1);
 8001a94:	2201      	movs	r2, #1
 8001a96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a9a:	4808      	ldr	r0, [pc, #32]	@ (8001abc <LCD_Pulse+0x2c>)
 8001a9c:	f001 fc7e 	bl	800339c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	f000 fd6d 	bl	8002580 <HAL_Delay>
    LCD_EN(0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001aac:	4803      	ldr	r0, [pc, #12]	@ (8001abc <LCD_Pulse+0x2c>)
 8001aae:	f001 fc75 	bl	800339c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f000 fd64 	bl	8002580 <HAL_Delay>
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40010c00 	.word	0x40010c00

08001ac0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b087      	sub	sp, #28
 8001ac4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac6:	f000 fcf9 	bl	80024bc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aca:	f000 f9a1 	bl	8001e10 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ace:	f000 fadb 	bl	8002088 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001ad2:	f000 fa63 	bl	8001f9c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001ad6:	f000 faad 	bl	8002034 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001ada:	f000 fa31 	bl	8001f40 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001ade:	f000 f9f1 	bl	8001ec4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize LCD */
  GUI_Init();
 8001ae2:	f7fe fe43 	bl	800076c <GUI_Init>
  /* USER CODE BEGIN WHILE */

while (1) {
  // ----- run main code if pic received shit----- //
  // get the 8 bits fromt the pic
  uint8_t* UART_Inputs = UART_Receive();
 8001ae6:	f7ff f8b5 	bl	8000c54 <UART_Receive>
 8001aea:	60f8      	str	r0, [r7, #12]
  Point Table_pos = Lire_Tab(UART_Inputs);
 8001aec:	463b      	mov	r3, r7
 8001aee:	68f9      	ldr	r1, [r7, #12]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe ff7b 	bl	80009ec <Lire_Tab>


  // here check * button to see fi manue or automatic
  key = Clavier_MX();    
 8001af6:	f7fe ff37 	bl	8000968 <Clavier_MX>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b7f      	ldr	r3, [pc, #508]	@ (8001cfc <main+0x23c>)
 8001b00:	601a      	str	r2, [r3, #0]
  if ((key == '*') && (ctrl_mode == AUTO)) {
 8001b02:	4b7e      	ldr	r3, [pc, #504]	@ (8001cfc <main+0x23c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b08:	d10a      	bne.n	8001b20 <main+0x60>
 8001b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8001d00 <main+0x240>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2b43      	cmp	r3, #67	@ 0x43
 8001b10:	d106      	bne.n	8001b20 <main+0x60>
    ctrl_mode = MANUAL;
 8001b12:	4b7b      	ldr	r3, [pc, #492]	@ (8001d00 <main+0x240>)
 8001b14:	2245      	movs	r2, #69	@ 0x45
 8001b16:	601a      	str	r2, [r3, #0]
    arm_state = STATE_IDLE;
 8001b18:	4b7a      	ldr	r3, [pc, #488]	@ (8001d04 <main+0x244>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	e00a      	b.n	8001b36 <main+0x76>
  }
  else if ((key == '*') && (ctrl_mode == MANUAL)){
 8001b20:	4b76      	ldr	r3, [pc, #472]	@ (8001cfc <main+0x23c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b26:	d106      	bne.n	8001b36 <main+0x76>
 8001b28:	4b75      	ldr	r3, [pc, #468]	@ (8001d00 <main+0x240>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b45      	cmp	r3, #69	@ 0x45
 8001b2e:	d102      	bne.n	8001b36 <main+0x76>
    ctrl_mode = AUTO;
 8001b30:	4b73      	ldr	r3, [pc, #460]	@ (8001d00 <main+0x240>)
 8001b32:	2243      	movs	r2, #67	@ 0x43
 8001b34:	601a      	str	r2, [r3, #0]
  }


  // display every info and check for manue ctrl 
  Run_GUI(Table_pos.x, Table_pos.y, ctrl_mode, Out_Pivots);
 8001b36:	6838      	ldr	r0, [r7, #0]
 8001b38:	6879      	ldr	r1, [r7, #4]
 8001b3a:	4b71      	ldr	r3, [pc, #452]	@ (8001d00 <main+0x240>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	4b72      	ldr	r3, [pc, #456]	@ (8001d08 <main+0x248>)
 8001b40:	f7fe fe26 	bl	8000790 <Run_GUI>

  
  // ----- mode auto -----//
  if (ctrl_mode == AUTO) {
 8001b44:	4b6e      	ldr	r3, [pc, #440]	@ (8001d00 <main+0x240>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b43      	cmp	r3, #67	@ 0x43
 8001b4a:	f040 80e5 	bne.w	8001d18 <main+0x258>
    uint32_t now = HAL_GetTick();
 8001b4e:	f000 fd0d 	bl	800256c <HAL_GetTick>
 8001b52:	60b8      	str	r0, [r7, #8]

    switch (arm_state) {
 8001b54:	4b6b      	ldr	r3, [pc, #428]	@ (8001d04 <main+0x244>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b05      	cmp	r3, #5
 8001b5a:	d8c4      	bhi.n	8001ae6 <main+0x26>
 8001b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b64 <main+0xa4>)
 8001b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b62:	bf00      	nop
 8001b64:	08001b7d 	.word	0x08001b7d
 8001b68:	08001bdd 	.word	0x08001bdd
 8001b6c:	08001c0f 	.word	0x08001c0f
 8001b70:	08001c4b 	.word	0x08001c4b
 8001b74:	08001ae7 	.word	0x08001ae7
 8001b78:	08001c75 	.word	0x08001c75
      // if no wieght just wait at the center of the table
      case STATE_IDLE:
        // execute the full arm logic if there is something onn the table
        if ((Table_pos.x != 0) || (Table_pos.y != 0)) {
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d102      	bne.n	8001b88 <main+0xc8>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d015      	beq.n	8001bb4 <main+0xf4>
          saved_pos = Table_pos;
 8001b88:	4b60      	ldr	r3, [pc, #384]	@ (8001d0c <main+0x24c>)
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b92:	e882 0003 	stmia.w	r2, {r0, r1}
          ARM_LOGIC(Table_pos.x, Table_pos.y, AUTO, CLOSE, Out_Pivots);
 8001b96:	6838      	ldr	r0, [r7, #0]
 8001b98:	6879      	ldr	r1, [r7, #4]
 8001b9a:	4b5b      	ldr	r3, [pc, #364]	@ (8001d08 <main+0x248>)
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	2243      	movs	r2, #67	@ 0x43
 8001ba2:	f7ff f8ed 	bl	8000d80 <ARM_LOGIC>
          state_timer = now;
 8001ba6:	4a5a      	ldr	r2, [pc, #360]	@ (8001d10 <main+0x250>)
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	6013      	str	r3, [r2, #0]
          arm_state = STATE_WAIT_1;
 8001bac:	4b55      	ldr	r3, [pc, #340]	@ (8001d04 <main+0x244>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	701a      	strb	r2, [r3, #0]
        } else if (now - state_timer >= 500) {  // only update idle position every 500ms
          ARM_LOGIC(0, 26, 15, OPEN, Out_Pivots);
          state_timer = now;
        }
        break;
 8001bb2:	e120      	b.n	8001df6 <main+0x336>
        } else if (now - state_timer >= 500) {  // only update idle position every 500ms
 8001bb4:	4b56      	ldr	r3, [pc, #344]	@ (8001d10 <main+0x250>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68ba      	ldr	r2, [r7, #8]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001bc0:	f0c0 8119 	bcc.w	8001df6 <main+0x336>
          ARM_LOGIC(0, 26, 15, OPEN, Out_Pivots);
 8001bc4:	4b50      	ldr	r3, [pc, #320]	@ (8001d08 <main+0x248>)
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	2301      	movs	r3, #1
 8001bca:	220f      	movs	r2, #15
 8001bcc:	211a      	movs	r1, #26
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f7ff f8d6 	bl	8000d80 <ARM_LOGIC>
          state_timer = now;
 8001bd4:	4a4e      	ldr	r2, [pc, #312]	@ (8001d10 <main+0x250>)
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	6013      	str	r3, [r2, #0]
        break;
 8001bda:	e10c      	b.n	8001df6 <main+0x336>

      case STATE_WAIT_1:  // was: HAL_Delay(1500)
        if (now - state_timer >= 1500) {
 8001bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8001d10 <main+0x250>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001be8:	4293      	cmp	r3, r2
 8001bea:	f240 8106 	bls.w	8001dfa <main+0x33a>
          ARM_LOGIC(-3.75, 41, 11.5, OPEN, Out_Pivots);
 8001bee:	4b46      	ldr	r3, [pc, #280]	@ (8001d08 <main+0x248>)
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	220b      	movs	r2, #11
 8001bf6:	2129      	movs	r1, #41	@ 0x29
 8001bf8:	f06f 0002 	mvn.w	r0, #2
 8001bfc:	f7ff f8c0 	bl	8000d80 <ARM_LOGIC>
          state_timer = now;
 8001c00:	4a43      	ldr	r2, [pc, #268]	@ (8001d10 <main+0x250>)
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	6013      	str	r3, [r2, #0]
          arm_state = STATE_WAIT_2;
 8001c06:	4b3f      	ldr	r3, [pc, #252]	@ (8001d04 <main+0x244>)
 8001c08:	2202      	movs	r2, #2
 8001c0a:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001c0c:	e0f5      	b.n	8001dfa <main+0x33a>

      case STATE_WAIT_2:  // was: HAL_Delay(2000)
        // test for the wight and the go to its desired section
        if (now - state_timer >= 2000) {
 8001c0e:	4b40      	ldr	r3, [pc, #256]	@ (8001d10 <main+0x250>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001c1a:	f0c0 80f0 	bcc.w	8001dfe <main+0x33e>
          saved_weight = ADC_Read_Raw();
 8001c1e:	f7ff f84b 	bl	8000cb8 <ADC_Read_Raw>
 8001c22:	4603      	mov	r3, r0
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	4b3b      	ldr	r3, [pc, #236]	@ (8001d14 <main+0x254>)
 8001c28:	801a      	strh	r2, [r3, #0]
          ARM_LOGIC(-3.75, 41, 7, CLOSE, Out_Pivots);
 8001c2a:	4b37      	ldr	r3, [pc, #220]	@ (8001d08 <main+0x248>)
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	2207      	movs	r2, #7
 8001c32:	2129      	movs	r1, #41	@ 0x29
 8001c34:	f06f 0002 	mvn.w	r0, #2
 8001c38:	f7ff f8a2 	bl	8000d80 <ARM_LOGIC>
          state_timer = now;
 8001c3c:	4a34      	ldr	r2, [pc, #208]	@ (8001d10 <main+0x250>)
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	6013      	str	r3, [r2, #0]
          arm_state = STATE_WAIT_3;
 8001c42:	4b30      	ldr	r3, [pc, #192]	@ (8001d04 <main+0x244>)
 8001c44:	2203      	movs	r2, #3
 8001c46:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001c48:	e0d9      	b.n	8001dfe <main+0x33e>

      case STATE_WAIT_3:  // was: HAL_Delay(1000)
        if (now - state_timer >= 1000) {
 8001c4a:	4b31      	ldr	r3, [pc, #196]	@ (8001d10 <main+0x250>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c56:	f0c0 80d4 	bcc.w	8001e02 <main+0x342>
          ARM_LOGIC(-3.75, 41, 11.5, CLOSE, Out_Pivots);
 8001c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d08 <main+0x248>)
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2300      	movs	r3, #0
 8001c60:	220b      	movs	r2, #11
 8001c62:	2129      	movs	r1, #41	@ 0x29
 8001c64:	f06f 0002 	mvn.w	r0, #2
 8001c68:	f7ff f88a 	bl	8000d80 <ARM_LOGIC>
          arm_state = STATE_SORT;
 8001c6c:	4b25      	ldr	r3, [pc, #148]	@ (8001d04 <main+0x244>)
 8001c6e:	2205      	movs	r2, #5
 8001c70:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001c72:	e0c6      	b.n	8001e02 <main+0x342>

      case STATE_SORT:
        // weight 20G (1500  500)
        if (saved_weight >= 1000 && saved_weight <= 2000) {
 8001c74:	4b27      	ldr	r3, [pc, #156]	@ (8001d14 <main+0x254>)
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c7c:	d30d      	bcc.n	8001c9a <main+0x1da>
 8001c7e:	4b25      	ldr	r3, [pc, #148]	@ (8001d14 <main+0x254>)
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001c86:	d808      	bhi.n	8001c9a <main+0x1da>
          ARM_LOGIC(14, 26, 7, OPEN, Out_Pivots); 
 8001c88:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <main+0x248>)
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	2207      	movs	r2, #7
 8001c90:	211a      	movs	r1, #26
 8001c92:	200e      	movs	r0, #14
 8001c94:	f7ff f874 	bl	8000d80 <ARM_LOGIC>
 8001c98:	e026      	b.n	8001ce8 <main+0x228>
        }
        // weight 50G (2500  500)
        else if (saved_weight >= 2000 && saved_weight <= 3000) {
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d14 <main+0x254>)
 8001c9c:	881b      	ldrh	r3, [r3, #0]
 8001c9e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ca2:	d30e      	bcc.n	8001cc2 <main+0x202>
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <main+0x254>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d808      	bhi.n	8001cc2 <main+0x202>
          ARM_LOGIC(14, 31, 7, OPEN, Out_Pivots); 
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <main+0x248>)
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	2207      	movs	r2, #7
 8001cb8:	211f      	movs	r1, #31
 8001cba:	200e      	movs	r0, #14
 8001cbc:	f7ff f860 	bl	8000d80 <ARM_LOGIC>
 8001cc0:	e012      	b.n	8001ce8 <main+0x228>
        }
        // weight 80G (3500  500)
        else if (saved_weight >= 3000 && saved_weight <= 4000) {
 8001cc2:	4b14      	ldr	r3, [pc, #80]	@ (8001d14 <main+0x254>)
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d90c      	bls.n	8001ce8 <main+0x228>
 8001cce:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <main+0x254>)
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001cd6:	d807      	bhi.n	8001ce8 <main+0x228>
          ARM_LOGIC(14, 34, 7, OPEN, Out_Pivots); 
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <main+0x248>)
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2301      	movs	r3, #1
 8001cde:	2207      	movs	r2, #7
 8001ce0:	2122      	movs	r1, #34	@ 0x22
 8001ce2:	200e      	movs	r0, #14
 8001ce4:	f7ff f84c 	bl	8000d80 <ARM_LOGIC>
        }

        // once done proceed to kill itself
        //ARM_LOGIC(14, 34, 7, OPEN, Out_Pivots); 
        state_timer = HAL_GetTick();
 8001ce8:	f000 fc40 	bl	800256c <HAL_GetTick>
 8001cec:	4603      	mov	r3, r0
 8001cee:	4a08      	ldr	r2, [pc, #32]	@ (8001d10 <main+0x250>)
 8001cf0:	6013      	str	r3, [r2, #0]
        arm_state = STATE_IDLE;
 8001cf2:	4b04      	ldr	r3, [pc, #16]	@ (8001d04 <main+0x244>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
        break;
 8001cf8:	e085      	b.n	8001e06 <main+0x346>
 8001cfa:	bf00      	nop
 8001cfc:	2000021c 	.word	0x2000021c
 8001d00:	2000002c 	.word	0x2000002c
 8001d04:	20000220 	.word	0x20000220
 8001d08:	20000208 	.word	0x20000208
 8001d0c:	2000022c 	.word	0x2000022c
 8001d10:	20000224 	.word	0x20000224
 8001d14:	20000228 	.word	0x20000228
    }
  }

  // ----- mode manuel -----//
  else {
    key = Clavier_MX();        
 8001d18:	f7fe fe26 	bl	8000968 <Clavier_MX>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	461a      	mov	r2, r3
 8001d20:	4b39      	ldr	r3, [pc, #228]	@ (8001e08 <main+0x348>)
 8001d22:	601a      	str	r2, [r3, #0]
    // pivot 0
    if (key == '1') Out_Pivots[0] ++;
 8001d24:	4b38      	ldr	r3, [pc, #224]	@ (8001e08 <main+0x348>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b31      	cmp	r3, #49	@ 0x31
 8001d2a:	d104      	bne.n	8001d36 <main+0x276>
 8001d2c:	4b37      	ldr	r3, [pc, #220]	@ (8001e0c <main+0x34c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3301      	adds	r3, #1
 8001d32:	4a36      	ldr	r2, [pc, #216]	@ (8001e0c <main+0x34c>)
 8001d34:	6013      	str	r3, [r2, #0]
    if (key == '4') Out_Pivots[0] --;
 8001d36:	4b34      	ldr	r3, [pc, #208]	@ (8001e08 <main+0x348>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2b34      	cmp	r3, #52	@ 0x34
 8001d3c:	d104      	bne.n	8001d48 <main+0x288>
 8001d3e:	4b33      	ldr	r3, [pc, #204]	@ (8001e0c <main+0x34c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	4a31      	ldr	r2, [pc, #196]	@ (8001e0c <main+0x34c>)
 8001d46:	6013      	str	r3, [r2, #0]
    // pivot 1    
    if (key == '2') Out_Pivots[1] ++;
 8001d48:	4b2f      	ldr	r3, [pc, #188]	@ (8001e08 <main+0x348>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b32      	cmp	r3, #50	@ 0x32
 8001d4e:	d104      	bne.n	8001d5a <main+0x29a>
 8001d50:	4b2e      	ldr	r3, [pc, #184]	@ (8001e0c <main+0x34c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	3301      	adds	r3, #1
 8001d56:	4a2d      	ldr	r2, [pc, #180]	@ (8001e0c <main+0x34c>)
 8001d58:	6053      	str	r3, [r2, #4]
    if (key == '5') Out_Pivots[1] --;
 8001d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e08 <main+0x348>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b35      	cmp	r3, #53	@ 0x35
 8001d60:	d104      	bne.n	8001d6c <main+0x2ac>
 8001d62:	4b2a      	ldr	r3, [pc, #168]	@ (8001e0c <main+0x34c>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	4a28      	ldr	r2, [pc, #160]	@ (8001e0c <main+0x34c>)
 8001d6a:	6053      	str	r3, [r2, #4]
    // pivot 2
    if (key == '3') Out_Pivots[2] ++;
 8001d6c:	4b26      	ldr	r3, [pc, #152]	@ (8001e08 <main+0x348>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b33      	cmp	r3, #51	@ 0x33
 8001d72:	d104      	bne.n	8001d7e <main+0x2be>
 8001d74:	4b25      	ldr	r3, [pc, #148]	@ (8001e0c <main+0x34c>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	4a24      	ldr	r2, [pc, #144]	@ (8001e0c <main+0x34c>)
 8001d7c:	6093      	str	r3, [r2, #8]
    if (key == '6') Out_Pivots[2] --;
 8001d7e:	4b22      	ldr	r3, [pc, #136]	@ (8001e08 <main+0x348>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2b36      	cmp	r3, #54	@ 0x36
 8001d84:	d104      	bne.n	8001d90 <main+0x2d0>
 8001d86:	4b21      	ldr	r3, [pc, #132]	@ (8001e0c <main+0x34c>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	4a1f      	ldr	r2, [pc, #124]	@ (8001e0c <main+0x34c>)
 8001d8e:	6093      	str	r3, [r2, #8]
    // pivot 3    
    if (key == 'A') Out_Pivots[3] ++;
 8001d90:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <main+0x348>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b41      	cmp	r3, #65	@ 0x41
 8001d96:	d104      	bne.n	8001da2 <main+0x2e2>
 8001d98:	4b1c      	ldr	r3, [pc, #112]	@ (8001e0c <main+0x34c>)
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8001e0c <main+0x34c>)
 8001da0:	60d3      	str	r3, [r2, #12]
    if (key == 'B') Out_Pivots[3] --;
 8001da2:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <main+0x348>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b42      	cmp	r3, #66	@ 0x42
 8001da8:	d104      	bne.n	8001db4 <main+0x2f4>
 8001daa:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <main+0x34c>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	4a16      	ldr	r2, [pc, #88]	@ (8001e0c <main+0x34c>)
 8001db2:	60d3      	str	r3, [r2, #12]
    // pivot 4 (toggle open(Out_Pivots[4] = 0) / close(Out_Pivots[4] = 205))
    if (key == 'C') {
 8001db4:	4b14      	ldr	r3, [pc, #80]	@ (8001e08 <main+0x348>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b43      	cmp	r3, #67	@ 0x43
 8001dba:	d108      	bne.n	8001dce <main+0x30e>
      Out_Pivots[4] = (Out_Pivots[4] == 0) ? 205 : 0;
 8001dbc:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <main+0x34c>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <main+0x308>
 8001dc4:	23cd      	movs	r3, #205	@ 0xcd
 8001dc6:	e000      	b.n	8001dca <main+0x30a>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	4a10      	ldr	r2, [pc, #64]	@ (8001e0c <main+0x34c>)
 8001dcc:	6113      	str	r3, [r2, #16]
    }

    UART_Send(
      (uint8_t)Out_Pivots[0],
 8001dce:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <main+0x34c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8001dd2:	b2d8      	uxtb	r0, r3
      (uint8_t)Out_Pivots[1],
 8001dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <main+0x34c>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
    UART_Send(
 8001dd8:	b2d9      	uxtb	r1, r3
      (uint8_t)Out_Pivots[2],
 8001dda:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <main+0x34c>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
    UART_Send(
 8001dde:	b2da      	uxtb	r2, r3
      (uint8_t)Out_Pivots[3],
 8001de0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <main+0x34c>)
 8001de2:	68db      	ldr	r3, [r3, #12]
    UART_Send(
 8001de4:	b2dc      	uxtb	r4, r3
      (uint8_t)Out_Pivots[4]
 8001de6:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <main+0x34c>)
 8001de8:	691b      	ldr	r3, [r3, #16]
    UART_Send(
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	4623      	mov	r3, r4
 8001df0:	f7fe fedc 	bl	8000bac <UART_Send>
 8001df4:	e677      	b.n	8001ae6 <main+0x26>
        break;
 8001df6:	bf00      	nop
 8001df8:	e675      	b.n	8001ae6 <main+0x26>
        break;
 8001dfa:	bf00      	nop
 8001dfc:	e673      	b.n	8001ae6 <main+0x26>
        break;
 8001dfe:	bf00      	nop
 8001e00:	e671      	b.n	8001ae6 <main+0x26>
        break;
 8001e02:	bf00      	nop
 8001e04:	e66f      	b.n	8001ae6 <main+0x26>
while (1) {
 8001e06:	e66e      	b.n	8001ae6 <main+0x26>
 8001e08:	2000021c 	.word	0x2000021c
 8001e0c:	20000208 	.word	0x20000208

08001e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b094      	sub	sp, #80	@ 0x50
 8001e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e1a:	2228      	movs	r2, #40	@ 0x28
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f003 fee8 	bl	8005bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
 8001e3c:	609a      	str	r2, [r3, #8]
 8001e3e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e40:	2301      	movs	r3, #1
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e52:	2302      	movs	r3, #2
 8001e54:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001e5c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e66:	4618      	mov	r0, r3
 8001e68:	f002 fae4 	bl	8004434 <HAL_RCC_OscConfig>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e72:	f000 f99f 	bl	80021b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e76:	230f      	movs	r3, #15
 8001e78:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001e7e:	2380      	movs	r3, #128	@ 0x80
 8001e80:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	2101      	movs	r1, #1
 8001e90:	4618      	mov	r0, r3
 8001e92:	f002 fd51 	bl	8004938 <HAL_RCC_ClockConfig>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001e9c:	f000 f98a 	bl	80021b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f002 fed2 	bl	8004c54 <HAL_RCCEx_PeriphCLKConfig>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001eb6:	f000 f97d 	bl	80021b4 <Error_Handler>
  }
}
 8001eba:	bf00      	nop
 8001ebc:	3750      	adds	r7, #80	@ 0x50
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ed4:	4b18      	ldr	r3, [pc, #96]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001ed6:	4a19      	ldr	r2, [pc, #100]	@ (8001f3c <MX_ADC1_Init+0x78>)
 8001ed8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001eda:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001eec:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001eee:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001ef2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ef4:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001efa:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f00:	480d      	ldr	r0, [pc, #52]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001f02:	f000 fb61 	bl	80025c8 <HAL_ADC_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001f0c:	f000 f952 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f10:	2301      	movs	r3, #1
 8001f12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f14:	2301      	movs	r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001f18:	2304      	movs	r3, #4
 8001f1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4805      	ldr	r0, [pc, #20]	@ (8001f38 <MX_ADC1_Init+0x74>)
 8001f22:	f000 fe15 	bl	8002b50 <HAL_ADC_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001f2c:	f000 f942 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f30:	bf00      	nop
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	200000f4 	.word	0x200000f4
 8001f3c:	40012400 	.word	0x40012400

08001f40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f44:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f46:	4a13      	ldr	r2, [pc, #76]	@ (8001f94 <MX_I2C1_Init+0x54>)
 8001f48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f4c:	4a12      	ldr	r2, [pc, #72]	@ (8001f98 <MX_I2C1_Init+0x58>)
 8001f4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f50:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f56:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f64:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f6a:	4b09      	ldr	r3, [pc, #36]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f70:	4b07      	ldr	r3, [pc, #28]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f76:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f7c:	4804      	ldr	r0, [pc, #16]	@ (8001f90 <MX_I2C1_Init+0x50>)
 8001f7e:	f001 fa25 	bl	80033cc <HAL_I2C_Init>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f88:	f000 f914 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000124 	.word	0x20000124
 8001f94:	40005400 	.word	0x40005400
 8001f98:	000186a0 	.word	0x000186a0

08001f9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fa2:	f107 0308 	add.w	r3, r7, #8
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb0:	463b      	mov	r3, r7
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fbe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001fcc:	4b18      	ldr	r3, [pc, #96]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fd2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd4:	4b16      	ldr	r3, [pc, #88]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fda:	4b15      	ldr	r3, [pc, #84]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fe0:	4813      	ldr	r0, [pc, #76]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001fe2:	f002 ffa3 	bl	8004f2c <HAL_TIM_Base_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001fec:	f000 f8e2 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ff4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ff6:	f107 0308 	add.w	r3, r7, #8
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	480c      	ldr	r0, [pc, #48]	@ (8002030 <MX_TIM2_Init+0x94>)
 8001ffe:	f003 f8d4 	bl	80051aa <HAL_TIM_ConfigClockSource>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002008:	f000 f8d4 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200c:	2300      	movs	r3, #0
 800200e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002014:	463b      	mov	r3, r7
 8002016:	4619      	mov	r1, r3
 8002018:	4805      	ldr	r0, [pc, #20]	@ (8002030 <MX_TIM2_Init+0x94>)
 800201a:	f003 fabf 	bl	800559c <HAL_TIMEx_MasterConfigSynchronization>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002024:	f000 f8c6 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000178 	.word	0x20000178

08002034 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002038:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 800203a:	4a12      	ldr	r2, [pc, #72]	@ (8002084 <MX_USART1_UART_Init+0x50>)
 800203c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 800203e:	4b10      	ldr	r3, [pc, #64]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 8002040:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8002044:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002046:	4b0e      	ldr	r3, [pc, #56]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800204c:	4b0c      	ldr	r3, [pc, #48]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002052:	4b0b      	ldr	r3, [pc, #44]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002058:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 800205a:	220c      	movs	r2, #12
 800205c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800205e:	4b08      	ldr	r3, [pc, #32]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 8002060:	2200      	movs	r2, #0
 8002062:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002064:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 8002066:	2200      	movs	r2, #0
 8002068:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800206a:	4805      	ldr	r0, [pc, #20]	@ (8002080 <MX_USART1_UART_Init+0x4c>)
 800206c:	f003 fb06 	bl	800567c <HAL_UART_Init>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002076:	f000 f89d 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	200001c0 	.word	0x200001c0
 8002084:	40013800 	.word	0x40013800

08002088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208e:	f107 0310 	add.w	r3, r7, #16
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800209c:	4b41      	ldr	r3, [pc, #260]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	4a40      	ldr	r2, [pc, #256]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020a2:	f043 0310 	orr.w	r3, r3, #16
 80020a6:	6193      	str	r3, [r2, #24]
 80020a8:	4b3e      	ldr	r3, [pc, #248]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	f003 0310 	and.w	r3, r3, #16
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020b4:	4b3b      	ldr	r3, [pc, #236]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	4a3a      	ldr	r2, [pc, #232]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020ba:	f043 0320 	orr.w	r3, r3, #32
 80020be:	6193      	str	r3, [r2, #24]
 80020c0:	4b38      	ldr	r3, [pc, #224]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020c2:	699b      	ldr	r3, [r3, #24]
 80020c4:	f003 0320 	and.w	r3, r3, #32
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020cc:	4b35      	ldr	r3, [pc, #212]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	4a34      	ldr	r2, [pc, #208]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020d2:	f043 0304 	orr.w	r3, r3, #4
 80020d6:	6193      	str	r3, [r2, #24]
 80020d8:	4b32      	ldr	r3, [pc, #200]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e4:	4b2f      	ldr	r3, [pc, #188]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	4a2e      	ldr	r2, [pc, #184]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020ea:	f043 0308 	orr.w	r3, r3, #8
 80020ee:	6193      	str	r3, [r2, #24]
 80020f0:	4b2c      	ldr	r3, [pc, #176]	@ (80021a4 <MX_GPIO_Init+0x11c>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	f003 0308 	and.w	r3, r3, #8
 80020f8:	603b      	str	r3, [r7, #0]
 80020fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P1_1_Pin|P1_2_Pin|P1_3_Pin, GPIO_PIN_RESET);
 80020fc:	2200      	movs	r2, #0
 80020fe:	211c      	movs	r1, #28
 8002100:	4829      	ldr	r0, [pc, #164]	@ (80021a8 <MX_GPIO_Init+0x120>)
 8002102:	f001 f94b 	bl	800339c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RW_Pin|EN_Pin|D4_Pin|D5_Pin
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 417e 	mov.w	r1, #65024	@ 0xfe00
 800210c:	4827      	ldr	r0, [pc, #156]	@ (80021ac <MX_GPIO_Init+0x124>)
 800210e:	f001 f945 	bl	800339c <HAL_GPIO_WritePin>
                          |D6_Pin|D7_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 8002112:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	4619      	mov	r1, r3
 8002126:	4822      	ldr	r0, [pc, #136]	@ (80021b0 <MX_GPIO_Init+0x128>)
 8002128:	f000 ffb4 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_1_Pin P1_2_Pin P1_3_Pin */
  GPIO_InitStruct.Pin = P1_1_Pin|P1_2_Pin|P1_3_Pin;
 800212c:	231c      	movs	r3, #28
 800212e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002130:	2301      	movs	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002138:	2302      	movs	r3, #2
 800213a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213c:	f107 0310 	add.w	r3, r7, #16
 8002140:	4619      	mov	r1, r3
 8002142:	4819      	ldr	r0, [pc, #100]	@ (80021a8 <MX_GPIO_Init+0x120>)
 8002144:	f000 ffa6 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_4_Pin P1_5_Pin P1_6_Pin P1_7_Pin */
  GPIO_InitStruct.Pin = P1_4_Pin|P1_5_Pin|P1_6_Pin|P1_7_Pin;
 8002148:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800214c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002156:	f107 0310 	add.w	r3, r7, #16
 800215a:	4619      	mov	r1, r3
 800215c:	4812      	ldr	r0, [pc, #72]	@ (80021a8 <MX_GPIO_Init+0x120>)
 800215e:	f000 ff99 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_0_Pin P2_6_Pin P2_3_Pin P2_1_Pin
                           P2_2_Pin P2_7_Pin */
  GPIO_InitStruct.Pin = P2_0_Pin|P2_6_Pin|P2_3_Pin|P2_1_Pin
 8002162:	f240 133b 	movw	r3, #315	@ 0x13b
 8002166:	613b      	str	r3, [r7, #16]
                          |P2_2_Pin|P2_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002170:	f107 0310 	add.w	r3, r7, #16
 8002174:	4619      	mov	r1, r3
 8002176:	480d      	ldr	r0, [pc, #52]	@ (80021ac <MX_GPIO_Init+0x124>)
 8002178:	f000 ff8c 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pins : RW_Pin EN_Pin D4_Pin D5_Pin
                           D6_Pin D7_Pin RS_Pin */
  GPIO_InitStruct.Pin = RW_Pin|EN_Pin|D4_Pin|D5_Pin
 800217c:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8002180:	613b      	str	r3, [r7, #16]
                          |D6_Pin|D7_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002182:	2301      	movs	r3, #1
 8002184:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2302      	movs	r3, #2
 800218c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218e:	f107 0310 	add.w	r3, r7, #16
 8002192:	4619      	mov	r1, r3
 8002194:	4805      	ldr	r0, [pc, #20]	@ (80021ac <MX_GPIO_Init+0x124>)
 8002196:	f000 ff7d 	bl	8003094 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800219a:	bf00      	nop
 800219c:	3720      	adds	r7, #32
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40010800 	.word	0x40010800
 80021ac:	40010c00 	.word	0x40010c00
 80021b0:	40011000 	.word	0x40011000

080021b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b8:	b672      	cpsid	i
}
 80021ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <Error_Handler+0x8>

080021c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <HAL_MspInit+0x5c>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	4a14      	ldr	r2, [pc, #80]	@ (800221c <HAL_MspInit+0x5c>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6193      	str	r3, [r2, #24]
 80021d2:	4b12      	ldr	r3, [pc, #72]	@ (800221c <HAL_MspInit+0x5c>)
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021de:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <HAL_MspInit+0x5c>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	4a0e      	ldr	r2, [pc, #56]	@ (800221c <HAL_MspInit+0x5c>)
 80021e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e8:	61d3      	str	r3, [r2, #28]
 80021ea:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <HAL_MspInit+0x5c>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <HAL_MspInit+0x60>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	4a04      	ldr	r2, [pc, #16]	@ (8002220 <HAL_MspInit+0x60>)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002212:	bf00      	nop
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr
 800221c:	40021000 	.word	0x40021000
 8002220:	40010000 	.word	0x40010000

08002224 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 0310 	add.w	r3, r7, #16
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a14      	ldr	r2, [pc, #80]	@ (8002290 <HAL_ADC_MspInit+0x6c>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d121      	bne.n	8002288 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002244:	4b13      	ldr	r3, [pc, #76]	@ (8002294 <HAL_ADC_MspInit+0x70>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	4a12      	ldr	r2, [pc, #72]	@ (8002294 <HAL_ADC_MspInit+0x70>)
 800224a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800224e:	6193      	str	r3, [r2, #24]
 8002250:	4b10      	ldr	r3, [pc, #64]	@ (8002294 <HAL_ADC_MspInit+0x70>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225c:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <HAL_ADC_MspInit+0x70>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	4a0c      	ldr	r2, [pc, #48]	@ (8002294 <HAL_ADC_MspInit+0x70>)
 8002262:	f043 0304 	orr.w	r3, r3, #4
 8002266:	6193      	str	r3, [r2, #24]
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <HAL_ADC_MspInit+0x70>)
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002274:	2302      	movs	r3, #2
 8002276:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002278:	2303      	movs	r3, #3
 800227a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227c:	f107 0310 	add.w	r3, r7, #16
 8002280:	4619      	mov	r1, r3
 8002282:	4805      	ldr	r0, [pc, #20]	@ (8002298 <HAL_ADC_MspInit+0x74>)
 8002284:	f000 ff06 	bl	8003094 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002288:	bf00      	nop
 800228a:	3720      	adds	r7, #32
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40012400 	.word	0x40012400
 8002294:	40021000 	.word	0x40021000
 8002298:	40010800 	.word	0x40010800

0800229c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0310 	add.w	r3, r7, #16
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a15      	ldr	r2, [pc, #84]	@ (800230c <HAL_I2C_MspInit+0x70>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d123      	bne.n	8002304 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022bc:	4b14      	ldr	r3, [pc, #80]	@ (8002310 <HAL_I2C_MspInit+0x74>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4a13      	ldr	r2, [pc, #76]	@ (8002310 <HAL_I2C_MspInit+0x74>)
 80022c2:	f043 0308 	orr.w	r3, r3, #8
 80022c6:	6193      	str	r3, [r2, #24]
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <HAL_I2C_MspInit+0x74>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0308 	and.w	r3, r3, #8
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022d4:	23c0      	movs	r3, #192	@ 0xc0
 80022d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022d8:	2312      	movs	r3, #18
 80022da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022dc:	2303      	movs	r3, #3
 80022de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	4619      	mov	r1, r3
 80022e6:	480b      	ldr	r0, [pc, #44]	@ (8002314 <HAL_I2C_MspInit+0x78>)
 80022e8:	f000 fed4 	bl	8003094 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <HAL_I2C_MspInit+0x74>)
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	4a07      	ldr	r2, [pc, #28]	@ (8002310 <HAL_I2C_MspInit+0x74>)
 80022f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022f6:	61d3      	str	r3, [r2, #28]
 80022f8:	4b05      	ldr	r3, [pc, #20]	@ (8002310 <HAL_I2C_MspInit+0x74>)
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002304:	bf00      	nop
 8002306:	3720      	adds	r7, #32
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40005400 	.word	0x40005400
 8002310:	40021000 	.word	0x40021000
 8002314:	40010c00 	.word	0x40010c00

08002318 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002328:	d113      	bne.n	8002352 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800232a:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <HAL_TIM_Base_MspInit+0x44>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	4a0b      	ldr	r2, [pc, #44]	@ (800235c <HAL_TIM_Base_MspInit+0x44>)
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	61d3      	str	r3, [r2, #28]
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_TIM_Base_MspInit+0x44>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	201c      	movs	r0, #28
 8002348:	f000 fe6d 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800234c:	201c      	movs	r0, #28
 800234e:	f000 fe86 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000

08002360 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 0310 	add.w	r3, r7, #16
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a1c      	ldr	r2, [pc, #112]	@ (80023ec <HAL_UART_MspInit+0x8c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d131      	bne.n	80023e4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002380:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <HAL_UART_MspInit+0x90>)
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	4a1a      	ldr	r2, [pc, #104]	@ (80023f0 <HAL_UART_MspInit+0x90>)
 8002386:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800238a:	6193      	str	r3, [r2, #24]
 800238c:	4b18      	ldr	r3, [pc, #96]	@ (80023f0 <HAL_UART_MspInit+0x90>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002398:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <HAL_UART_MspInit+0x90>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	4a14      	ldr	r2, [pc, #80]	@ (80023f0 <HAL_UART_MspInit+0x90>)
 800239e:	f043 0304 	orr.w	r3, r3, #4
 80023a2:	6193      	str	r3, [r2, #24]
 80023a4:	4b12      	ldr	r3, [pc, #72]	@ (80023f0 <HAL_UART_MspInit+0x90>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023ba:	2303      	movs	r3, #3
 80023bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023be:	f107 0310 	add.w	r3, r7, #16
 80023c2:	4619      	mov	r1, r3
 80023c4:	480b      	ldr	r0, [pc, #44]	@ (80023f4 <HAL_UART_MspInit+0x94>)
 80023c6:	f000 fe65 	bl	8003094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d8:	f107 0310 	add.w	r3, r7, #16
 80023dc:	4619      	mov	r1, r3
 80023de:	4805      	ldr	r0, [pc, #20]	@ (80023f4 <HAL_UART_MspInit+0x94>)
 80023e0:	f000 fe58 	bl	8003094 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80023e4:	bf00      	nop
 80023e6:	3720      	adds	r7, #32
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40013800 	.word	0x40013800
 80023f0:	40021000 	.word	0x40021000
 80023f4:	40010800 	.word	0x40010800

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <NMI_Handler+0x4>

08002400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <HardFault_Handler+0x4>

08002408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <MemManage_Handler+0x4>

08002410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <UsageFault_Handler+0x4>

08002420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002448:	f000 f87e 	bl	8002548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}

08002450 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002454:	4802      	ldr	r0, [pc, #8]	@ (8002460 <TIM2_IRQHandler+0x10>)
 8002456:	f002 fdb8 	bl	8004fca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000178 	.word	0x20000178

08002464 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002470:	f7ff fff8 	bl	8002464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002474:	480b      	ldr	r0, [pc, #44]	@ (80024a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002476:	490c      	ldr	r1, [pc, #48]	@ (80024a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002478:	4a0c      	ldr	r2, [pc, #48]	@ (80024ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800247c:	e002      	b.n	8002484 <LoopCopyDataInit>

0800247e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800247e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002482:	3304      	adds	r3, #4

08002484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002488:	d3f9      	bcc.n	800247e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800248a:	4a09      	ldr	r2, [pc, #36]	@ (80024b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800248c:	4c09      	ldr	r4, [pc, #36]	@ (80024b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002490:	e001      	b.n	8002496 <LoopFillZerobss>

08002492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002494:	3204      	adds	r2, #4

08002496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002498:	d3fb      	bcc.n	8002492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800249a:	f003 fbb9 	bl	8005c10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800249e:	f7ff fb0f 	bl	8001ac0 <main>
  bx lr
 80024a2:	4770      	bx	lr
  ldr r0, =_sdata
 80024a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80024ac:	08006774 	.word	0x08006774
  ldr r2, =_sbss
 80024b0:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80024b4:	20000370 	.word	0x20000370

080024b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024b8:	e7fe      	b.n	80024b8 <ADC1_2_IRQHandler>
	...

080024bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024c0:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <HAL_Init+0x28>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a07      	ldr	r2, [pc, #28]	@ (80024e4 <HAL_Init+0x28>)
 80024c6:	f043 0310 	orr.w	r3, r3, #16
 80024ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024cc:	2003      	movs	r0, #3
 80024ce:	f000 fd9f 	bl	8003010 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024d2:	200f      	movs	r0, #15
 80024d4:	f000 f808 	bl	80024e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024d8:	f7ff fe72 	bl	80021c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40022000 	.word	0x40022000

080024e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024f0:	4b12      	ldr	r3, [pc, #72]	@ (800253c <HAL_InitTick+0x54>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	4b12      	ldr	r3, [pc, #72]	@ (8002540 <HAL_InitTick+0x58>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	4619      	mov	r1, r3
 80024fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002502:	fbb2 f3f3 	udiv	r3, r2, r3
 8002506:	4618      	mov	r0, r3
 8002508:	f000 fdb7 	bl	800307a <HAL_SYSTICK_Config>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e00e      	b.n	8002534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b0f      	cmp	r3, #15
 800251a:	d80a      	bhi.n	8002532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800251c:	2200      	movs	r2, #0
 800251e:	6879      	ldr	r1, [r7, #4]
 8002520:	f04f 30ff 	mov.w	r0, #4294967295
 8002524:	f000 fd7f 	bl	8003026 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002528:	4a06      	ldr	r2, [pc, #24]	@ (8002544 <HAL_InitTick+0x5c>)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	e000      	b.n	8002534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
}
 8002534:	4618      	mov	r0, r3
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000030 	.word	0x20000030
 8002540:	20000038 	.word	0x20000038
 8002544:	20000034 	.word	0x20000034

08002548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800254c:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_IncTick+0x1c>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <HAL_IncTick+0x20>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4413      	add	r3, r2
 8002558:	4a03      	ldr	r2, [pc, #12]	@ (8002568 <HAL_IncTick+0x20>)
 800255a:	6013      	str	r3, [r2, #0]
}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	20000038 	.word	0x20000038
 8002568:	20000234 	.word	0x20000234

0800256c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b02      	ldr	r3, [pc, #8]	@ (800257c <HAL_GetTick+0x10>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	20000234 	.word	0x20000234

08002580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002588:	f7ff fff0 	bl	800256c <HAL_GetTick>
 800258c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002598:	d005      	beq.n	80025a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800259a:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <HAL_Delay+0x44>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025a6:	bf00      	nop
 80025a8:	f7ff ffe0 	bl	800256c <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d8f7      	bhi.n	80025a8 <HAL_Delay+0x28>
  {
  }
}
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000038 	.word	0x20000038

080025c8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025d0:	2300      	movs	r3, #0
 80025d2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80025d8:	2300      	movs	r3, #0
 80025da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80025dc:	2300      	movs	r3, #0
 80025de:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0be      	b.n	8002768 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d109      	bne.n	800260c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff fe0c 	bl	8002224 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f000 fbf1 	bl	8002df4 <ADC_ConversionStop_Disable>
 8002612:	4603      	mov	r3, r0
 8002614:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261a:	f003 0310 	and.w	r3, r3, #16
 800261e:	2b00      	cmp	r3, #0
 8002620:	f040 8099 	bne.w	8002756 <HAL_ADC_Init+0x18e>
 8002624:	7dfb      	ldrb	r3, [r7, #23]
 8002626:	2b00      	cmp	r3, #0
 8002628:	f040 8095 	bne.w	8002756 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002630:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002634:	f023 0302 	bic.w	r3, r3, #2
 8002638:	f043 0202 	orr.w	r2, r3, #2
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002648:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	7b1b      	ldrb	r3, [r3, #12]
 800264e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002650:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	4313      	orrs	r3, r2
 8002656:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002660:	d003      	beq.n	800266a <HAL_ADC_Init+0xa2>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d102      	bne.n	8002670 <HAL_ADC_Init+0xa8>
 800266a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800266e:	e000      	b.n	8002672 <HAL_ADC_Init+0xaa>
 8002670:	2300      	movs	r3, #0
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	7d1b      	ldrb	r3, [r3, #20]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d119      	bne.n	80026b4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	7b1b      	ldrb	r3, [r3, #12]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d109      	bne.n	800269c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	3b01      	subs	r3, #1
 800268e:	035a      	lsls	r2, r3, #13
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002698:	613b      	str	r3, [r7, #16]
 800269a:	e00b      	b.n	80026b4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	f043 0220 	orr.w	r2, r3, #32
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ac:	f043 0201 	orr.w	r2, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	4b28      	ldr	r3, [pc, #160]	@ (8002770 <HAL_ADC_Init+0x1a8>)
 80026d0:	4013      	ands	r3, r2
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	68b9      	ldr	r1, [r7, #8]
 80026d8:	430b      	orrs	r3, r1
 80026da:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026e4:	d003      	beq.n	80026ee <HAL_ADC_Init+0x126>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d104      	bne.n	80026f8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	051b      	lsls	r3, r3, #20
 80026f6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fe:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	430a      	orrs	r2, r1
 800270a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	4b18      	ldr	r3, [pc, #96]	@ (8002774 <HAL_ADC_Init+0x1ac>)
 8002714:	4013      	ands	r3, r2
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	429a      	cmp	r2, r3
 800271a:	d10b      	bne.n	8002734 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002726:	f023 0303 	bic.w	r3, r3, #3
 800272a:	f043 0201 	orr.w	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002732:	e018      	b.n	8002766 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	f023 0312 	bic.w	r3, r3, #18
 800273c:	f043 0210 	orr.w	r2, r3, #16
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002748:	f043 0201 	orr.w	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002754:	e007      	b.n	8002766 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275a:	f043 0210 	orr.w	r2, r3, #16
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002766:	7dfb      	ldrb	r3, [r7, #23]
}
 8002768:	4618      	mov	r0, r3
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	ffe1f7fd 	.word	0xffe1f7fd
 8002774:	ff1f0efe 	.word	0xff1f0efe

08002778 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_ADC_Start+0x1a>
 800278e:	2302      	movs	r3, #2
 8002790:	e098      	b.n	80028c4 <HAL_ADC_Start+0x14c>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 fad0 	bl	8002d40 <ADC_Enable>
 80027a0:	4603      	mov	r3, r0
 80027a2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f040 8087 	bne.w	80028ba <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027b4:	f023 0301 	bic.w	r3, r3, #1
 80027b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a41      	ldr	r2, [pc, #260]	@ (80028cc <HAL_ADC_Start+0x154>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d105      	bne.n	80027d6 <HAL_ADC_Start+0x5e>
 80027ca:	4b41      	ldr	r3, [pc, #260]	@ (80028d0 <HAL_ADC_Start+0x158>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d115      	bne.n	8002802 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027da:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d026      	beq.n	800283e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002800:	e01d      	b.n	800283e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002806:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a2f      	ldr	r2, [pc, #188]	@ (80028d0 <HAL_ADC_Start+0x158>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d004      	beq.n	8002822 <HAL_ADC_Start+0xaa>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a2b      	ldr	r2, [pc, #172]	@ (80028cc <HAL_ADC_Start+0x154>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d10d      	bne.n	800283e <HAL_ADC_Start+0xc6>
 8002822:	4b2b      	ldr	r3, [pc, #172]	@ (80028d0 <HAL_ADC_Start+0x158>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800282a:	2b00      	cmp	r3, #0
 800282c:	d007      	beq.n	800283e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002832:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002836:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002842:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d006      	beq.n	8002858 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	f023 0206 	bic.w	r2, r3, #6
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002856:	e002      	b.n	800285e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f06f 0202 	mvn.w	r2, #2
 800286e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800287a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800287e:	d113      	bne.n	80028a8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002884:	4a11      	ldr	r2, [pc, #68]	@ (80028cc <HAL_ADC_Start+0x154>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d105      	bne.n	8002896 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800288a:	4b11      	ldr	r3, [pc, #68]	@ (80028d0 <HAL_ADC_Start+0x158>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002892:	2b00      	cmp	r3, #0
 8002894:	d108      	bne.n	80028a8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80028a4:	609a      	str	r2, [r3, #8]
 80028a6:	e00c      	b.n	80028c2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	e003      	b.n	80028c2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40012800 	.word	0x40012800
 80028d0:	40012400 	.word	0x40012400

080028d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028dc:	2300      	movs	r3, #0
 80028de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d101      	bne.n	80028ee <HAL_ADC_Stop+0x1a>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e01a      	b.n	8002924 <HAL_ADC_Stop+0x50>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 fa7c 	bl	8002df4 <ADC_ConversionStop_Disable>
 80028fc:	4603      	mov	r3, r0
 80028fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d109      	bne.n	800291a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800290e:	f023 0301 	bic.w	r3, r3, #1
 8002912:	f043 0201 	orr.w	r2, r3, #1
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800292c:	b590      	push	{r4, r7, lr}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002936:	2300      	movs	r3, #0
 8002938:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002942:	f7ff fe13 	bl	800256c <HAL_GetTick>
 8002946:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00b      	beq.n	800296e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295a:	f043 0220 	orr.w	r2, r3, #32
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e0d3      	b.n	8002b16 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002978:	2b00      	cmp	r3, #0
 800297a:	d131      	bne.n	80029e0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002982:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002986:	2b00      	cmp	r3, #0
 8002988:	d12a      	bne.n	80029e0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800298a:	e021      	b.n	80029d0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002992:	d01d      	beq.n	80029d0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d007      	beq.n	80029aa <HAL_ADC_PollForConversion+0x7e>
 800299a:	f7ff fde7 	bl	800256c <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d212      	bcs.n	80029d0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10b      	bne.n	80029d0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029bc:	f043 0204 	orr.w	r2, r3, #4
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e0a2      	b.n	8002b16 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0d6      	beq.n	800298c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029de:	e070      	b.n	8002ac2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80029e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002b20 <HAL_ADC_PollForConversion+0x1f4>)
 80029e2:	681c      	ldr	r4, [r3, #0]
 80029e4:	2002      	movs	r0, #2
 80029e6:	f002 f9eb 	bl	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq>
 80029ea:	4603      	mov	r3, r0
 80029ec:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6919      	ldr	r1, [r3, #16]
 80029f6:	4b4b      	ldr	r3, [pc, #300]	@ (8002b24 <HAL_ADC_PollForConversion+0x1f8>)
 80029f8:	400b      	ands	r3, r1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d118      	bne.n	8002a30 <HAL_ADC_PollForConversion+0x104>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68d9      	ldr	r1, [r3, #12]
 8002a04:	4b48      	ldr	r3, [pc, #288]	@ (8002b28 <HAL_ADC_PollForConversion+0x1fc>)
 8002a06:	400b      	ands	r3, r1
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d111      	bne.n	8002a30 <HAL_ADC_PollForConversion+0x104>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6919      	ldr	r1, [r3, #16]
 8002a12:	4b46      	ldr	r3, [pc, #280]	@ (8002b2c <HAL_ADC_PollForConversion+0x200>)
 8002a14:	400b      	ands	r3, r1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d108      	bne.n	8002a2c <HAL_ADC_PollForConversion+0x100>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68d9      	ldr	r1, [r3, #12]
 8002a20:	4b43      	ldr	r3, [pc, #268]	@ (8002b30 <HAL_ADC_PollForConversion+0x204>)
 8002a22:	400b      	ands	r3, r1
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_ADC_PollForConversion+0x100>
 8002a28:	2314      	movs	r3, #20
 8002a2a:	e020      	b.n	8002a6e <HAL_ADC_PollForConversion+0x142>
 8002a2c:	2329      	movs	r3, #41	@ 0x29
 8002a2e:	e01e      	b.n	8002a6e <HAL_ADC_PollForConversion+0x142>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6919      	ldr	r1, [r3, #16]
 8002a36:	4b3d      	ldr	r3, [pc, #244]	@ (8002b2c <HAL_ADC_PollForConversion+0x200>)
 8002a38:	400b      	ands	r3, r1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <HAL_ADC_PollForConversion+0x120>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68d9      	ldr	r1, [r3, #12]
 8002a44:	4b3a      	ldr	r3, [pc, #232]	@ (8002b30 <HAL_ADC_PollForConversion+0x204>)
 8002a46:	400b      	ands	r3, r1
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d00d      	beq.n	8002a68 <HAL_ADC_PollForConversion+0x13c>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6919      	ldr	r1, [r3, #16]
 8002a52:	4b38      	ldr	r3, [pc, #224]	@ (8002b34 <HAL_ADC_PollForConversion+0x208>)
 8002a54:	400b      	ands	r3, r1
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d108      	bne.n	8002a6c <HAL_ADC_PollForConversion+0x140>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68d9      	ldr	r1, [r3, #12]
 8002a60:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <HAL_ADC_PollForConversion+0x208>)
 8002a62:	400b      	ands	r3, r1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_ADC_PollForConversion+0x140>
 8002a68:	2354      	movs	r3, #84	@ 0x54
 8002a6a:	e000      	b.n	8002a6e <HAL_ADC_PollForConversion+0x142>
 8002a6c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002a6e:	fb02 f303 	mul.w	r3, r2, r3
 8002a72:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a74:	e021      	b.n	8002aba <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7c:	d01a      	beq.n	8002ab4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_ADC_PollForConversion+0x168>
 8002a84:	f7ff fd72 	bl	800256c <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	683a      	ldr	r2, [r7, #0]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d20f      	bcs.n	8002ab4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d90b      	bls.n	8002ab4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa0:	f043 0204 	orr.w	r2, r3, #4
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e030      	b.n	8002b16 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d8d9      	bhi.n	8002a76 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f06f 0212 	mvn.w	r2, #18
 8002aca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002ae2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ae6:	d115      	bne.n	8002b14 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d111      	bne.n	8002b14 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d105      	bne.n	8002b14 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0c:	f043 0201 	orr.w	r2, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd90      	pop	{r4, r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000030 	.word	0x20000030
 8002b24:	24924924 	.word	0x24924924
 8002b28:	00924924 	.word	0x00924924
 8002b2c:	12492492 	.word	0x12492492
 8002b30:	00492492 	.word	0x00492492
 8002b34:	00249249 	.word	0x00249249

08002b38 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x20>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	e0dc      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x1da>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b06      	cmp	r3, #6
 8002b7e:	d81c      	bhi.n	8002bba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	3b05      	subs	r3, #5
 8002b92:	221f      	movs	r2, #31
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	4019      	ands	r1, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	3b05      	subs	r3, #5
 8002bac:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bb8:	e03c      	b.n	8002c34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b0c      	cmp	r3, #12
 8002bc0:	d81c      	bhi.n	8002bfc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685a      	ldr	r2, [r3, #4]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3b23      	subs	r3, #35	@ 0x23
 8002bd4:	221f      	movs	r2, #31
 8002bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	4019      	ands	r1, r3
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6818      	ldr	r0, [r3, #0]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4413      	add	r3, r2
 8002bec:	3b23      	subs	r3, #35	@ 0x23
 8002bee:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bfa:	e01b      	b.n	8002c34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b41      	subs	r3, #65	@ 0x41
 8002c0e:	221f      	movs	r2, #31
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43db      	mvns	r3, r3
 8002c16:	4019      	ands	r1, r3
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	6818      	ldr	r0, [r3, #0]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	3b41      	subs	r3, #65	@ 0x41
 8002c28:	fa00 f203 	lsl.w	r2, r0, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b09      	cmp	r3, #9
 8002c3a:	d91c      	bls.n	8002c76 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68d9      	ldr	r1, [r3, #12]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	4613      	mov	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3b1e      	subs	r3, #30
 8002c4e:	2207      	movs	r2, #7
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	4019      	ands	r1, r3
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	6898      	ldr	r0, [r3, #8]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4613      	mov	r3, r2
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	4413      	add	r3, r2
 8002c66:	3b1e      	subs	r3, #30
 8002c68:	fa00 f203 	lsl.w	r2, r0, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	60da      	str	r2, [r3, #12]
 8002c74:	e019      	b.n	8002caa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6919      	ldr	r1, [r3, #16]
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	2207      	movs	r2, #7
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	4019      	ands	r1, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6898      	ldr	r0, [r3, #8]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	4413      	add	r3, r2
 8002c9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2b10      	cmp	r3, #16
 8002cb0:	d003      	beq.n	8002cba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cb6:	2b11      	cmp	r3, #17
 8002cb8:	d132      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a1d      	ldr	r2, [pc, #116]	@ (8002d34 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d125      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d126      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002ce0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2b10      	cmp	r3, #16
 8002ce8:	d11a      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cea:	4b13      	ldr	r3, [pc, #76]	@ (8002d38 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a13      	ldr	r2, [pc, #76]	@ (8002d3c <HAL_ADC_ConfigChannel+0x1ec>)
 8002cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf4:	0c9a      	lsrs	r2, r3, #18
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d00:	e002      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	3b01      	subs	r3, #1
 8002d06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f9      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x1b2>
 8002d0e:	e007      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d14:	f043 0220 	orr.w	r2, r3, #32
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr
 8002d34:	40012400 	.word	0x40012400
 8002d38:	20000030 	.word	0x20000030
 8002d3c:	431bde83 	.word	0x431bde83

08002d40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d040      	beq.n	8002de0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f042 0201 	orr.w	r2, r2, #1
 8002d6c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dec <ADC_Enable+0xac>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a1f      	ldr	r2, [pc, #124]	@ (8002df0 <ADC_Enable+0xb0>)
 8002d74:	fba2 2303 	umull	r2, r3, r2, r3
 8002d78:	0c9b      	lsrs	r3, r3, #18
 8002d7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d7c:	e002      	b.n	8002d84 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	3b01      	subs	r3, #1
 8002d82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1f9      	bne.n	8002d7e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d8a:	f7ff fbef 	bl	800256c <HAL_GetTick>
 8002d8e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d90:	e01f      	b.n	8002dd2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d92:	f7ff fbeb 	bl	800256c <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d918      	bls.n	8002dd2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d011      	beq.n	8002dd2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db2:	f043 0210 	orr.w	r2, r3, #16
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbe:	f043 0201 	orr.w	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e007      	b.n	8002de2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d1d8      	bne.n	8002d92 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20000030 	.word	0x20000030
 8002df0:	431bde83 	.word	0x431bde83

08002df4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d12e      	bne.n	8002e6c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0201 	bic.w	r2, r2, #1
 8002e1c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e1e:	f7ff fba5 	bl	800256c <HAL_GetTick>
 8002e22:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e24:	e01b      	b.n	8002e5e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e26:	f7ff fba1 	bl	800256c <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d914      	bls.n	8002e5e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d10d      	bne.n	8002e5e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	f043 0210 	orr.w	r2, r3, #16
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e52:	f043 0201 	orr.w	r2, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e007      	b.n	8002e6e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 0301 	and.w	r3, r3, #1
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d0dc      	beq.n	8002e26 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e88:	4b0c      	ldr	r3, [pc, #48]	@ (8002ebc <__NVIC_SetPriorityGrouping+0x44>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e94:	4013      	ands	r3, r2
 8002e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ea0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eaa:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <__NVIC_SetPriorityGrouping+0x44>)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	60d3      	str	r3, [r2, #12]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000ed00 	.word	0xe000ed00

08002ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ec4:	4b04      	ldr	r3, [pc, #16]	@ (8002ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	0a1b      	lsrs	r3, r3, #8
 8002eca:	f003 0307 	and.w	r3, r3, #7
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	db0b      	blt.n	8002f06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	f003 021f 	and.w	r2, r3, #31
 8002ef4:	4906      	ldr	r1, [pc, #24]	@ (8002f10 <__NVIC_EnableIRQ+0x34>)
 8002ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efa:	095b      	lsrs	r3, r3, #5
 8002efc:	2001      	movs	r0, #1
 8002efe:	fa00 f202 	lsl.w	r2, r0, r2
 8002f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr
 8002f10:	e000e100 	.word	0xe000e100

08002f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	6039      	str	r1, [r7, #0]
 8002f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	db0a      	blt.n	8002f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	b2da      	uxtb	r2, r3
 8002f2c:	490c      	ldr	r1, [pc, #48]	@ (8002f60 <__NVIC_SetPriority+0x4c>)
 8002f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f32:	0112      	lsls	r2, r2, #4
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	440b      	add	r3, r1
 8002f38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f3c:	e00a      	b.n	8002f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	4908      	ldr	r1, [pc, #32]	@ (8002f64 <__NVIC_SetPriority+0x50>)
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	f003 030f 	and.w	r3, r3, #15
 8002f4a:	3b04      	subs	r3, #4
 8002f4c:	0112      	lsls	r2, r2, #4
 8002f4e:	b2d2      	uxtb	r2, r2
 8002f50:	440b      	add	r3, r1
 8002f52:	761a      	strb	r2, [r3, #24]
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	e000e100 	.word	0xe000e100
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b089      	sub	sp, #36	@ 0x24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f1c3 0307 	rsb	r3, r3, #7
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	bf28      	it	cs
 8002f86:	2304      	movcs	r3, #4
 8002f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	2b06      	cmp	r3, #6
 8002f90:	d902      	bls.n	8002f98 <NVIC_EncodePriority+0x30>
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3b03      	subs	r3, #3
 8002f96:	e000      	b.n	8002f9a <NVIC_EncodePriority+0x32>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	401a      	ands	r2, r3
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fba:	43d9      	mvns	r1, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc0:	4313      	orrs	r3, r2
         );
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3724      	adds	r7, #36	@ 0x24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr

08002fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fdc:	d301      	bcc.n	8002fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e00f      	b.n	8003002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800300c <SysTick_Config+0x40>)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fea:	210f      	movs	r1, #15
 8002fec:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff0:	f7ff ff90 	bl	8002f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff4:	4b05      	ldr	r3, [pc, #20]	@ (800300c <SysTick_Config+0x40>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ffa:	4b04      	ldr	r3, [pc, #16]	@ (800300c <SysTick_Config+0x40>)
 8002ffc:	2207      	movs	r2, #7
 8002ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	e000e010 	.word	0xe000e010

08003010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ff2d 	bl	8002e78 <__NVIC_SetPriorityGrouping>
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003026:	b580      	push	{r7, lr}
 8003028:	b086      	sub	sp, #24
 800302a:	af00      	add	r7, sp, #0
 800302c:	4603      	mov	r3, r0
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	607a      	str	r2, [r7, #4]
 8003032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003038:	f7ff ff42 	bl	8002ec0 <__NVIC_GetPriorityGrouping>
 800303c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	68b9      	ldr	r1, [r7, #8]
 8003042:	6978      	ldr	r0, [r7, #20]
 8003044:	f7ff ff90 	bl	8002f68 <NVIC_EncodePriority>
 8003048:	4602      	mov	r2, r0
 800304a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff ff5f 	bl	8002f14 <__NVIC_SetPriority>
}
 8003056:	bf00      	nop
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	4603      	mov	r3, r0
 8003066:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff ff35 	bl	8002edc <__NVIC_EnableIRQ>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff ffa2 	bl	8002fcc <SysTick_Config>
 8003088:	4603      	mov	r3, r0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
	...

08003094 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003094:	b480      	push	{r7}
 8003096:	b08b      	sub	sp, #44	@ 0x2c
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800309e:	2300      	movs	r3, #0
 80030a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030a2:	2300      	movs	r3, #0
 80030a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a6:	e169      	b.n	800337c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030a8:	2201      	movs	r2, #1
 80030aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	f040 8158 	bne.w	8003376 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4a9a      	ldr	r2, [pc, #616]	@ (8003334 <HAL_GPIO_Init+0x2a0>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d05e      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030d0:	4a98      	ldr	r2, [pc, #608]	@ (8003334 <HAL_GPIO_Init+0x2a0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d875      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030d6:	4a98      	ldr	r2, [pc, #608]	@ (8003338 <HAL_GPIO_Init+0x2a4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d058      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030dc:	4a96      	ldr	r2, [pc, #600]	@ (8003338 <HAL_GPIO_Init+0x2a4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d86f      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030e2:	4a96      	ldr	r2, [pc, #600]	@ (800333c <HAL_GPIO_Init+0x2a8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d052      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030e8:	4a94      	ldr	r2, [pc, #592]	@ (800333c <HAL_GPIO_Init+0x2a8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d869      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030ee:	4a94      	ldr	r2, [pc, #592]	@ (8003340 <HAL_GPIO_Init+0x2ac>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d04c      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030f4:	4a92      	ldr	r2, [pc, #584]	@ (8003340 <HAL_GPIO_Init+0x2ac>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d863      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030fa:	4a92      	ldr	r2, [pc, #584]	@ (8003344 <HAL_GPIO_Init+0x2b0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d046      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 8003100:	4a90      	ldr	r2, [pc, #576]	@ (8003344 <HAL_GPIO_Init+0x2b0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d85d      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 8003106:	2b12      	cmp	r3, #18
 8003108:	d82a      	bhi.n	8003160 <HAL_GPIO_Init+0xcc>
 800310a:	2b12      	cmp	r3, #18
 800310c:	d859      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 800310e:	a201      	add	r2, pc, #4	@ (adr r2, 8003114 <HAL_GPIO_Init+0x80>)
 8003110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003114:	0800318f 	.word	0x0800318f
 8003118:	08003169 	.word	0x08003169
 800311c:	0800317b 	.word	0x0800317b
 8003120:	080031bd 	.word	0x080031bd
 8003124:	080031c3 	.word	0x080031c3
 8003128:	080031c3 	.word	0x080031c3
 800312c:	080031c3 	.word	0x080031c3
 8003130:	080031c3 	.word	0x080031c3
 8003134:	080031c3 	.word	0x080031c3
 8003138:	080031c3 	.word	0x080031c3
 800313c:	080031c3 	.word	0x080031c3
 8003140:	080031c3 	.word	0x080031c3
 8003144:	080031c3 	.word	0x080031c3
 8003148:	080031c3 	.word	0x080031c3
 800314c:	080031c3 	.word	0x080031c3
 8003150:	080031c3 	.word	0x080031c3
 8003154:	080031c3 	.word	0x080031c3
 8003158:	08003171 	.word	0x08003171
 800315c:	08003185 	.word	0x08003185
 8003160:	4a79      	ldr	r2, [pc, #484]	@ (8003348 <HAL_GPIO_Init+0x2b4>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d013      	beq.n	800318e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003166:	e02c      	b.n	80031c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	623b      	str	r3, [r7, #32]
          break;
 800316e:	e029      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	3304      	adds	r3, #4
 8003176:	623b      	str	r3, [r7, #32]
          break;
 8003178:	e024      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	3308      	adds	r3, #8
 8003180:	623b      	str	r3, [r7, #32]
          break;
 8003182:	e01f      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	330c      	adds	r3, #12
 800318a:	623b      	str	r3, [r7, #32]
          break;
 800318c:	e01a      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003196:	2304      	movs	r3, #4
 8003198:	623b      	str	r3, [r7, #32]
          break;
 800319a:	e013      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d105      	bne.n	80031b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031a4:	2308      	movs	r3, #8
 80031a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	611a      	str	r2, [r3, #16]
          break;
 80031ae:	e009      	b.n	80031c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031b0:	2308      	movs	r3, #8
 80031b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	615a      	str	r2, [r3, #20]
          break;
 80031ba:	e003      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031bc:	2300      	movs	r3, #0
 80031be:	623b      	str	r3, [r7, #32]
          break;
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          break;
 80031c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2bff      	cmp	r3, #255	@ 0xff
 80031c8:	d801      	bhi.n	80031ce <HAL_GPIO_Init+0x13a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	e001      	b.n	80031d2 <HAL_GPIO_Init+0x13e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3304      	adds	r3, #4
 80031d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	2bff      	cmp	r3, #255	@ 0xff
 80031d8:	d802      	bhi.n	80031e0 <HAL_GPIO_Init+0x14c>
 80031da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	e002      	b.n	80031e6 <HAL_GPIO_Init+0x152>
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	3b08      	subs	r3, #8
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	210f      	movs	r1, #15
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	401a      	ands	r2, r3
 80031f8:	6a39      	ldr	r1, [r7, #32]
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003200:	431a      	orrs	r2, r3
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80b1 	beq.w	8003376 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003214:	4b4d      	ldr	r3, [pc, #308]	@ (800334c <HAL_GPIO_Init+0x2b8>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	4a4c      	ldr	r2, [pc, #304]	@ (800334c <HAL_GPIO_Init+0x2b8>)
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	6193      	str	r3, [r2, #24]
 8003220:	4b4a      	ldr	r3, [pc, #296]	@ (800334c <HAL_GPIO_Init+0x2b8>)
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800322c:	4a48      	ldr	r2, [pc, #288]	@ (8003350 <HAL_GPIO_Init+0x2bc>)
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	089b      	lsrs	r3, r3, #2
 8003232:	3302      	adds	r3, #2
 8003234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003238:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800323a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	220f      	movs	r2, #15
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a40      	ldr	r2, [pc, #256]	@ (8003354 <HAL_GPIO_Init+0x2c0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d013      	beq.n	8003280 <HAL_GPIO_Init+0x1ec>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a3f      	ldr	r2, [pc, #252]	@ (8003358 <HAL_GPIO_Init+0x2c4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d00d      	beq.n	800327c <HAL_GPIO_Init+0x1e8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a3e      	ldr	r2, [pc, #248]	@ (800335c <HAL_GPIO_Init+0x2c8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d007      	beq.n	8003278 <HAL_GPIO_Init+0x1e4>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a3d      	ldr	r2, [pc, #244]	@ (8003360 <HAL_GPIO_Init+0x2cc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d101      	bne.n	8003274 <HAL_GPIO_Init+0x1e0>
 8003270:	2303      	movs	r3, #3
 8003272:	e006      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003274:	2304      	movs	r3, #4
 8003276:	e004      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003278:	2302      	movs	r3, #2
 800327a:	e002      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003280:	2300      	movs	r3, #0
 8003282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003284:	f002 0203 	and.w	r2, r2, #3
 8003288:	0092      	lsls	r2, r2, #2
 800328a:	4093      	lsls	r3, r2
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003292:	492f      	ldr	r1, [pc, #188]	@ (8003350 <HAL_GPIO_Init+0x2bc>)
 8003294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003296:	089b      	lsrs	r3, r3, #2
 8003298:	3302      	adds	r3, #2
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d006      	beq.n	80032ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	492c      	ldr	r1, [pc, #176]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	608b      	str	r3, [r1, #8]
 80032b8:	e006      	b.n	80032c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	4928      	ldr	r1, [pc, #160]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d006      	beq.n	80032e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032d4:	4b23      	ldr	r3, [pc, #140]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	4922      	ldr	r1, [pc, #136]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60cb      	str	r3, [r1, #12]
 80032e0:	e006      	b.n	80032f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032e2:	4b20      	ldr	r3, [pc, #128]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	43db      	mvns	r3, r3
 80032ea:	491e      	ldr	r1, [pc, #120]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d006      	beq.n	800330a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032fc:	4b19      	ldr	r3, [pc, #100]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	4918      	ldr	r1, [pc, #96]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
 8003308:	e006      	b.n	8003318 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800330a:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	43db      	mvns	r3, r3
 8003312:	4914      	ldr	r1, [pc, #80]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 8003314:	4013      	ands	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d021      	beq.n	8003368 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003324:	4b0f      	ldr	r3, [pc, #60]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	490e      	ldr	r1, [pc, #56]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]
 8003330:	e021      	b.n	8003376 <HAL_GPIO_Init+0x2e2>
 8003332:	bf00      	nop
 8003334:	10320000 	.word	0x10320000
 8003338:	10310000 	.word	0x10310000
 800333c:	10220000 	.word	0x10220000
 8003340:	10210000 	.word	0x10210000
 8003344:	10120000 	.word	0x10120000
 8003348:	10110000 	.word	0x10110000
 800334c:	40021000 	.word	0x40021000
 8003350:	40010000 	.word	0x40010000
 8003354:	40010800 	.word	0x40010800
 8003358:	40010c00 	.word	0x40010c00
 800335c:	40011000 	.word	0x40011000
 8003360:	40011400 	.word	0x40011400
 8003364:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_GPIO_Init+0x304>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	43db      	mvns	r3, r3
 8003370:	4909      	ldr	r1, [pc, #36]	@ (8003398 <HAL_GPIO_Init+0x304>)
 8003372:	4013      	ands	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	3301      	adds	r3, #1
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	fa22 f303 	lsr.w	r3, r2, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	f47f ae8e 	bne.w	80030a8 <HAL_GPIO_Init+0x14>
  }
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	372c      	adds	r7, #44	@ 0x2c
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr
 8003398:	40010400 	.word	0x40010400

0800339c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]
 80033a8:	4613      	mov	r3, r2
 80033aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033ac:	787b      	ldrb	r3, [r7, #1]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033b2:	887a      	ldrh	r2, [r7, #2]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033b8:	e003      	b.n	80033c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033ba:	887b      	ldrh	r3, [r7, #2]
 80033bc:	041a      	lsls	r2, r3, #16
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	611a      	str	r2, [r3, #16]
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e12b      	b.n	8003636 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d106      	bne.n	80033f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7fe ff52 	bl	800229c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2224      	movs	r2, #36	@ 0x24
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0201 	bic.w	r2, r2, #1
 800340e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800341e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800342e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003430:	f001 fbca 	bl	8004bc8 <HAL_RCC_GetPCLK1Freq>
 8003434:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	4a81      	ldr	r2, [pc, #516]	@ (8003640 <HAL_I2C_Init+0x274>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d807      	bhi.n	8003450 <HAL_I2C_Init+0x84>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4a80      	ldr	r2, [pc, #512]	@ (8003644 <HAL_I2C_Init+0x278>)
 8003444:	4293      	cmp	r3, r2
 8003446:	bf94      	ite	ls
 8003448:	2301      	movls	r3, #1
 800344a:	2300      	movhi	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	e006      	b.n	800345e <HAL_I2C_Init+0x92>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4a7d      	ldr	r2, [pc, #500]	@ (8003648 <HAL_I2C_Init+0x27c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	bf94      	ite	ls
 8003458:	2301      	movls	r3, #1
 800345a:	2300      	movhi	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e0e7      	b.n	8003636 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	4a78      	ldr	r2, [pc, #480]	@ (800364c <HAL_I2C_Init+0x280>)
 800346a:	fba2 2303 	umull	r2, r3, r2, r3
 800346e:	0c9b      	lsrs	r3, r3, #18
 8003470:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	4a6a      	ldr	r2, [pc, #424]	@ (8003640 <HAL_I2C_Init+0x274>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d802      	bhi.n	80034a0 <HAL_I2C_Init+0xd4>
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	3301      	adds	r3, #1
 800349e:	e009      	b.n	80034b4 <HAL_I2C_Init+0xe8>
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80034a6:	fb02 f303 	mul.w	r3, r2, r3
 80034aa:	4a69      	ldr	r2, [pc, #420]	@ (8003650 <HAL_I2C_Init+0x284>)
 80034ac:	fba2 2303 	umull	r2, r3, r2, r3
 80034b0:	099b      	lsrs	r3, r3, #6
 80034b2:	3301      	adds	r3, #1
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6812      	ldr	r2, [r2, #0]
 80034b8:	430b      	orrs	r3, r1
 80034ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80034c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	495c      	ldr	r1, [pc, #368]	@ (8003640 <HAL_I2C_Init+0x274>)
 80034d0:	428b      	cmp	r3, r1
 80034d2:	d819      	bhi.n	8003508 <HAL_I2C_Init+0x13c>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	1e59      	subs	r1, r3, #1
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	fbb1 f3f3 	udiv	r3, r1, r3
 80034e2:	1c59      	adds	r1, r3, #1
 80034e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80034e8:	400b      	ands	r3, r1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00a      	beq.n	8003504 <HAL_I2C_Init+0x138>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	1e59      	subs	r1, r3, #1
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80034fc:	3301      	adds	r3, #1
 80034fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003502:	e051      	b.n	80035a8 <HAL_I2C_Init+0x1dc>
 8003504:	2304      	movs	r3, #4
 8003506:	e04f      	b.n	80035a8 <HAL_I2C_Init+0x1dc>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d111      	bne.n	8003534 <HAL_I2C_Init+0x168>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	1e58      	subs	r0, r3, #1
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6859      	ldr	r1, [r3, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	440b      	add	r3, r1
 800351e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003522:	3301      	adds	r3, #1
 8003524:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003528:	2b00      	cmp	r3, #0
 800352a:	bf0c      	ite	eq
 800352c:	2301      	moveq	r3, #1
 800352e:	2300      	movne	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	e012      	b.n	800355a <HAL_I2C_Init+0x18e>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1e58      	subs	r0, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6859      	ldr	r1, [r3, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	0099      	lsls	r1, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	fbb0 f3f3 	udiv	r3, r0, r3
 800354a:	3301      	adds	r3, #1
 800354c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_I2C_Init+0x196>
 800355e:	2301      	movs	r3, #1
 8003560:	e022      	b.n	80035a8 <HAL_I2C_Init+0x1dc>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10e      	bne.n	8003588 <HAL_I2C_Init+0x1bc>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	1e58      	subs	r0, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	460b      	mov	r3, r1
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	440b      	add	r3, r1
 8003578:	fbb0 f3f3 	udiv	r3, r0, r3
 800357c:	3301      	adds	r3, #1
 800357e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003582:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003586:	e00f      	b.n	80035a8 <HAL_I2C_Init+0x1dc>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	1e58      	subs	r0, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6859      	ldr	r1, [r3, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	0099      	lsls	r1, r3, #2
 8003598:	440b      	add	r3, r1
 800359a:	fbb0 f3f3 	udiv	r3, r0, r3
 800359e:	3301      	adds	r3, #1
 80035a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	6809      	ldr	r1, [r1, #0]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	69da      	ldr	r2, [r3, #28]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	431a      	orrs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80035d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6911      	ldr	r1, [r2, #16]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	68d2      	ldr	r2, [r2, #12]
 80035e2:	4311      	orrs	r1, r2
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	6812      	ldr	r2, [r2, #0]
 80035e8:	430b      	orrs	r3, r1
 80035ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695a      	ldr	r2, [r3, #20]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	431a      	orrs	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	430a      	orrs	r2, r1
 8003606:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0201 	orr.w	r2, r2, #1
 8003616:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	000186a0 	.word	0x000186a0
 8003644:	001e847f 	.word	0x001e847f
 8003648:	003d08ff 	.word	0x003d08ff
 800364c:	431bde83 	.word	0x431bde83
 8003650:	10624dd3 	.word	0x10624dd3

08003654 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af02      	add	r7, sp, #8
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	607a      	str	r2, [r7, #4]
 800365e:	461a      	mov	r2, r3
 8003660:	460b      	mov	r3, r1
 8003662:	817b      	strh	r3, [r7, #10]
 8003664:	4613      	mov	r3, r2
 8003666:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003668:	f7fe ff80 	bl	800256c <HAL_GetTick>
 800366c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b20      	cmp	r3, #32
 8003678:	f040 80e0 	bne.w	800383c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	2319      	movs	r3, #25
 8003682:	2201      	movs	r2, #1
 8003684:	4970      	ldr	r1, [pc, #448]	@ (8003848 <HAL_I2C_Master_Transmit+0x1f4>)
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 fc9e 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003692:	2302      	movs	r3, #2
 8003694:	e0d3      	b.n	800383e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800369c:	2b01      	cmp	r3, #1
 800369e:	d101      	bne.n	80036a4 <HAL_I2C_Master_Transmit+0x50>
 80036a0:	2302      	movs	r3, #2
 80036a2:	e0cc      	b.n	800383e <HAL_I2C_Master_Transmit+0x1ea>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d007      	beq.n	80036ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2221      	movs	r2, #33	@ 0x21
 80036de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2210      	movs	r2, #16
 80036e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	893a      	ldrh	r2, [r7, #8]
 80036fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	4a50      	ldr	r2, [pc, #320]	@ (800384c <HAL_I2C_Master_Transmit+0x1f8>)
 800370a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800370c:	8979      	ldrh	r1, [r7, #10]
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	6a3a      	ldr	r2, [r7, #32]
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 fb08 	bl	8003d28 <I2C_MasterRequestWrite>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e08d      	b.n	800383e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003722:	2300      	movs	r3, #0
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	613b      	str	r3, [r7, #16]
 8003736:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003738:	e066      	b.n	8003808 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	6a39      	ldr	r1, [r7, #32]
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 fd5c 	bl	80041fc <I2C_WaitOnTXEFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00d      	beq.n	8003766 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	2b04      	cmp	r3, #4
 8003750:	d107      	bne.n	8003762 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003760:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e06b      	b.n	800383e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376a:	781a      	ldrb	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d11b      	bne.n	80037dc <HAL_I2C_Master_Transmit+0x188>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d017      	beq.n	80037dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b0:	781a      	ldrb	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	1c5a      	adds	r2, r3, #1
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	3b01      	subs	r3, #1
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	6a39      	ldr	r1, [r7, #32]
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f000 fd53 	bl	800428c <I2C_WaitOnBTFFlagUntilTimeout>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d00d      	beq.n	8003808 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	d107      	bne.n	8003804 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003802:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e01a      	b.n	800383e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380c:	2b00      	cmp	r3, #0
 800380e:	d194      	bne.n	800373a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2220      	movs	r2, #32
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003838:	2300      	movs	r3, #0
 800383a:	e000      	b.n	800383e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800383c:	2302      	movs	r3, #2
  }
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	00100002 	.word	0x00100002
 800384c:	ffff0000 	.word	0xffff0000

08003850 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08c      	sub	sp, #48	@ 0x30
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	461a      	mov	r2, r3
 800385c:	460b      	mov	r3, r1
 800385e:	817b      	strh	r3, [r7, #10]
 8003860:	4613      	mov	r3, r2
 8003862:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003868:	f7fe fe80 	bl	800256c <HAL_GetTick>
 800386c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b20      	cmp	r3, #32
 8003878:	f040 824b 	bne.w	8003d12 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800387c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	2319      	movs	r3, #25
 8003882:	2201      	movs	r2, #1
 8003884:	497f      	ldr	r1, [pc, #508]	@ (8003a84 <HAL_I2C_Master_Receive+0x234>)
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 fb9e 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003892:	2302      	movs	r3, #2
 8003894:	e23e      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800389c:	2b01      	cmp	r3, #1
 800389e:	d101      	bne.n	80038a4 <HAL_I2C_Master_Receive+0x54>
 80038a0:	2302      	movs	r3, #2
 80038a2:	e237      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d007      	beq.n	80038ca <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0201 	orr.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2222      	movs	r2, #34	@ 0x22
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2210      	movs	r2, #16
 80038e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	893a      	ldrh	r2, [r7, #8]
 80038fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4a5f      	ldr	r2, [pc, #380]	@ (8003a88 <HAL_I2C_Master_Receive+0x238>)
 800390a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800390c:	8979      	ldrh	r1, [r7, #10]
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f000 fa8a 	bl	8003e2c <I2C_MasterRequestRead>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e1f8      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003926:	2b00      	cmp	r3, #0
 8003928:	d113      	bne.n	8003952 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800392a:	2300      	movs	r3, #0
 800392c:	61fb      	str	r3, [r7, #28]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	61fb      	str	r3, [r7, #28]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	e1cc      	b.n	8003cec <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003956:	2b01      	cmp	r3, #1
 8003958:	d11e      	bne.n	8003998 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003968:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800396a:	b672      	cpsid	i
}
 800396c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003992:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003994:	b662      	cpsie	i
}
 8003996:	e035      	b.n	8003a04 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	2b02      	cmp	r3, #2
 800399e:	d11e      	bne.n	80039de <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80039b0:	b672      	cpsid	i
}
 80039b2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	617b      	str	r3, [r7, #20]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	617b      	str	r3, [r7, #20]
 80039c8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80039da:	b662      	cpsie	i
}
 80039dc:	e012      	b.n	8003a04 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ee:	2300      	movs	r3, #0
 80039f0:	613b      	str	r3, [r7, #16]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003a04:	e172      	b.n	8003cec <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	f200 811f 	bhi.w	8003c4e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d123      	bne.n	8003a60 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 fc7d 	bl	800431c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e173      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	b2d2      	uxtb	r2, r2
 8003a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	1c5a      	adds	r2, r3, #1
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	3b01      	subs	r3, #1
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a5e:	e145      	b.n	8003cec <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d152      	bne.n	8003b0e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6e:	2200      	movs	r2, #0
 8003a70:	4906      	ldr	r1, [pc, #24]	@ (8003a8c <HAL_I2C_Master_Receive+0x23c>)
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 faa8 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d008      	beq.n	8003a90 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e148      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
 8003a82:	bf00      	nop
 8003a84:	00100002 	.word	0x00100002
 8003a88:	ffff0000 	.word	0xffff0000
 8003a8c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003a90:	b672      	cpsid	i
}
 8003a92:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691a      	ldr	r2, [r3, #16]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003ad6:	b662      	cpsie	i
}
 8003ad8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	691a      	ldr	r2, [r3, #16]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae4:	b2d2      	uxtb	r2, r2
 8003ae6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b0c:	e0ee      	b.n	8003cec <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b14:	2200      	movs	r2, #0
 8003b16:	4981      	ldr	r1, [pc, #516]	@ (8003d1c <HAL_I2C_Master_Receive+0x4cc>)
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 fa55 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e0f5      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b38:	b672      	cpsid	i
}
 8003b3a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691a      	ldr	r2, [r3, #16]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b6e:	4b6c      	ldr	r3, [pc, #432]	@ (8003d20 <HAL_I2C_Master_Receive+0x4d0>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	08db      	lsrs	r3, r3, #3
 8003b74:	4a6b      	ldr	r2, [pc, #428]	@ (8003d24 <HAL_I2C_Master_Receive+0x4d4>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	0a1a      	lsrs	r2, r3, #8
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	00da      	lsls	r2, r3, #3
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d118      	bne.n	8003bc6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	f043 0220 	orr.w	r2, r3, #32
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003bb6:	b662      	cpsie	i
}
 8003bb8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e0a6      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	f003 0304 	and.w	r3, r3, #4
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d1d9      	bne.n	8003b88 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003be2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	691a      	ldr	r2, [r3, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	1c5a      	adds	r2, r3, #1
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c16:	b662      	cpsie	i
}
 8003c18:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	691a      	ldr	r2, [r3, #16]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	1c5a      	adds	r2, r3, #1
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c4c:	e04e      	b.n	8003cec <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f000 fb62 	bl	800431c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e058      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	691a      	ldr	r2, [r3, #16]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6c:	b2d2      	uxtb	r2, r2
 8003c6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d124      	bne.n	8003cec <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	2b03      	cmp	r3, #3
 8003ca8:	d107      	bne.n	8003cba <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cb8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	691a      	ldr	r2, [r3, #16]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	b29a      	uxth	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f47f ae88 	bne.w	8003a06 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2220      	movs	r2, #32
 8003cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	e000      	b.n	8003d14 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003d12:	2302      	movs	r3, #2
  }
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3728      	adds	r7, #40	@ 0x28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	00010004 	.word	0x00010004
 8003d20:	20000030 	.word	0x20000030
 8003d24:	14f8b589 	.word	0x14f8b589

08003d28 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b088      	sub	sp, #32
 8003d2c:	af02      	add	r7, sp, #8
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	607a      	str	r2, [r7, #4]
 8003d32:	603b      	str	r3, [r7, #0]
 8003d34:	460b      	mov	r3, r1
 8003d36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d006      	beq.n	8003d52 <I2C_MasterRequestWrite+0x2a>
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d003      	beq.n	8003d52 <I2C_MasterRequestWrite+0x2a>
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d50:	d108      	bne.n	8003d64 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	e00b      	b.n	8003d7c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d68:	2b12      	cmp	r3, #18
 8003d6a:	d107      	bne.n	8003d7c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d7a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f91d 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00d      	beq.n	8003db0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003da2:	d103      	bne.n	8003dac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003daa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e035      	b.n	8003e1c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003db8:	d108      	bne.n	8003dcc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dba:	897b      	ldrh	r3, [r7, #10]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dc8:	611a      	str	r2, [r3, #16]
 8003dca:	e01b      	b.n	8003e04 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003dcc:	897b      	ldrh	r3, [r7, #10]
 8003dce:	11db      	asrs	r3, r3, #7
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f003 0306 	and.w	r3, r3, #6
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f063 030f 	orn	r3, r3, #15
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	490e      	ldr	r1, [pc, #56]	@ (8003e24 <I2C_MasterRequestWrite+0xfc>)
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f966 	bl	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e010      	b.n	8003e1c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003dfa:	897b      	ldrh	r3, [r7, #10]
 8003dfc:	b2da      	uxtb	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	4907      	ldr	r1, [pc, #28]	@ (8003e28 <I2C_MasterRequestWrite+0x100>)
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f956 	bl	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e000      	b.n	8003e1c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3718      	adds	r7, #24
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	00010008 	.word	0x00010008
 8003e28:	00010002 	.word	0x00010002

08003e2c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	607a      	str	r2, [r7, #4]
 8003e36:	603b      	str	r3, [r7, #0]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e40:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e50:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d006      	beq.n	8003e66 <I2C_MasterRequestRead+0x3a>
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d003      	beq.n	8003e66 <I2C_MasterRequestRead+0x3a>
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e64:	d108      	bne.n	8003e78 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	e00b      	b.n	8003e90 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7c:	2b11      	cmp	r3, #17
 8003e7e:	d107      	bne.n	8003e90 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 f893 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00d      	beq.n	8003ec4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eb6:	d103      	bne.n	8003ec0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ebe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e079      	b.n	8003fb8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ecc:	d108      	bne.n	8003ee0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ece:	897b      	ldrh	r3, [r7, #10]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	611a      	str	r2, [r3, #16]
 8003ede:	e05f      	b.n	8003fa0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ee0:	897b      	ldrh	r3, [r7, #10]
 8003ee2:	11db      	asrs	r3, r3, #7
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	f003 0306 	and.w	r3, r3, #6
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	f063 030f 	orn	r3, r3, #15
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	4930      	ldr	r1, [pc, #192]	@ (8003fc0 <I2C_MasterRequestRead+0x194>)
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 f8dc 	bl	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e054      	b.n	8003fb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f0e:	897b      	ldrh	r3, [r7, #10]
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	4929      	ldr	r1, [pc, #164]	@ (8003fc4 <I2C_MasterRequestRead+0x198>)
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 f8cc 	bl	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e044      	b.n	8003fb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f2e:	2300      	movs	r3, #0
 8003f30:	613b      	str	r3, [r7, #16]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	613b      	str	r3, [r7, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	613b      	str	r3, [r7, #16]
 8003f42:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f52:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f831 	bl	8003fc8 <I2C_WaitOnFlagUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00d      	beq.n	8003f88 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f7a:	d103      	bne.n	8003f84 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f82:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e017      	b.n	8003fb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003f88:	897b      	ldrh	r3, [r7, #10]
 8003f8a:	11db      	asrs	r3, r3, #7
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	f003 0306 	and.w	r3, r3, #6
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	f063 030e 	orn	r3, r3, #14
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	4907      	ldr	r1, [pc, #28]	@ (8003fc4 <I2C_MasterRequestRead+0x198>)
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 f888 	bl	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	00010008 	.word	0x00010008
 8003fc4:	00010002 	.word	0x00010002

08003fc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fd8:	e048      	b.n	800406c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d044      	beq.n	800406c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe2:	f7fe fac3 	bl	800256c <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d302      	bcc.n	8003ff8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d139      	bne.n	800406c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	0c1b      	lsrs	r3, r3, #16
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d10d      	bne.n	800401e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	43da      	mvns	r2, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	4013      	ands	r3, r2
 800400e:	b29b      	uxth	r3, r3
 8004010:	2b00      	cmp	r3, #0
 8004012:	bf0c      	ite	eq
 8004014:	2301      	moveq	r3, #1
 8004016:	2300      	movne	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	e00c      	b.n	8004038 <I2C_WaitOnFlagUntilTimeout+0x70>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	43da      	mvns	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4013      	ands	r3, r2
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	bf0c      	ite	eq
 8004030:	2301      	moveq	r3, #1
 8004032:	2300      	movne	r3, #0
 8004034:	b2db      	uxtb	r3, r3
 8004036:	461a      	mov	r2, r3
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	429a      	cmp	r2, r3
 800403c:	d116      	bne.n	800406c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2220      	movs	r2, #32
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	f043 0220 	orr.w	r2, r3, #32
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e023      	b.n	80040b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	0c1b      	lsrs	r3, r3, #16
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b01      	cmp	r3, #1
 8004074:	d10d      	bne.n	8004092 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	43da      	mvns	r2, r3
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	4013      	ands	r3, r2
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	bf0c      	ite	eq
 8004088:	2301      	moveq	r3, #1
 800408a:	2300      	movne	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	461a      	mov	r2, r3
 8004090:	e00c      	b.n	80040ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	43da      	mvns	r2, r3
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	4013      	ands	r3, r2
 800409e:	b29b      	uxth	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	bf0c      	ite	eq
 80040a4:	2301      	moveq	r3, #1
 80040a6:	2300      	movne	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	461a      	mov	r2, r3
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d093      	beq.n	8003fda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
 80040c8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040ca:	e071      	b.n	80041b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040da:	d123      	bne.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2220      	movs	r2, #32
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004110:	f043 0204 	orr.w	r2, r3, #4
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e067      	b.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412a:	d041      	beq.n	80041b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800412c:	f7fe fa1e 	bl	800256c <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	429a      	cmp	r2, r3
 800413a:	d302      	bcc.n	8004142 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d136      	bne.n	80041b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	0c1b      	lsrs	r3, r3, #16
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	d10c      	bne.n	8004166 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	43da      	mvns	r2, r3
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	4013      	ands	r3, r2
 8004158:	b29b      	uxth	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	bf14      	ite	ne
 800415e:	2301      	movne	r3, #1
 8004160:	2300      	moveq	r3, #0
 8004162:	b2db      	uxtb	r3, r3
 8004164:	e00b      	b.n	800417e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	43da      	mvns	r2, r3
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	4013      	ands	r3, r2
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	bf14      	ite	ne
 8004178:	2301      	movne	r3, #1
 800417a:	2300      	moveq	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d016      	beq.n	80041b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2220      	movs	r2, #32
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419c:	f043 0220 	orr.w	r2, r3, #32
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e021      	b.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	0c1b      	lsrs	r3, r3, #16
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d10c      	bne.n	80041d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	43da      	mvns	r2, r3
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	4013      	ands	r3, r2
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	bf14      	ite	ne
 80041cc:	2301      	movne	r3, #1
 80041ce:	2300      	moveq	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e00b      	b.n	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	43da      	mvns	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4013      	ands	r3, r2
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bf14      	ite	ne
 80041e6:	2301      	movne	r3, #1
 80041e8:	2300      	moveq	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f47f af6d 	bne.w	80040cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004208:	e034      	b.n	8004274 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 f8e3 	bl	80043d6 <I2C_IsAcknowledgeFailed>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e034      	b.n	8004284 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004220:	d028      	beq.n	8004274 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004222:	f7fe f9a3 	bl	800256c <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	429a      	cmp	r2, r3
 8004230:	d302      	bcc.n	8004238 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d11d      	bne.n	8004274 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004242:	2b80      	cmp	r3, #128	@ 0x80
 8004244:	d016      	beq.n	8004274 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004260:	f043 0220 	orr.w	r2, r3, #32
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e007      	b.n	8004284 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427e:	2b80      	cmp	r3, #128	@ 0x80
 8004280:	d1c3      	bne.n	800420a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004298:	e034      	b.n	8004304 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 f89b 	bl	80043d6 <I2C_IsAcknowledgeFailed>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e034      	b.n	8004314 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b0:	d028      	beq.n	8004304 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b2:	f7fe f95b 	bl	800256c <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d302      	bcc.n	80042c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d11d      	bne.n	8004304 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d016      	beq.n	8004304 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	f043 0220 	orr.w	r2, r3, #32
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e007      	b.n	8004314 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b04      	cmp	r3, #4
 8004310:	d1c3      	bne.n	800429a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004328:	e049      	b.n	80043be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	f003 0310 	and.w	r3, r3, #16
 8004334:	2b10      	cmp	r3, #16
 8004336:	d119      	bne.n	800436c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f06f 0210 	mvn.w	r2, #16
 8004340:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e030      	b.n	80043ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436c:	f7fe f8fe 	bl	800256c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d11d      	bne.n	80043be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438c:	2b40      	cmp	r3, #64	@ 0x40
 800438e:	d016      	beq.n	80043be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043aa:	f043 0220 	orr.w	r2, r3, #32
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e007      	b.n	80043ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c8:	2b40      	cmp	r3, #64	@ 0x40
 80043ca:	d1ae      	bne.n	800432a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ec:	d11b      	bne.n	8004426 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2220      	movs	r2, #32
 8004402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004412:	f043 0204 	orr.w	r2, r3, #4
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e000      	b.n	8004428 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	bc80      	pop	{r7}
 8004430:	4770      	bx	lr
	...

08004434 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e272      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 8087 	beq.w	8004562 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004454:	4b92      	ldr	r3, [pc, #584]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 030c 	and.w	r3, r3, #12
 800445c:	2b04      	cmp	r3, #4
 800445e:	d00c      	beq.n	800447a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004460:	4b8f      	ldr	r3, [pc, #572]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f003 030c 	and.w	r3, r3, #12
 8004468:	2b08      	cmp	r3, #8
 800446a:	d112      	bne.n	8004492 <HAL_RCC_OscConfig+0x5e>
 800446c:	4b8c      	ldr	r3, [pc, #560]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004478:	d10b      	bne.n	8004492 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447a:	4b89      	ldr	r3, [pc, #548]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d06c      	beq.n	8004560 <HAL_RCC_OscConfig+0x12c>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d168      	bne.n	8004560 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e24c      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800449a:	d106      	bne.n	80044aa <HAL_RCC_OscConfig+0x76>
 800449c:	4b80      	ldr	r3, [pc, #512]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a7f      	ldr	r2, [pc, #508]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	e02e      	b.n	8004508 <HAL_RCC_OscConfig+0xd4>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10c      	bne.n	80044cc <HAL_RCC_OscConfig+0x98>
 80044b2:	4b7b      	ldr	r3, [pc, #492]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a7a      	ldr	r2, [pc, #488]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	4b78      	ldr	r3, [pc, #480]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a77      	ldr	r2, [pc, #476]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044c8:	6013      	str	r3, [r2, #0]
 80044ca:	e01d      	b.n	8004508 <HAL_RCC_OscConfig+0xd4>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044d4:	d10c      	bne.n	80044f0 <HAL_RCC_OscConfig+0xbc>
 80044d6:	4b72      	ldr	r3, [pc, #456]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a71      	ldr	r2, [pc, #452]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	4b6f      	ldr	r3, [pc, #444]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a6e      	ldr	r2, [pc, #440]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	e00b      	b.n	8004508 <HAL_RCC_OscConfig+0xd4>
 80044f0:	4b6b      	ldr	r3, [pc, #428]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a6a      	ldr	r2, [pc, #424]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	4b68      	ldr	r3, [pc, #416]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a67      	ldr	r2, [pc, #412]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004506:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d013      	beq.n	8004538 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004510:	f7fe f82c 	bl	800256c <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004518:	f7fe f828 	bl	800256c <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b64      	cmp	r3, #100	@ 0x64
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e200      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452a:	4b5d      	ldr	r3, [pc, #372]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0f0      	beq.n	8004518 <HAL_RCC_OscConfig+0xe4>
 8004536:	e014      	b.n	8004562 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004538:	f7fe f818 	bl	800256c <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004540:	f7fe f814 	bl	800256c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b64      	cmp	r3, #100	@ 0x64
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e1ec      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004552:	4b53      	ldr	r3, [pc, #332]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x10c>
 800455e:	e000      	b.n	8004562 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d063      	beq.n	8004636 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800456e:	4b4c      	ldr	r3, [pc, #304]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 030c 	and.w	r3, r3, #12
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00b      	beq.n	8004592 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800457a:	4b49      	ldr	r3, [pc, #292]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	2b08      	cmp	r3, #8
 8004584:	d11c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x18c>
 8004586:	4b46      	ldr	r3, [pc, #280]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d116      	bne.n	80045c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004592:	4b43      	ldr	r3, [pc, #268]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d005      	beq.n	80045aa <HAL_RCC_OscConfig+0x176>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d001      	beq.n	80045aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e1c0      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045aa:	4b3d      	ldr	r3, [pc, #244]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	4939      	ldr	r1, [pc, #228]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045be:	e03a      	b.n	8004636 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d020      	beq.n	800460a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045c8:	4b36      	ldr	r3, [pc, #216]	@ (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045ca:	2201      	movs	r2, #1
 80045cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ce:	f7fd ffcd 	bl	800256c <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d4:	e008      	b.n	80045e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045d6:	f7fd ffc9 	bl	800256c <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d901      	bls.n	80045e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e1a1      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e8:	4b2d      	ldr	r3, [pc, #180]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0f0      	beq.n	80045d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045f4:	4b2a      	ldr	r3, [pc, #168]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	00db      	lsls	r3, r3, #3
 8004602:	4927      	ldr	r1, [pc, #156]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004604:	4313      	orrs	r3, r2
 8004606:	600b      	str	r3, [r1, #0]
 8004608:	e015      	b.n	8004636 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800460a:	4b26      	ldr	r3, [pc, #152]	@ (80046a4 <HAL_RCC_OscConfig+0x270>)
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004610:	f7fd ffac 	bl	800256c <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004618:	f7fd ffa8 	bl	800256c <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e180      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462a:	4b1d      	ldr	r3, [pc, #116]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f0      	bne.n	8004618 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b00      	cmp	r3, #0
 8004640:	d03a      	beq.n	80046b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d019      	beq.n	800467e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800464a:	4b17      	ldr	r3, [pc, #92]	@ (80046a8 <HAL_RCC_OscConfig+0x274>)
 800464c:	2201      	movs	r2, #1
 800464e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004650:	f7fd ff8c 	bl	800256c <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004658:	f7fd ff88 	bl	800256c <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e160      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800466a:	4b0d      	ldr	r3, [pc, #52]	@ (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800466c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0f0      	beq.n	8004658 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004676:	2001      	movs	r0, #1
 8004678:	f000 face 	bl	8004c18 <RCC_Delay>
 800467c:	e01c      	b.n	80046b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800467e:	4b0a      	ldr	r3, [pc, #40]	@ (80046a8 <HAL_RCC_OscConfig+0x274>)
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004684:	f7fd ff72 	bl	800256c <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800468a:	e00f      	b.n	80046ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800468c:	f7fd ff6e 	bl	800256c <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d908      	bls.n	80046ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e146      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
 800469e:	bf00      	nop
 80046a0:	40021000 	.word	0x40021000
 80046a4:	42420000 	.word	0x42420000
 80046a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046ac:	4b92      	ldr	r3, [pc, #584]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e9      	bne.n	800468c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0304 	and.w	r3, r3, #4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80a6 	beq.w	8004812 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046c6:	2300      	movs	r3, #0
 80046c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ca:	4b8b      	ldr	r3, [pc, #556]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046cc:	69db      	ldr	r3, [r3, #28]
 80046ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10d      	bne.n	80046f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d6:	4b88      	ldr	r3, [pc, #544]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	4a87      	ldr	r2, [pc, #540]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e0:	61d3      	str	r3, [r2, #28]
 80046e2:	4b85      	ldr	r3, [pc, #532]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ee:	2301      	movs	r3, #1
 80046f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f2:	4b82      	ldr	r3, [pc, #520]	@ (80048fc <HAL_RCC_OscConfig+0x4c8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d118      	bne.n	8004730 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046fe:	4b7f      	ldr	r3, [pc, #508]	@ (80048fc <HAL_RCC_OscConfig+0x4c8>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a7e      	ldr	r2, [pc, #504]	@ (80048fc <HAL_RCC_OscConfig+0x4c8>)
 8004704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800470a:	f7fd ff2f 	bl	800256c <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004712:	f7fd ff2b 	bl	800256c <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b64      	cmp	r3, #100	@ 0x64
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e103      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004724:	4b75      	ldr	r3, [pc, #468]	@ (80048fc <HAL_RCC_OscConfig+0x4c8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d106      	bne.n	8004746 <HAL_RCC_OscConfig+0x312>
 8004738:	4b6f      	ldr	r3, [pc, #444]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	4a6e      	ldr	r2, [pc, #440]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6213      	str	r3, [r2, #32]
 8004744:	e02d      	b.n	80047a2 <HAL_RCC_OscConfig+0x36e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10c      	bne.n	8004768 <HAL_RCC_OscConfig+0x334>
 800474e:	4b6a      	ldr	r3, [pc, #424]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	4a69      	ldr	r2, [pc, #420]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004754:	f023 0301 	bic.w	r3, r3, #1
 8004758:	6213      	str	r3, [r2, #32]
 800475a:	4b67      	ldr	r3, [pc, #412]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	4a66      	ldr	r2, [pc, #408]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004760:	f023 0304 	bic.w	r3, r3, #4
 8004764:	6213      	str	r3, [r2, #32]
 8004766:	e01c      	b.n	80047a2 <HAL_RCC_OscConfig+0x36e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	2b05      	cmp	r3, #5
 800476e:	d10c      	bne.n	800478a <HAL_RCC_OscConfig+0x356>
 8004770:	4b61      	ldr	r3, [pc, #388]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	4a60      	ldr	r2, [pc, #384]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004776:	f043 0304 	orr.w	r3, r3, #4
 800477a:	6213      	str	r3, [r2, #32]
 800477c:	4b5e      	ldr	r3, [pc, #376]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	4a5d      	ldr	r2, [pc, #372]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004782:	f043 0301 	orr.w	r3, r3, #1
 8004786:	6213      	str	r3, [r2, #32]
 8004788:	e00b      	b.n	80047a2 <HAL_RCC_OscConfig+0x36e>
 800478a:	4b5b      	ldr	r3, [pc, #364]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	4a5a      	ldr	r2, [pc, #360]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004790:	f023 0301 	bic.w	r3, r3, #1
 8004794:	6213      	str	r3, [r2, #32]
 8004796:	4b58      	ldr	r3, [pc, #352]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	4a57      	ldr	r2, [pc, #348]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800479c:	f023 0304 	bic.w	r3, r3, #4
 80047a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d015      	beq.n	80047d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047aa:	f7fd fedf 	bl	800256c <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047b0:	e00a      	b.n	80047c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b2:	f7fd fedb 	bl	800256c <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e0b1      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c8:	4b4b      	ldr	r3, [pc, #300]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0ee      	beq.n	80047b2 <HAL_RCC_OscConfig+0x37e>
 80047d4:	e014      	b.n	8004800 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d6:	f7fd fec9 	bl	800256c <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047dc:	e00a      	b.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047de:	f7fd fec5 	bl	800256c <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e09b      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f4:	4b40      	ldr	r3, [pc, #256]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1ee      	bne.n	80047de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004800:	7dfb      	ldrb	r3, [r7, #23]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d105      	bne.n	8004812 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004806:	4b3c      	ldr	r3, [pc, #240]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004808:	69db      	ldr	r3, [r3, #28]
 800480a:	4a3b      	ldr	r2, [pc, #236]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800480c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004810:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	2b00      	cmp	r3, #0
 8004818:	f000 8087 	beq.w	800492a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800481c:	4b36      	ldr	r3, [pc, #216]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f003 030c 	and.w	r3, r3, #12
 8004824:	2b08      	cmp	r3, #8
 8004826:	d061      	beq.n	80048ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	2b02      	cmp	r3, #2
 800482e:	d146      	bne.n	80048be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004830:	4b33      	ldr	r3, [pc, #204]	@ (8004900 <HAL_RCC_OscConfig+0x4cc>)
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004836:	f7fd fe99 	bl	800256c <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483e:	f7fd fe95 	bl	800256c <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e06d      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004850:	4b29      	ldr	r3, [pc, #164]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1f0      	bne.n	800483e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004864:	d108      	bne.n	8004878 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004866:	4b24      	ldr	r3, [pc, #144]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	4921      	ldr	r1, [pc, #132]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004874:	4313      	orrs	r3, r2
 8004876:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004878:	4b1f      	ldr	r3, [pc, #124]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a19      	ldr	r1, [r3, #32]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004888:	430b      	orrs	r3, r1
 800488a:	491b      	ldr	r1, [pc, #108]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800488c:	4313      	orrs	r3, r2
 800488e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004890:	4b1b      	ldr	r3, [pc, #108]	@ (8004900 <HAL_RCC_OscConfig+0x4cc>)
 8004892:	2201      	movs	r2, #1
 8004894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004896:	f7fd fe69 	bl	800256c <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800489c:	e008      	b.n	80048b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489e:	f7fd fe65 	bl	800256c <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e03d      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048b0:	4b11      	ldr	r3, [pc, #68]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0f0      	beq.n	800489e <HAL_RCC_OscConfig+0x46a>
 80048bc:	e035      	b.n	800492a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048be:	4b10      	ldr	r3, [pc, #64]	@ (8004900 <HAL_RCC_OscConfig+0x4cc>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c4:	f7fd fe52 	bl	800256c <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048cc:	f7fd fe4e 	bl	800256c <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e026      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048de:	4b06      	ldr	r3, [pc, #24]	@ (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1f0      	bne.n	80048cc <HAL_RCC_OscConfig+0x498>
 80048ea:	e01e      	b.n	800492a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d107      	bne.n	8004904 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e019      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40007000 	.word	0x40007000
 8004900:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004904:	4b0b      	ldr	r3, [pc, #44]	@ (8004934 <HAL_RCC_OscConfig+0x500>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	429a      	cmp	r2, r3
 8004916:	d106      	bne.n	8004926 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004922:	429a      	cmp	r2, r3
 8004924:	d001      	beq.n	800492a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	40021000 	.word	0x40021000

08004938 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e0d0      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800494c:	4b6a      	ldr	r3, [pc, #424]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0307 	and.w	r3, r3, #7
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d910      	bls.n	800497c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495a:	4b67      	ldr	r3, [pc, #412]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f023 0207 	bic.w	r2, r3, #7
 8004962:	4965      	ldr	r1, [pc, #404]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	4313      	orrs	r3, r2
 8004968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800496a:	4b63      	ldr	r3, [pc, #396]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0b8      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d020      	beq.n	80049ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004994:	4b59      	ldr	r3, [pc, #356]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	4a58      	ldr	r2, [pc, #352]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 800499a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800499e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d005      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049ac:	4b53      	ldr	r3, [pc, #332]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	4a52      	ldr	r2, [pc, #328]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049b2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80049b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b8:	4b50      	ldr	r3, [pc, #320]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	494d      	ldr	r1, [pc, #308]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d040      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049de:	4b47      	ldr	r3, [pc, #284]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d115      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e07f      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d107      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f6:	4b41      	ldr	r3, [pc, #260]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d109      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e073      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a06:	4b3d      	ldr	r3, [pc, #244]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e06b      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a16:	4b39      	ldr	r3, [pc, #228]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f023 0203 	bic.w	r2, r3, #3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	4936      	ldr	r1, [pc, #216]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a28:	f7fd fda0 	bl	800256c <HAL_GetTick>
 8004a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2e:	e00a      	b.n	8004a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a30:	f7fd fd9c 	bl	800256c <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e053      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a46:	4b2d      	ldr	r3, [pc, #180]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f003 020c 	and.w	r2, r3, #12
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d1eb      	bne.n	8004a30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a58:	4b27      	ldr	r3, [pc, #156]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0307 	and.w	r3, r3, #7
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d210      	bcs.n	8004a88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a66:	4b24      	ldr	r3, [pc, #144]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f023 0207 	bic.w	r2, r3, #7
 8004a6e:	4922      	ldr	r1, [pc, #136]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a76:	4b20      	ldr	r3, [pc, #128]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d001      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e032      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d008      	beq.n	8004aa6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a94:	4b19      	ldr	r3, [pc, #100]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	4916      	ldr	r1, [pc, #88]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0308 	and.w	r3, r3, #8
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d009      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ab2:	4b12      	ldr	r3, [pc, #72]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	490e      	ldr	r1, [pc, #56]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ac6:	f000 f821 	bl	8004b0c <HAL_RCC_GetSysClockFreq>
 8004aca:	4602      	mov	r2, r0
 8004acc:	4b0b      	ldr	r3, [pc, #44]	@ (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	091b      	lsrs	r3, r3, #4
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	490a      	ldr	r1, [pc, #40]	@ (8004b00 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad8:	5ccb      	ldrb	r3, [r1, r3]
 8004ada:	fa22 f303 	lsr.w	r3, r2, r3
 8004ade:	4a09      	ldr	r2, [pc, #36]	@ (8004b04 <HAL_RCC_ClockConfig+0x1cc>)
 8004ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ae2:	4b09      	ldr	r3, [pc, #36]	@ (8004b08 <HAL_RCC_ClockConfig+0x1d0>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fd fcfe 	bl	80024e8 <HAL_InitTick>

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40022000 	.word	0x40022000
 8004afc:	40021000 	.word	0x40021000
 8004b00:	080066ec 	.word	0x080066ec
 8004b04:	20000030 	.word	0x20000030
 8004b08:	20000034 	.word	0x20000034

08004b0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	2300      	movs	r3, #0
 8004b18:	60bb      	str	r3, [r7, #8]
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	617b      	str	r3, [r7, #20]
 8004b1e:	2300      	movs	r3, #0
 8004b20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b26:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f003 030c 	and.w	r3, r3, #12
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d002      	beq.n	8004b3c <HAL_RCC_GetSysClockFreq+0x30>
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d003      	beq.n	8004b42 <HAL_RCC_GetSysClockFreq+0x36>
 8004b3a:	e027      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b3c:	4b19      	ldr	r3, [pc, #100]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b3e:	613b      	str	r3, [r7, #16]
      break;
 8004b40:	e027      	b.n	8004b92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	0c9b      	lsrs	r3, r3, #18
 8004b46:	f003 030f 	and.w	r3, r3, #15
 8004b4a:	4a17      	ldr	r2, [pc, #92]	@ (8004ba8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b4c:	5cd3      	ldrb	r3, [r2, r3]
 8004b4e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d010      	beq.n	8004b7c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b5a:	4b11      	ldr	r3, [pc, #68]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	0c5b      	lsrs	r3, r3, #17
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	4a11      	ldr	r2, [pc, #68]	@ (8004bac <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b66:	5cd3      	ldrb	r3, [r2, r3]
 8004b68:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b6e:	fb03 f202 	mul.w	r2, r3, r2
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b78:	617b      	str	r3, [r7, #20]
 8004b7a:	e004      	b.n	8004b86 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8004bb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b80:	fb02 f303 	mul.w	r3, r2, r3
 8004b84:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	613b      	str	r3, [r7, #16]
      break;
 8004b8a:	e002      	b.n	8004b92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b8c:	4b05      	ldr	r3, [pc, #20]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b8e:	613b      	str	r3, [r7, #16]
      break;
 8004b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b92:	693b      	ldr	r3, [r7, #16]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	007a1200 	.word	0x007a1200
 8004ba8:	08006704 	.word	0x08006704
 8004bac:	08006714 	.word	0x08006714
 8004bb0:	003d0900 	.word	0x003d0900

08004bb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bb8:	4b02      	ldr	r3, [pc, #8]	@ (8004bc4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bba:	681b      	ldr	r3, [r3, #0]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bc80      	pop	{r7}
 8004bc2:	4770      	bx	lr
 8004bc4:	20000030 	.word	0x20000030

08004bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bcc:	f7ff fff2 	bl	8004bb4 <HAL_RCC_GetHCLKFreq>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	4b05      	ldr	r3, [pc, #20]	@ (8004be8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	0a1b      	lsrs	r3, r3, #8
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	4903      	ldr	r1, [pc, #12]	@ (8004bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bde:	5ccb      	ldrb	r3, [r1, r3]
 8004be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40021000 	.word	0x40021000
 8004bec:	080066fc 	.word	0x080066fc

08004bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bf4:	f7ff ffde 	bl	8004bb4 <HAL_RCC_GetHCLKFreq>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	4b05      	ldr	r3, [pc, #20]	@ (8004c10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	0adb      	lsrs	r3, r3, #11
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	4903      	ldr	r1, [pc, #12]	@ (8004c14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c06:	5ccb      	ldrb	r3, [r1, r3]
 8004c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40021000 	.word	0x40021000
 8004c14:	080066fc 	.word	0x080066fc

08004c18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c20:	4b0a      	ldr	r3, [pc, #40]	@ (8004c4c <RCC_Delay+0x34>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a0a      	ldr	r2, [pc, #40]	@ (8004c50 <RCC_Delay+0x38>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	0a5b      	lsrs	r3, r3, #9
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	fb02 f303 	mul.w	r3, r2, r3
 8004c32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c34:	bf00      	nop
  }
  while (Delay --);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	1e5a      	subs	r2, r3, #1
 8004c3a:	60fa      	str	r2, [r7, #12]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1f9      	bne.n	8004c34 <RCC_Delay+0x1c>
}
 8004c40:	bf00      	nop
 8004c42:	bf00      	nop
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr
 8004c4c:	20000030 	.word	0x20000030
 8004c50:	10624dd3 	.word	0x10624dd3

08004c54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	613b      	str	r3, [r7, #16]
 8004c60:	2300      	movs	r3, #0
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d07d      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004c70:	2300      	movs	r3, #0
 8004c72:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c74:	4b4f      	ldr	r3, [pc, #316]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c76:	69db      	ldr	r3, [r3, #28]
 8004c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d10d      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c80:	4b4c      	ldr	r3, [pc, #304]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c82:	69db      	ldr	r3, [r3, #28]
 8004c84:	4a4b      	ldr	r2, [pc, #300]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c8a:	61d3      	str	r3, [r2, #28]
 8004c8c:	4b49      	ldr	r3, [pc, #292]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c8e:	69db      	ldr	r3, [r3, #28]
 8004c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c94:	60bb      	str	r3, [r7, #8]
 8004c96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9c:	4b46      	ldr	r3, [pc, #280]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d118      	bne.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ca8:	4b43      	ldr	r3, [pc, #268]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a42      	ldr	r2, [pc, #264]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cb4:	f7fd fc5a 	bl	800256c <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cba:	e008      	b.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cbc:	f7fd fc56 	bl	800256c <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b64      	cmp	r3, #100	@ 0x64
 8004cc8:	d901      	bls.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e06d      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cce:	4b3a      	ldr	r3, [pc, #232]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f0      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004cda:	4b36      	ldr	r3, [pc, #216]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ce2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d02e      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d027      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d00:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d02:	4b2e      	ldr	r3, [pc, #184]	@ (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d04:	2201      	movs	r2, #1
 8004d06:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d08:	4b2c      	ldr	r3, [pc, #176]	@ (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d0e:	4a29      	ldr	r2, [pc, #164]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d014      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1e:	f7fd fc25 	bl	800256c <HAL_GetTick>
 8004d22:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d24:	e00a      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d26:	f7fd fc21 	bl	800256c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d901      	bls.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e036      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0ee      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d48:	4b1a      	ldr	r3, [pc, #104]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	4917      	ldr	r1, [pc, #92]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d5a:	7dfb      	ldrb	r3, [r7, #23]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d105      	bne.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d60:	4b14      	ldr	r3, [pc, #80]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d62:	69db      	ldr	r3, [r3, #28]
 8004d64:	4a13      	ldr	r2, [pc, #76]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d008      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d78:	4b0e      	ldr	r3, [pc, #56]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	490b      	ldr	r1, [pc, #44]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0310 	and.w	r3, r3, #16
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d008      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d96:	4b07      	ldr	r3, [pc, #28]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	4904      	ldr	r1, [pc, #16]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	40021000 	.word	0x40021000
 8004db8:	40007000 	.word	0x40007000
 8004dbc:	42420440 	.word	0x42420440

08004dc0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b088      	sub	sp, #32
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	2300      	movs	r3, #0
 8004dce:	61fb      	str	r3, [r7, #28]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	2300      	movs	r3, #0
 8004dda:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b10      	cmp	r3, #16
 8004de0:	d00a      	beq.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b10      	cmp	r3, #16
 8004de6:	f200 808a 	bhi.w	8004efe <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d045      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d075      	beq.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004df6:	e082      	b.n	8004efe <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004df8:	4b46      	ldr	r3, [pc, #280]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004dfe:	4b45      	ldr	r3, [pc, #276]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d07b      	beq.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	0c9b      	lsrs	r3, r3, #18
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	4a41      	ldr	r2, [pc, #260]	@ (8004f18 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004e14:	5cd3      	ldrb	r3, [r2, r3]
 8004e16:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d015      	beq.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e22:	4b3c      	ldr	r3, [pc, #240]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	0c5b      	lsrs	r3, r3, #17
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	4a3b      	ldr	r2, [pc, #236]	@ (8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004e2e:	5cd3      	ldrb	r3, [r2, r3]
 8004e30:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00d      	beq.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004e3c:	4a38      	ldr	r2, [pc, #224]	@ (8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	fb02 f303 	mul.w	r3, r2, r3
 8004e4a:	61fb      	str	r3, [r7, #28]
 8004e4c:	e004      	b.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	4a34      	ldr	r2, [pc, #208]	@ (8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
 8004e56:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004e58:	4b2e      	ldr	r3, [pc, #184]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e64:	d102      	bne.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	61bb      	str	r3, [r7, #24]
      break;
 8004e6a:	e04a      	b.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	4a2d      	ldr	r2, [pc, #180]	@ (8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	085b      	lsrs	r3, r3, #1
 8004e78:	61bb      	str	r3, [r7, #24]
      break;
 8004e7a:	e042      	b.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004e7c:	4b25      	ldr	r3, [pc, #148]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e8c:	d108      	bne.n	8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004e98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e9c:	61bb      	str	r3, [r7, #24]
 8004e9e:	e01f      	b.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ea6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eaa:	d109      	bne.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004eac:	4b19      	ldr	r3, [pc, #100]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004eb8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004ebc:	61bb      	str	r3, [r7, #24]
 8004ebe:	e00f      	b.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ec6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eca:	d11c      	bne.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004ecc:	4b11      	ldr	r3, [pc, #68]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d016      	beq.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004ed8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004edc:	61bb      	str	r3, [r7, #24]
      break;
 8004ede:	e012      	b.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004ee0:	e011      	b.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004ee2:	f7ff fe85 	bl	8004bf0 <HAL_RCC_GetPCLK2Freq>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	0b9b      	lsrs	r3, r3, #14
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efa:	61bb      	str	r3, [r7, #24]
      break;
 8004efc:	e004      	b.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004efe:	bf00      	nop
 8004f00:	e002      	b.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004f02:	bf00      	nop
 8004f04:	e000      	b.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004f06:	bf00      	nop
    }
  }
  return (frequency);
 8004f08:	69bb      	ldr	r3, [r7, #24]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3720      	adds	r7, #32
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	40021000 	.word	0x40021000
 8004f18:	08006718 	.word	0x08006718
 8004f1c:	08006728 	.word	0x08006728
 8004f20:	007a1200 	.word	0x007a1200
 8004f24:	003d0900 	.word	0x003d0900
 8004f28:	aaaaaaab 	.word	0xaaaaaaab

08004f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e041      	b.n	8004fc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fd f9e0 	bl	8002318 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3304      	adds	r3, #4
 8004f68:	4619      	mov	r1, r3
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	f000 fa12 	bl	8005394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b084      	sub	sp, #16
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d020      	beq.n	800502e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d01b      	beq.n	800502e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f06f 0202 	mvn.w	r2, #2
 8004ffe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	f003 0303 	and.w	r3, r3, #3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d003      	beq.n	800501c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f9a1 	bl	800535c <HAL_TIM_IC_CaptureCallback>
 800501a:	e005      	b.n	8005028 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f994 	bl	800534a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f9a3 	bl	800536e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b00      	cmp	r3, #0
 8005036:	d020      	beq.n	800507a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f003 0304 	and.w	r3, r3, #4
 800503e:	2b00      	cmp	r3, #0
 8005040:	d01b      	beq.n	800507a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f06f 0204 	mvn.w	r2, #4
 800504a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f97b 	bl	800535c <HAL_TIM_IC_CaptureCallback>
 8005066:	e005      	b.n	8005074 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f96e 	bl	800534a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f97d 	bl	800536e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	f003 0308 	and.w	r3, r3, #8
 8005080:	2b00      	cmp	r3, #0
 8005082:	d020      	beq.n	80050c6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d01b      	beq.n	80050c6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f06f 0208 	mvn.w	r2, #8
 8005096:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2204      	movs	r2, #4
 800509c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 f955 	bl	800535c <HAL_TIM_IC_CaptureCallback>
 80050b2:	e005      	b.n	80050c0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f948 	bl	800534a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f957 	bl	800536e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	f003 0310 	and.w	r3, r3, #16
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d020      	beq.n	8005112 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 0310 	and.w	r3, r3, #16
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d01b      	beq.n	8005112 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f06f 0210 	mvn.w	r2, #16
 80050e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2208      	movs	r2, #8
 80050e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69db      	ldr	r3, [r3, #28]
 80050f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f000 f92f 	bl	800535c <HAL_TIM_IC_CaptureCallback>
 80050fe:	e005      	b.n	800510c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f922 	bl	800534a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f931 	bl	800536e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00c      	beq.n	8005136 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d007      	beq.n	8005136 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f06f 0201 	mvn.w	r2, #1
 800512e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 f901 	bl	8005338 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00c      	beq.n	800515a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 fa88 	bl	800566a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00c      	beq.n	800517e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f901 	bl	8005380 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f003 0320 	and.w	r3, r3, #32
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00c      	beq.n	80051a2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f003 0320 	and.w	r3, r3, #32
 800518e:	2b00      	cmp	r3, #0
 8005190:	d007      	beq.n	80051a2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f06f 0220 	mvn.w	r2, #32
 800519a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 fa5b 	bl	8005658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051a2:	bf00      	nop
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b084      	sub	sp, #16
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
 80051b2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051b4:	2300      	movs	r3, #0
 80051b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d101      	bne.n	80051c6 <HAL_TIM_ConfigClockSource+0x1c>
 80051c2:	2302      	movs	r3, #2
 80051c4:	e0b4      	b.n	8005330 <HAL_TIM_ConfigClockSource+0x186>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2202      	movs	r2, #2
 80051d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051e4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051fe:	d03e      	beq.n	800527e <HAL_TIM_ConfigClockSource+0xd4>
 8005200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005204:	f200 8087 	bhi.w	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 8005208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800520c:	f000 8086 	beq.w	800531c <HAL_TIM_ConfigClockSource+0x172>
 8005210:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005214:	d87f      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 8005216:	2b70      	cmp	r3, #112	@ 0x70
 8005218:	d01a      	beq.n	8005250 <HAL_TIM_ConfigClockSource+0xa6>
 800521a:	2b70      	cmp	r3, #112	@ 0x70
 800521c:	d87b      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 800521e:	2b60      	cmp	r3, #96	@ 0x60
 8005220:	d050      	beq.n	80052c4 <HAL_TIM_ConfigClockSource+0x11a>
 8005222:	2b60      	cmp	r3, #96	@ 0x60
 8005224:	d877      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 8005226:	2b50      	cmp	r3, #80	@ 0x50
 8005228:	d03c      	beq.n	80052a4 <HAL_TIM_ConfigClockSource+0xfa>
 800522a:	2b50      	cmp	r3, #80	@ 0x50
 800522c:	d873      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d058      	beq.n	80052e4 <HAL_TIM_ConfigClockSource+0x13a>
 8005232:	2b40      	cmp	r3, #64	@ 0x40
 8005234:	d86f      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 8005236:	2b30      	cmp	r3, #48	@ 0x30
 8005238:	d064      	beq.n	8005304 <HAL_TIM_ConfigClockSource+0x15a>
 800523a:	2b30      	cmp	r3, #48	@ 0x30
 800523c:	d86b      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 800523e:	2b20      	cmp	r3, #32
 8005240:	d060      	beq.n	8005304 <HAL_TIM_ConfigClockSource+0x15a>
 8005242:	2b20      	cmp	r3, #32
 8005244:	d867      	bhi.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d05c      	beq.n	8005304 <HAL_TIM_ConfigClockSource+0x15a>
 800524a:	2b10      	cmp	r3, #16
 800524c:	d05a      	beq.n	8005304 <HAL_TIM_ConfigClockSource+0x15a>
 800524e:	e062      	b.n	8005316 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005260:	f000 f97d 	bl	800555e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005272:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	609a      	str	r2, [r3, #8]
      break;
 800527c:	e04f      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800528e:	f000 f966 	bl	800555e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052a0:	609a      	str	r2, [r3, #8]
      break;
 80052a2:	e03c      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b0:	461a      	mov	r2, r3
 80052b2:	f000 f8dd 	bl	8005470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2150      	movs	r1, #80	@ 0x50
 80052bc:	4618      	mov	r0, r3
 80052be:	f000 f934 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 80052c2:	e02c      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052d0:	461a      	mov	r2, r3
 80052d2:	f000 f8fb 	bl	80054cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2160      	movs	r1, #96	@ 0x60
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 f924 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 80052e2:	e01c      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052f0:	461a      	mov	r2, r3
 80052f2:	f000 f8bd 	bl	8005470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2140      	movs	r1, #64	@ 0x40
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 f914 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 8005302:	e00c      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4619      	mov	r1, r3
 800530e:	4610      	mov	r0, r2
 8005310:	f000 f90b 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 8005314:	e003      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	73fb      	strb	r3, [r7, #15]
      break;
 800531a:	e000      	b.n	800531e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800531c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800532e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	bc80      	pop	{r7}
 8005348:	4770      	bx	lr

0800534a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	bc80      	pop	{r7}
 800535a:	4770      	bx	lr

0800535c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	bc80      	pop	{r7}
 800536c:	4770      	bx	lr

0800536e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800536e:	b480      	push	{r7}
 8005370:	b083      	sub	sp, #12
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	bc80      	pop	{r7}
 800537e:	4770      	bx	lr

08005380 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	bc80      	pop	{r7}
 8005390:	4770      	bx	lr
	...

08005394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005464 <TIM_Base_SetConfig+0xd0>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d00b      	beq.n	80053c4 <TIM_Base_SetConfig+0x30>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053b2:	d007      	beq.n	80053c4 <TIM_Base_SetConfig+0x30>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a2c      	ldr	r2, [pc, #176]	@ (8005468 <TIM_Base_SetConfig+0xd4>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d003      	beq.n	80053c4 <TIM_Base_SetConfig+0x30>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a2b      	ldr	r2, [pc, #172]	@ (800546c <TIM_Base_SetConfig+0xd8>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d108      	bne.n	80053d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a22      	ldr	r2, [pc, #136]	@ (8005464 <TIM_Base_SetConfig+0xd0>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00b      	beq.n	80053f6 <TIM_Base_SetConfig+0x62>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e4:	d007      	beq.n	80053f6 <TIM_Base_SetConfig+0x62>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a1f      	ldr	r2, [pc, #124]	@ (8005468 <TIM_Base_SetConfig+0xd4>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d003      	beq.n	80053f6 <TIM_Base_SetConfig+0x62>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a1e      	ldr	r2, [pc, #120]	@ (800546c <TIM_Base_SetConfig+0xd8>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d108      	bne.n	8005408 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a0d      	ldr	r2, [pc, #52]	@ (8005464 <TIM_Base_SetConfig+0xd0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d103      	bne.n	800543c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	691a      	ldr	r2, [r3, #16]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d005      	beq.n	800545a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f023 0201 	bic.w	r2, r3, #1
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	611a      	str	r2, [r3, #16]
  }
}
 800545a:	bf00      	nop
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr
 8005464:	40012c00 	.word	0x40012c00
 8005468:	40000400 	.word	0x40000400
 800546c:	40000800 	.word	0x40000800

08005470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005470:	b480      	push	{r7}
 8005472:	b087      	sub	sp, #28
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	f023 0201 	bic.w	r2, r3, #1
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800549a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	011b      	lsls	r3, r3, #4
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f023 030a 	bic.w	r3, r3, #10
 80054ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr

080054cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	f023 0210 	bic.w	r2, r3, #16
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	031b      	lsls	r3, r3, #12
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	4313      	orrs	r3, r2
 8005500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005508:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	621a      	str	r2, [r3, #32]
}
 8005520:	bf00      	nop
 8005522:	371c      	adds	r7, #28
 8005524:	46bd      	mov	sp, r7
 8005526:	bc80      	pop	{r7}
 8005528:	4770      	bx	lr

0800552a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800552a:	b480      	push	{r7}
 800552c:	b085      	sub	sp, #20
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
 8005532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005540:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	4313      	orrs	r3, r2
 8005548:	f043 0307 	orr.w	r3, r3, #7
 800554c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	609a      	str	r2, [r3, #8]
}
 8005554:	bf00      	nop
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	bc80      	pop	{r7}
 800555c:	4770      	bx	lr

0800555e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800555e:	b480      	push	{r7}
 8005560:	b087      	sub	sp, #28
 8005562:	af00      	add	r7, sp, #0
 8005564:	60f8      	str	r0, [r7, #12]
 8005566:	60b9      	str	r1, [r7, #8]
 8005568:	607a      	str	r2, [r7, #4]
 800556a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005578:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	021a      	lsls	r2, r3, #8
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	431a      	orrs	r2, r3
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	4313      	orrs	r3, r2
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	609a      	str	r2, [r3, #8]
}
 8005592:	bf00      	nop
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	bc80      	pop	{r7}
 800559a:	4770      	bx	lr

0800559c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d101      	bne.n	80055b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055b0:	2302      	movs	r3, #2
 80055b2:	e046      	b.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a16      	ldr	r2, [pc, #88]	@ (800564c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d00e      	beq.n	8005616 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005600:	d009      	beq.n	8005616 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a12      	ldr	r2, [pc, #72]	@ (8005650 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d004      	beq.n	8005616 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a10      	ldr	r2, [pc, #64]	@ (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d10c      	bne.n	8005630 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800561c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	4313      	orrs	r3, r2
 8005626:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68ba      	ldr	r2, [r7, #8]
 800562e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr
 800564c:	40012c00 	.word	0x40012c00
 8005650:	40000400 	.word	0x40000400
 8005654:	40000800 	.word	0x40000800

08005658 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	bc80      	pop	{r7}
 8005668:	4770      	bx	lr

0800566a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800566a:	b480      	push	{r7}
 800566c:	b083      	sub	sp, #12
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005672:	bf00      	nop
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr

0800567c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e042      	b.n	8005714 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d106      	bne.n	80056a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7fc fe5c 	bl	8002360 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2224      	movs	r2, #36	@ 0x24
 80056ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fa09 	bl	8005ad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691a      	ldr	r2, [r3, #16]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695a      	ldr	r2, [r3, #20]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68da      	ldr	r2, [r3, #12]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2220      	movs	r2, #32
 8005708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08a      	sub	sp, #40	@ 0x28
 8005720:	af02      	add	r7, sp, #8
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	603b      	str	r3, [r7, #0]
 8005728:	4613      	mov	r3, r2
 800572a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b20      	cmp	r3, #32
 800573a:	d175      	bne.n	8005828 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d002      	beq.n	8005748 <HAL_UART_Transmit+0x2c>
 8005742:	88fb      	ldrh	r3, [r7, #6]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e06e      	b.n	800582a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2221      	movs	r2, #33	@ 0x21
 8005756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800575a:	f7fc ff07 	bl	800256c <HAL_GetTick>
 800575e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	88fa      	ldrh	r2, [r7, #6]
 8005764:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	88fa      	ldrh	r2, [r7, #6]
 800576a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005774:	d108      	bne.n	8005788 <HAL_UART_Transmit+0x6c>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d104      	bne.n	8005788 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800577e:	2300      	movs	r3, #0
 8005780:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	61bb      	str	r3, [r7, #24]
 8005786:	e003      	b.n	8005790 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800578c:	2300      	movs	r3, #0
 800578e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005790:	e02e      	b.n	80057f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	9300      	str	r3, [sp, #0]
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2200      	movs	r2, #0
 800579a:	2180      	movs	r1, #128	@ 0x80
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f8df 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d005      	beq.n	80057b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e03a      	b.n	800582a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10b      	bne.n	80057d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	881b      	ldrh	r3, [r3, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	3302      	adds	r3, #2
 80057ce:	61bb      	str	r3, [r7, #24]
 80057d0:	e007      	b.n	80057e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	781a      	ldrb	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	3301      	adds	r3, #1
 80057e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1cb      	bne.n	8005792 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2200      	movs	r2, #0
 8005802:	2140      	movs	r1, #64	@ 0x40
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f8ab 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e006      	b.n	800582a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005824:	2300      	movs	r3, #0
 8005826:	e000      	b.n	800582a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005828:	2302      	movs	r3, #2
  }
}
 800582a:	4618      	mov	r0, r3
 800582c:	3720      	adds	r7, #32
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b08a      	sub	sp, #40	@ 0x28
 8005836:	af02      	add	r7, sp, #8
 8005838:	60f8      	str	r0, [r7, #12]
 800583a:	60b9      	str	r1, [r7, #8]
 800583c:	603b      	str	r3, [r7, #0]
 800583e:	4613      	mov	r3, r2
 8005840:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005842:	2300      	movs	r3, #0
 8005844:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b20      	cmp	r3, #32
 8005850:	f040 8081 	bne.w	8005956 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d002      	beq.n	8005860 <HAL_UART_Receive+0x2e>
 800585a:	88fb      	ldrh	r3, [r7, #6]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d101      	bne.n	8005864 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e079      	b.n	8005958 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2222      	movs	r2, #34	@ 0x22
 800586e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005878:	f7fc fe78 	bl	800256c <HAL_GetTick>
 800587c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	88fa      	ldrh	r2, [r7, #6]
 8005882:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	88fa      	ldrh	r2, [r7, #6]
 8005888:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005892:	d108      	bne.n	80058a6 <HAL_UART_Receive+0x74>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d104      	bne.n	80058a6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800589c:	2300      	movs	r3, #0
 800589e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	61bb      	str	r3, [r7, #24]
 80058a4:	e003      	b.n	80058ae <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80058ae:	e047      	b.n	8005940 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2200      	movs	r2, #0
 80058b8:	2120      	movs	r1, #32
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 f850 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d005      	beq.n	80058d2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e042      	b.n	8005958 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10c      	bne.n	80058f2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	b29b      	uxth	r3, r3
 80058e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	3302      	adds	r3, #2
 80058ee:	61bb      	str	r3, [r7, #24]
 80058f0:	e01f      	b.n	8005932 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058fa:	d007      	beq.n	800590c <HAL_UART_Receive+0xda>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10a      	bne.n	800591a <HAL_UART_Receive+0xe8>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d106      	bne.n	800591a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	b2da      	uxtb	r2, r3
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	701a      	strb	r2, [r3, #0]
 8005918:	e008      	b.n	800592c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	b2db      	uxtb	r3, r3
 8005922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005926:	b2da      	uxtb	r2, r3
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	3301      	adds	r3, #1
 8005930:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1b2      	bne.n	80058b0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2220      	movs	r2, #32
 800594e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005952:	2300      	movs	r3, #0
 8005954:	e000      	b.n	8005958 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
  }
}
 8005958:	4618      	mov	r0, r3
 800595a:	3720      	adds	r7, #32
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	603b      	str	r3, [r7, #0]
 800596c:	4613      	mov	r3, r2
 800596e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005970:	e03b      	b.n	80059ea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005972:	6a3b      	ldr	r3, [r7, #32]
 8005974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005978:	d037      	beq.n	80059ea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597a:	f7fc fdf7 	bl	800256c <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	6a3a      	ldr	r2, [r7, #32]
 8005986:	429a      	cmp	r2, r3
 8005988:	d302      	bcc.n	8005990 <UART_WaitOnFlagUntilTimeout+0x30>
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d101      	bne.n	8005994 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e03a      	b.n	8005a0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d023      	beq.n	80059ea <UART_WaitOnFlagUntilTimeout+0x8a>
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b80      	cmp	r3, #128	@ 0x80
 80059a6:	d020      	beq.n	80059ea <UART_WaitOnFlagUntilTimeout+0x8a>
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b40      	cmp	r3, #64	@ 0x40
 80059ac:	d01d      	beq.n	80059ea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0308 	and.w	r3, r3, #8
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d116      	bne.n	80059ea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059bc:	2300      	movs	r3, #0
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	617b      	str	r3, [r7, #20]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	617b      	str	r3, [r7, #20]
 80059d0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 f81d 	bl	8005a12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2208      	movs	r2, #8
 80059dc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e00f      	b.n	8005a0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	4013      	ands	r3, r2
 80059f4:	68ba      	ldr	r2, [r7, #8]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	bf0c      	ite	eq
 80059fa:	2301      	moveq	r3, #1
 80059fc:	2300      	movne	r3, #0
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	461a      	mov	r2, r3
 8005a02:	79fb      	ldrb	r3, [r7, #7]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d0b4      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3718      	adds	r7, #24
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b095      	sub	sp, #84	@ 0x54
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	330c      	adds	r3, #12
 8005a20:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	330c      	adds	r3, #12
 8005a38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a42:	e841 2300 	strex	r3, r2, [r1]
 8005a46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1e5      	bne.n	8005a1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3314      	adds	r3, #20
 8005a54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a56:	6a3b      	ldr	r3, [r7, #32]
 8005a58:	e853 3f00 	ldrex	r3, [r3]
 8005a5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	f023 0301 	bic.w	r3, r3, #1
 8005a64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3314      	adds	r3, #20
 8005a6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a76:	e841 2300 	strex	r3, r2, [r1]
 8005a7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d1e5      	bne.n	8005a4e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d119      	bne.n	8005abe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	330c      	adds	r3, #12
 8005a90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	e853 3f00 	ldrex	r3, [r3]
 8005a98:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	f023 0310 	bic.w	r3, r3, #16
 8005aa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	330c      	adds	r3, #12
 8005aa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aaa:	61ba      	str	r2, [r7, #24]
 8005aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aae:	6979      	ldr	r1, [r7, #20]
 8005ab0:	69ba      	ldr	r2, [r7, #24]
 8005ab2:	e841 2300 	strex	r3, r2, [r1]
 8005ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1e5      	bne.n	8005a8a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005acc:	bf00      	nop
 8005ace:	3754      	adds	r7, #84	@ 0x54
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bc80      	pop	{r7}
 8005ad4:	4770      	bx	lr
	...

08005ad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	689a      	ldr	r2, [r3, #8]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005b12:	f023 030c 	bic.w	r3, r3, #12
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	68b9      	ldr	r1, [r7, #8]
 8005b1c:	430b      	orrs	r3, r1
 8005b1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699a      	ldr	r2, [r3, #24]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8005bec <UART_SetConfig+0x114>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d103      	bne.n	8005b48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005b40:	f7ff f856 	bl	8004bf0 <HAL_RCC_GetPCLK2Freq>
 8005b44:	60f8      	str	r0, [r7, #12]
 8005b46:	e002      	b.n	8005b4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005b48:	f7ff f83e 	bl	8004bc8 <HAL_RCC_GetPCLK1Freq>
 8005b4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4613      	mov	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	009a      	lsls	r2, r3, #2
 8005b58:	441a      	add	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b64:	4a22      	ldr	r2, [pc, #136]	@ (8005bf0 <UART_SetConfig+0x118>)
 8005b66:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	0119      	lsls	r1, r3, #4
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4613      	mov	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	009a      	lsls	r2, r3, #2
 8005b78:	441a      	add	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b84:	4b1a      	ldr	r3, [pc, #104]	@ (8005bf0 <UART_SetConfig+0x118>)
 8005b86:	fba3 0302 	umull	r0, r3, r3, r2
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	2064      	movs	r0, #100	@ 0x64
 8005b8e:	fb00 f303 	mul.w	r3, r0, r3
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	011b      	lsls	r3, r3, #4
 8005b96:	3332      	adds	r3, #50	@ 0x32
 8005b98:	4a15      	ldr	r2, [pc, #84]	@ (8005bf0 <UART_SetConfig+0x118>)
 8005b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b9e:	095b      	lsrs	r3, r3, #5
 8005ba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ba4:	4419      	add	r1, r3
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	009a      	lsls	r2, r3, #2
 8005bb0:	441a      	add	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf0 <UART_SetConfig+0x118>)
 8005bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	2064      	movs	r0, #100	@ 0x64
 8005bc6:	fb00 f303 	mul.w	r3, r0, r3
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	3332      	adds	r3, #50	@ 0x32
 8005bd0:	4a07      	ldr	r2, [pc, #28]	@ (8005bf0 <UART_SetConfig+0x118>)
 8005bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd6:	095b      	lsrs	r3, r3, #5
 8005bd8:	f003 020f 	and.w	r2, r3, #15
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	440a      	add	r2, r1
 8005be2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005be4:	bf00      	nop
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	40013800 	.word	0x40013800
 8005bf0:	51eb851f 	.word	0x51eb851f

08005bf4 <memset>:
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	4402      	add	r2, r0
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d100      	bne.n	8005bfe <memset+0xa>
 8005bfc:	4770      	bx	lr
 8005bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8005c02:	e7f9      	b.n	8005bf8 <memset+0x4>

08005c04 <__errno>:
 8005c04:	4b01      	ldr	r3, [pc, #4]	@ (8005c0c <__errno+0x8>)
 8005c06:	6818      	ldr	r0, [r3, #0]
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	2000003c 	.word	0x2000003c

08005c10 <__libc_init_array>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	2600      	movs	r6, #0
 8005c14:	4d0c      	ldr	r5, [pc, #48]	@ (8005c48 <__libc_init_array+0x38>)
 8005c16:	4c0d      	ldr	r4, [pc, #52]	@ (8005c4c <__libc_init_array+0x3c>)
 8005c18:	1b64      	subs	r4, r4, r5
 8005c1a:	10a4      	asrs	r4, r4, #2
 8005c1c:	42a6      	cmp	r6, r4
 8005c1e:	d109      	bne.n	8005c34 <__libc_init_array+0x24>
 8005c20:	f000 fcbc 	bl	800659c <_init>
 8005c24:	2600      	movs	r6, #0
 8005c26:	4d0a      	ldr	r5, [pc, #40]	@ (8005c50 <__libc_init_array+0x40>)
 8005c28:	4c0a      	ldr	r4, [pc, #40]	@ (8005c54 <__libc_init_array+0x44>)
 8005c2a:	1b64      	subs	r4, r4, r5
 8005c2c:	10a4      	asrs	r4, r4, #2
 8005c2e:	42a6      	cmp	r6, r4
 8005c30:	d105      	bne.n	8005c3e <__libc_init_array+0x2e>
 8005c32:	bd70      	pop	{r4, r5, r6, pc}
 8005c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c38:	4798      	blx	r3
 8005c3a:	3601      	adds	r6, #1
 8005c3c:	e7ee      	b.n	8005c1c <__libc_init_array+0xc>
 8005c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c42:	4798      	blx	r3
 8005c44:	3601      	adds	r6, #1
 8005c46:	e7f2      	b.n	8005c2e <__libc_init_array+0x1e>
 8005c48:	0800676c 	.word	0x0800676c
 8005c4c:	0800676c 	.word	0x0800676c
 8005c50:	0800676c 	.word	0x0800676c
 8005c54:	08006770 	.word	0x08006770

08005c58 <memcpy>:
 8005c58:	440a      	add	r2, r1
 8005c5a:	4291      	cmp	r1, r2
 8005c5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c60:	d100      	bne.n	8005c64 <memcpy+0xc>
 8005c62:	4770      	bx	lr
 8005c64:	b510      	push	{r4, lr}
 8005c66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c6a:	4291      	cmp	r1, r2
 8005c6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c70:	d1f9      	bne.n	8005c66 <memcpy+0xe>
 8005c72:	bd10      	pop	{r4, pc}

08005c74 <acosf>:
 8005c74:	b538      	push	{r3, r4, r5, lr}
 8005c76:	4604      	mov	r4, r0
 8005c78:	f000 f86a 	bl	8005d50 <__ieee754_acosf>
 8005c7c:	4621      	mov	r1, r4
 8005c7e:	4605      	mov	r5, r0
 8005c80:	4620      	mov	r0, r4
 8005c82:	f7fa fd37 	bl	80006f4 <__aeabi_fcmpun>
 8005c86:	b980      	cbnz	r0, 8005caa <acosf+0x36>
 8005c88:	4620      	mov	r0, r4
 8005c8a:	f000 f82e 	bl	8005cea <fabsf>
 8005c8e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005c92:	f7fa fd25 	bl	80006e0 <__aeabi_fcmpgt>
 8005c96:	b140      	cbz	r0, 8005caa <acosf+0x36>
 8005c98:	f7ff ffb4 	bl	8005c04 <__errno>
 8005c9c:	2321      	movs	r3, #33	@ 0x21
 8005c9e:	6003      	str	r3, [r0, #0]
 8005ca0:	4803      	ldr	r0, [pc, #12]	@ (8005cb0 <acosf+0x3c>)
 8005ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ca6:	f000 b82b 	b.w	8005d00 <nanf>
 8005caa:	4628      	mov	r0, r5
 8005cac:	bd38      	pop	{r3, r4, r5, pc}
 8005cae:	bf00      	nop
 8005cb0:	0800672a 	.word	0x0800672a

08005cb4 <atan2f>:
 8005cb4:	f000 b9ae 	b.w	8006014 <__ieee754_atan2f>

08005cb8 <hypotf>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	4606      	mov	r6, r0
 8005cbc:	460d      	mov	r5, r1
 8005cbe:	f000 fa31 	bl	8006124 <__ieee754_hypotf>
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	f000 f814 	bl	8005cf0 <finitef>
 8005cc8:	b968      	cbnz	r0, 8005ce6 <hypotf+0x2e>
 8005cca:	4630      	mov	r0, r6
 8005ccc:	f000 f810 	bl	8005cf0 <finitef>
 8005cd0:	b148      	cbz	r0, 8005ce6 <hypotf+0x2e>
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	f000 f80c 	bl	8005cf0 <finitef>
 8005cd8:	b128      	cbz	r0, 8005ce6 <hypotf+0x2e>
 8005cda:	f7ff ff93 	bl	8005c04 <__errno>
 8005cde:	2322      	movs	r3, #34	@ 0x22
 8005ce0:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8005ce4:	6003      	str	r3, [r0, #0]
 8005ce6:	4620      	mov	r0, r4
 8005ce8:	bd70      	pop	{r4, r5, r6, pc}

08005cea <fabsf>:
 8005cea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005cee:	4770      	bx	lr

08005cf0 <finitef>:
 8005cf0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005cf4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005cf8:	bfac      	ite	ge
 8005cfa:	2000      	movge	r0, #0
 8005cfc:	2001      	movlt	r0, #1
 8005cfe:	4770      	bx	lr

08005d00 <nanf>:
 8005d00:	4800      	ldr	r0, [pc, #0]	@ (8005d04 <nanf+0x4>)
 8005d02:	4770      	bx	lr
 8005d04:	7fc00000 	.word	0x7fc00000

08005d08 <roundf>:
 8005d08:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005d0c:	3b7f      	subs	r3, #127	@ 0x7f
 8005d0e:	2b16      	cmp	r3, #22
 8005d10:	4601      	mov	r1, r0
 8005d12:	b510      	push	{r4, lr}
 8005d14:	dc14      	bgt.n	8005d40 <roundf+0x38>
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	da07      	bge.n	8005d2a <roundf+0x22>
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	f000 4100 	and.w	r1, r0, #2147483648	@ 0x80000000
 8005d20:	d101      	bne.n	8005d26 <roundf+0x1e>
 8005d22:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
 8005d26:	4608      	mov	r0, r1
 8005d28:	bd10      	pop	{r4, pc}
 8005d2a:	4a08      	ldr	r2, [pc, #32]	@ (8005d4c <roundf+0x44>)
 8005d2c:	411a      	asrs	r2, r3
 8005d2e:	4202      	tst	r2, r0
 8005d30:	d0f9      	beq.n	8005d26 <roundf+0x1e>
 8005d32:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d36:	4119      	asrs	r1, r3
 8005d38:	4401      	add	r1, r0
 8005d3a:	ea21 0102 	bic.w	r1, r1, r2
 8005d3e:	e7f2      	b.n	8005d26 <roundf+0x1e>
 8005d40:	2b80      	cmp	r3, #128	@ 0x80
 8005d42:	d1f0      	bne.n	8005d26 <roundf+0x1e>
 8005d44:	f7fa fa08 	bl	8000158 <__addsf3>
 8005d48:	4601      	mov	r1, r0
 8005d4a:	e7ec      	b.n	8005d26 <roundf+0x1e>
 8005d4c:	007fffff 	.word	0x007fffff

08005d50 <__ieee754_acosf>:
 8005d50:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8005d54:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8005d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d5a:	4605      	mov	r5, r0
 8005d5c:	d104      	bne.n	8005d68 <__ieee754_acosf+0x18>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	f340 8136 	ble.w	8005fd0 <__ieee754_acosf+0x280>
 8005d64:	2000      	movs	r0, #0
 8005d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d68:	d906      	bls.n	8005d78 <__ieee754_acosf+0x28>
 8005d6a:	4601      	mov	r1, r0
 8005d6c:	f7fa f9f2 	bl	8000154 <__aeabi_fsub>
 8005d70:	4601      	mov	r1, r0
 8005d72:	f7fa fbad 	bl	80004d0 <__aeabi_fdiv>
 8005d76:	e7f6      	b.n	8005d66 <__ieee754_acosf+0x16>
 8005d78:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8005d7c:	d257      	bcs.n	8005e2e <__ieee754_acosf+0xde>
 8005d7e:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8005d82:	f240 8127 	bls.w	8005fd4 <__ieee754_acosf+0x284>
 8005d86:	4601      	mov	r1, r0
 8005d88:	f7fa faee 	bl	8000368 <__aeabi_fmul>
 8005d8c:	4604      	mov	r4, r0
 8005d8e:	4992      	ldr	r1, [pc, #584]	@ (8005fd8 <__ieee754_acosf+0x288>)
 8005d90:	f7fa faea 	bl	8000368 <__aeabi_fmul>
 8005d94:	4991      	ldr	r1, [pc, #580]	@ (8005fdc <__ieee754_acosf+0x28c>)
 8005d96:	f7fa f9df 	bl	8000158 <__addsf3>
 8005d9a:	4621      	mov	r1, r4
 8005d9c:	f7fa fae4 	bl	8000368 <__aeabi_fmul>
 8005da0:	498f      	ldr	r1, [pc, #572]	@ (8005fe0 <__ieee754_acosf+0x290>)
 8005da2:	f7fa f9d7 	bl	8000154 <__aeabi_fsub>
 8005da6:	4621      	mov	r1, r4
 8005da8:	f7fa fade 	bl	8000368 <__aeabi_fmul>
 8005dac:	498d      	ldr	r1, [pc, #564]	@ (8005fe4 <__ieee754_acosf+0x294>)
 8005dae:	f7fa f9d3 	bl	8000158 <__addsf3>
 8005db2:	4621      	mov	r1, r4
 8005db4:	f7fa fad8 	bl	8000368 <__aeabi_fmul>
 8005db8:	498b      	ldr	r1, [pc, #556]	@ (8005fe8 <__ieee754_acosf+0x298>)
 8005dba:	f7fa f9cb 	bl	8000154 <__aeabi_fsub>
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	f7fa fad2 	bl	8000368 <__aeabi_fmul>
 8005dc4:	4989      	ldr	r1, [pc, #548]	@ (8005fec <__ieee754_acosf+0x29c>)
 8005dc6:	f7fa f9c7 	bl	8000158 <__addsf3>
 8005dca:	4621      	mov	r1, r4
 8005dcc:	f7fa facc 	bl	8000368 <__aeabi_fmul>
 8005dd0:	4987      	ldr	r1, [pc, #540]	@ (8005ff0 <__ieee754_acosf+0x2a0>)
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	4620      	mov	r0, r4
 8005dd6:	f7fa fac7 	bl	8000368 <__aeabi_fmul>
 8005dda:	4986      	ldr	r1, [pc, #536]	@ (8005ff4 <__ieee754_acosf+0x2a4>)
 8005ddc:	f7fa f9ba 	bl	8000154 <__aeabi_fsub>
 8005de0:	4621      	mov	r1, r4
 8005de2:	f7fa fac1 	bl	8000368 <__aeabi_fmul>
 8005de6:	4984      	ldr	r1, [pc, #528]	@ (8005ff8 <__ieee754_acosf+0x2a8>)
 8005de8:	f7fa f9b6 	bl	8000158 <__addsf3>
 8005dec:	4621      	mov	r1, r4
 8005dee:	f7fa fabb 	bl	8000368 <__aeabi_fmul>
 8005df2:	4982      	ldr	r1, [pc, #520]	@ (8005ffc <__ieee754_acosf+0x2ac>)
 8005df4:	f7fa f9ae 	bl	8000154 <__aeabi_fsub>
 8005df8:	4621      	mov	r1, r4
 8005dfa:	f7fa fab5 	bl	8000368 <__aeabi_fmul>
 8005dfe:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005e02:	f7fa f9a9 	bl	8000158 <__addsf3>
 8005e06:	4601      	mov	r1, r0
 8005e08:	4630      	mov	r0, r6
 8005e0a:	f7fa fb61 	bl	80004d0 <__aeabi_fdiv>
 8005e0e:	4629      	mov	r1, r5
 8005e10:	f7fa faaa 	bl	8000368 <__aeabi_fmul>
 8005e14:	4601      	mov	r1, r0
 8005e16:	487a      	ldr	r0, [pc, #488]	@ (8006000 <__ieee754_acosf+0x2b0>)
 8005e18:	f7fa f99c 	bl	8000154 <__aeabi_fsub>
 8005e1c:	4601      	mov	r1, r0
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f7fa f998 	bl	8000154 <__aeabi_fsub>
 8005e24:	4601      	mov	r1, r0
 8005e26:	4877      	ldr	r0, [pc, #476]	@ (8006004 <__ieee754_acosf+0x2b4>)
 8005e28:	f7fa f994 	bl	8000154 <__aeabi_fsub>
 8005e2c:	e79b      	b.n	8005d66 <__ieee754_acosf+0x16>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	da5c      	bge.n	8005eec <__ieee754_acosf+0x19c>
 8005e32:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005e36:	f7fa f98f 	bl	8000158 <__addsf3>
 8005e3a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005e3e:	f7fa fa93 	bl	8000368 <__aeabi_fmul>
 8005e42:	4604      	mov	r4, r0
 8005e44:	4964      	ldr	r1, [pc, #400]	@ (8005fd8 <__ieee754_acosf+0x288>)
 8005e46:	f7fa fa8f 	bl	8000368 <__aeabi_fmul>
 8005e4a:	4964      	ldr	r1, [pc, #400]	@ (8005fdc <__ieee754_acosf+0x28c>)
 8005e4c:	f7fa f984 	bl	8000158 <__addsf3>
 8005e50:	4621      	mov	r1, r4
 8005e52:	f7fa fa89 	bl	8000368 <__aeabi_fmul>
 8005e56:	4962      	ldr	r1, [pc, #392]	@ (8005fe0 <__ieee754_acosf+0x290>)
 8005e58:	f7fa f97c 	bl	8000154 <__aeabi_fsub>
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	f7fa fa83 	bl	8000368 <__aeabi_fmul>
 8005e62:	4960      	ldr	r1, [pc, #384]	@ (8005fe4 <__ieee754_acosf+0x294>)
 8005e64:	f7fa f978 	bl	8000158 <__addsf3>
 8005e68:	4621      	mov	r1, r4
 8005e6a:	f7fa fa7d 	bl	8000368 <__aeabi_fmul>
 8005e6e:	495e      	ldr	r1, [pc, #376]	@ (8005fe8 <__ieee754_acosf+0x298>)
 8005e70:	f7fa f970 	bl	8000154 <__aeabi_fsub>
 8005e74:	4621      	mov	r1, r4
 8005e76:	f7fa fa77 	bl	8000368 <__aeabi_fmul>
 8005e7a:	495c      	ldr	r1, [pc, #368]	@ (8005fec <__ieee754_acosf+0x29c>)
 8005e7c:	f7fa f96c 	bl	8000158 <__addsf3>
 8005e80:	4621      	mov	r1, r4
 8005e82:	f7fa fa71 	bl	8000368 <__aeabi_fmul>
 8005e86:	495a      	ldr	r1, [pc, #360]	@ (8005ff0 <__ieee754_acosf+0x2a0>)
 8005e88:	4605      	mov	r5, r0
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	f7fa fa6c 	bl	8000368 <__aeabi_fmul>
 8005e90:	4958      	ldr	r1, [pc, #352]	@ (8005ff4 <__ieee754_acosf+0x2a4>)
 8005e92:	f7fa f95f 	bl	8000154 <__aeabi_fsub>
 8005e96:	4621      	mov	r1, r4
 8005e98:	f7fa fa66 	bl	8000368 <__aeabi_fmul>
 8005e9c:	4956      	ldr	r1, [pc, #344]	@ (8005ff8 <__ieee754_acosf+0x2a8>)
 8005e9e:	f7fa f95b 	bl	8000158 <__addsf3>
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	f7fa fa60 	bl	8000368 <__aeabi_fmul>
 8005ea8:	4954      	ldr	r1, [pc, #336]	@ (8005ffc <__ieee754_acosf+0x2ac>)
 8005eaa:	f7fa f953 	bl	8000154 <__aeabi_fsub>
 8005eae:	4621      	mov	r1, r4
 8005eb0:	f7fa fa5a 	bl	8000368 <__aeabi_fmul>
 8005eb4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005eb8:	f7fa f94e 	bl	8000158 <__addsf3>
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f000 fafc 	bl	80064bc <__ieee754_sqrtf>
 8005ec4:	4604      	mov	r4, r0
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f7fa fb01 	bl	80004d0 <__aeabi_fdiv>
 8005ece:	4621      	mov	r1, r4
 8005ed0:	f7fa fa4a 	bl	8000368 <__aeabi_fmul>
 8005ed4:	494a      	ldr	r1, [pc, #296]	@ (8006000 <__ieee754_acosf+0x2b0>)
 8005ed6:	f7fa f93d 	bl	8000154 <__aeabi_fsub>
 8005eda:	4621      	mov	r1, r4
 8005edc:	f7fa f93c 	bl	8000158 <__addsf3>
 8005ee0:	4601      	mov	r1, r0
 8005ee2:	f7fa f939 	bl	8000158 <__addsf3>
 8005ee6:	4601      	mov	r1, r0
 8005ee8:	4847      	ldr	r0, [pc, #284]	@ (8006008 <__ieee754_acosf+0x2b8>)
 8005eea:	e79d      	b.n	8005e28 <__ieee754_acosf+0xd8>
 8005eec:	4601      	mov	r1, r0
 8005eee:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005ef2:	f7fa f92f 	bl	8000154 <__aeabi_fsub>
 8005ef6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005efa:	f7fa fa35 	bl	8000368 <__aeabi_fmul>
 8005efe:	4604      	mov	r4, r0
 8005f00:	f000 fadc 	bl	80064bc <__ieee754_sqrtf>
 8005f04:	4934      	ldr	r1, [pc, #208]	@ (8005fd8 <__ieee754_acosf+0x288>)
 8005f06:	4605      	mov	r5, r0
 8005f08:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8005f0c:	4620      	mov	r0, r4
 8005f0e:	f7fa fa2b 	bl	8000368 <__aeabi_fmul>
 8005f12:	4932      	ldr	r1, [pc, #200]	@ (8005fdc <__ieee754_acosf+0x28c>)
 8005f14:	f7fa f920 	bl	8000158 <__addsf3>
 8005f18:	4621      	mov	r1, r4
 8005f1a:	f7fa fa25 	bl	8000368 <__aeabi_fmul>
 8005f1e:	4930      	ldr	r1, [pc, #192]	@ (8005fe0 <__ieee754_acosf+0x290>)
 8005f20:	f7fa f918 	bl	8000154 <__aeabi_fsub>
 8005f24:	4621      	mov	r1, r4
 8005f26:	f7fa fa1f 	bl	8000368 <__aeabi_fmul>
 8005f2a:	492e      	ldr	r1, [pc, #184]	@ (8005fe4 <__ieee754_acosf+0x294>)
 8005f2c:	f7fa f914 	bl	8000158 <__addsf3>
 8005f30:	4621      	mov	r1, r4
 8005f32:	f7fa fa19 	bl	8000368 <__aeabi_fmul>
 8005f36:	492c      	ldr	r1, [pc, #176]	@ (8005fe8 <__ieee754_acosf+0x298>)
 8005f38:	f7fa f90c 	bl	8000154 <__aeabi_fsub>
 8005f3c:	4621      	mov	r1, r4
 8005f3e:	f7fa fa13 	bl	8000368 <__aeabi_fmul>
 8005f42:	492a      	ldr	r1, [pc, #168]	@ (8005fec <__ieee754_acosf+0x29c>)
 8005f44:	f7fa f908 	bl	8000158 <__addsf3>
 8005f48:	4621      	mov	r1, r4
 8005f4a:	f7fa fa0d 	bl	8000368 <__aeabi_fmul>
 8005f4e:	4928      	ldr	r1, [pc, #160]	@ (8005ff0 <__ieee754_acosf+0x2a0>)
 8005f50:	4607      	mov	r7, r0
 8005f52:	4620      	mov	r0, r4
 8005f54:	f7fa fa08 	bl	8000368 <__aeabi_fmul>
 8005f58:	4926      	ldr	r1, [pc, #152]	@ (8005ff4 <__ieee754_acosf+0x2a4>)
 8005f5a:	f7fa f8fb 	bl	8000154 <__aeabi_fsub>
 8005f5e:	4621      	mov	r1, r4
 8005f60:	f7fa fa02 	bl	8000368 <__aeabi_fmul>
 8005f64:	4924      	ldr	r1, [pc, #144]	@ (8005ff8 <__ieee754_acosf+0x2a8>)
 8005f66:	f7fa f8f7 	bl	8000158 <__addsf3>
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	f7fa f9fc 	bl	8000368 <__aeabi_fmul>
 8005f70:	4922      	ldr	r1, [pc, #136]	@ (8005ffc <__ieee754_acosf+0x2ac>)
 8005f72:	f7fa f8ef 	bl	8000154 <__aeabi_fsub>
 8005f76:	4621      	mov	r1, r4
 8005f78:	f7fa f9f6 	bl	8000368 <__aeabi_fmul>
 8005f7c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005f80:	f7fa f8ea 	bl	8000158 <__addsf3>
 8005f84:	4601      	mov	r1, r0
 8005f86:	4638      	mov	r0, r7
 8005f88:	f7fa faa2 	bl	80004d0 <__aeabi_fdiv>
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	f7fa f9eb 	bl	8000368 <__aeabi_fmul>
 8005f92:	f026 060f 	bic.w	r6, r6, #15
 8005f96:	4607      	mov	r7, r0
 8005f98:	4631      	mov	r1, r6
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	f7fa f9e4 	bl	8000368 <__aeabi_fmul>
 8005fa0:	4601      	mov	r1, r0
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f7fa f8d6 	bl	8000154 <__aeabi_fsub>
 8005fa8:	4631      	mov	r1, r6
 8005faa:	4604      	mov	r4, r0
 8005fac:	4628      	mov	r0, r5
 8005fae:	f7fa f8d3 	bl	8000158 <__addsf3>
 8005fb2:	4601      	mov	r1, r0
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	f7fa fa8b 	bl	80004d0 <__aeabi_fdiv>
 8005fba:	4601      	mov	r1, r0
 8005fbc:	4638      	mov	r0, r7
 8005fbe:	f7fa f8cb 	bl	8000158 <__addsf3>
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	f7fa f8c8 	bl	8000158 <__addsf3>
 8005fc8:	4601      	mov	r1, r0
 8005fca:	f7fa f8c5 	bl	8000158 <__addsf3>
 8005fce:	e6ca      	b.n	8005d66 <__ieee754_acosf+0x16>
 8005fd0:	480e      	ldr	r0, [pc, #56]	@ (800600c <__ieee754_acosf+0x2bc>)
 8005fd2:	e6c8      	b.n	8005d66 <__ieee754_acosf+0x16>
 8005fd4:	480e      	ldr	r0, [pc, #56]	@ (8006010 <__ieee754_acosf+0x2c0>)
 8005fd6:	e6c6      	b.n	8005d66 <__ieee754_acosf+0x16>
 8005fd8:	3811ef08 	.word	0x3811ef08
 8005fdc:	3a4f7f04 	.word	0x3a4f7f04
 8005fe0:	3d241146 	.word	0x3d241146
 8005fe4:	3e4e0aa8 	.word	0x3e4e0aa8
 8005fe8:	3ea6b090 	.word	0x3ea6b090
 8005fec:	3e2aaaab 	.word	0x3e2aaaab
 8005ff0:	3d9dc62e 	.word	0x3d9dc62e
 8005ff4:	3f303361 	.word	0x3f303361
 8005ff8:	4001572d 	.word	0x4001572d
 8005ffc:	4019d139 	.word	0x4019d139
 8006000:	33a22168 	.word	0x33a22168
 8006004:	3fc90fda 	.word	0x3fc90fda
 8006008:	40490fda 	.word	0x40490fda
 800600c:	40490fdb 	.word	0x40490fdb
 8006010:	3fc90fdb 	.word	0x3fc90fdb

08006014 <__ieee754_atan2f>:
 8006014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006016:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800601a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800601e:	4603      	mov	r3, r0
 8006020:	d805      	bhi.n	800602e <__ieee754_atan2f+0x1a>
 8006022:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8006026:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800602a:	4607      	mov	r7, r0
 800602c:	d904      	bls.n	8006038 <__ieee754_atan2f+0x24>
 800602e:	4618      	mov	r0, r3
 8006030:	f7fa f892 	bl	8000158 <__addsf3>
 8006034:	4603      	mov	r3, r0
 8006036:	e010      	b.n	800605a <__ieee754_atan2f+0x46>
 8006038:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 800603c:	d103      	bne.n	8006046 <__ieee754_atan2f+0x32>
 800603e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006042:	f000 b92f 	b.w	80062a4 <atanf>
 8006046:	178c      	asrs	r4, r1, #30
 8006048:	f004 0402 	and.w	r4, r4, #2
 800604c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006050:	b92a      	cbnz	r2, 800605e <__ieee754_atan2f+0x4a>
 8006052:	2c02      	cmp	r4, #2
 8006054:	d04b      	beq.n	80060ee <__ieee754_atan2f+0xda>
 8006056:	2c03      	cmp	r4, #3
 8006058:	d04b      	beq.n	80060f2 <__ieee754_atan2f+0xde>
 800605a:	4618      	mov	r0, r3
 800605c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800605e:	b91e      	cbnz	r6, 8006068 <__ieee754_atan2f+0x54>
 8006060:	2f00      	cmp	r7, #0
 8006062:	db4c      	blt.n	80060fe <__ieee754_atan2f+0xea>
 8006064:	4b27      	ldr	r3, [pc, #156]	@ (8006104 <__ieee754_atan2f+0xf0>)
 8006066:	e7f8      	b.n	800605a <__ieee754_atan2f+0x46>
 8006068:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800606c:	d10e      	bne.n	800608c <__ieee754_atan2f+0x78>
 800606e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006072:	f104 34ff 	add.w	r4, r4, #4294967295
 8006076:	d105      	bne.n	8006084 <__ieee754_atan2f+0x70>
 8006078:	2c02      	cmp	r4, #2
 800607a:	d83c      	bhi.n	80060f6 <__ieee754_atan2f+0xe2>
 800607c:	4b22      	ldr	r3, [pc, #136]	@ (8006108 <__ieee754_atan2f+0xf4>)
 800607e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006082:	e7ea      	b.n	800605a <__ieee754_atan2f+0x46>
 8006084:	2c02      	cmp	r4, #2
 8006086:	d838      	bhi.n	80060fa <__ieee754_atan2f+0xe6>
 8006088:	4b20      	ldr	r3, [pc, #128]	@ (800610c <__ieee754_atan2f+0xf8>)
 800608a:	e7f8      	b.n	800607e <__ieee754_atan2f+0x6a>
 800608c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006090:	d0e6      	beq.n	8006060 <__ieee754_atan2f+0x4c>
 8006092:	1b92      	subs	r2, r2, r6
 8006094:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8006098:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800609c:	da17      	bge.n	80060ce <__ieee754_atan2f+0xba>
 800609e:	2900      	cmp	r1, #0
 80060a0:	da01      	bge.n	80060a6 <__ieee754_atan2f+0x92>
 80060a2:	303c      	adds	r0, #60	@ 0x3c
 80060a4:	db15      	blt.n	80060d2 <__ieee754_atan2f+0xbe>
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7fa fa12 	bl	80004d0 <__aeabi_fdiv>
 80060ac:	f7ff fe1d 	bl	8005cea <fabsf>
 80060b0:	f000 f8f8 	bl	80062a4 <atanf>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2c01      	cmp	r4, #1
 80060b8:	d00d      	beq.n	80060d6 <__ieee754_atan2f+0xc2>
 80060ba:	2c02      	cmp	r4, #2
 80060bc:	d00e      	beq.n	80060dc <__ieee754_atan2f+0xc8>
 80060be:	2c00      	cmp	r4, #0
 80060c0:	d0cb      	beq.n	800605a <__ieee754_atan2f+0x46>
 80060c2:	4913      	ldr	r1, [pc, #76]	@ (8006110 <__ieee754_atan2f+0xfc>)
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fa f847 	bl	8000158 <__addsf3>
 80060ca:	4912      	ldr	r1, [pc, #72]	@ (8006114 <__ieee754_atan2f+0x100>)
 80060cc:	e00c      	b.n	80060e8 <__ieee754_atan2f+0xd4>
 80060ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <__ieee754_atan2f+0xf0>)
 80060d0:	e7f1      	b.n	80060b6 <__ieee754_atan2f+0xa2>
 80060d2:	2300      	movs	r3, #0
 80060d4:	e7ef      	b.n	80060b6 <__ieee754_atan2f+0xa2>
 80060d6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80060da:	e7be      	b.n	800605a <__ieee754_atan2f+0x46>
 80060dc:	490c      	ldr	r1, [pc, #48]	@ (8006110 <__ieee754_atan2f+0xfc>)
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fa f83a 	bl	8000158 <__addsf3>
 80060e4:	4601      	mov	r1, r0
 80060e6:	480b      	ldr	r0, [pc, #44]	@ (8006114 <__ieee754_atan2f+0x100>)
 80060e8:	f7fa f834 	bl	8000154 <__aeabi_fsub>
 80060ec:	e7a2      	b.n	8006034 <__ieee754_atan2f+0x20>
 80060ee:	4b09      	ldr	r3, [pc, #36]	@ (8006114 <__ieee754_atan2f+0x100>)
 80060f0:	e7b3      	b.n	800605a <__ieee754_atan2f+0x46>
 80060f2:	4b09      	ldr	r3, [pc, #36]	@ (8006118 <__ieee754_atan2f+0x104>)
 80060f4:	e7b1      	b.n	800605a <__ieee754_atan2f+0x46>
 80060f6:	4b09      	ldr	r3, [pc, #36]	@ (800611c <__ieee754_atan2f+0x108>)
 80060f8:	e7af      	b.n	800605a <__ieee754_atan2f+0x46>
 80060fa:	2300      	movs	r3, #0
 80060fc:	e7ad      	b.n	800605a <__ieee754_atan2f+0x46>
 80060fe:	4b08      	ldr	r3, [pc, #32]	@ (8006120 <__ieee754_atan2f+0x10c>)
 8006100:	e7ab      	b.n	800605a <__ieee754_atan2f+0x46>
 8006102:	bf00      	nop
 8006104:	3fc90fdb 	.word	0x3fc90fdb
 8006108:	08006738 	.word	0x08006738
 800610c:	0800672c 	.word	0x0800672c
 8006110:	33bbbd2e 	.word	0x33bbbd2e
 8006114:	40490fdb 	.word	0x40490fdb
 8006118:	c0490fdb 	.word	0xc0490fdb
 800611c:	3f490fdb 	.word	0x3f490fdb
 8006120:	bfc90fdb 	.word	0xbfc90fdb

08006124 <__ieee754_hypotf>:
 8006124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006128:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800612c:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 8006130:	42ae      	cmp	r6, r5
 8006132:	bfa2      	ittt	ge
 8006134:	462b      	movge	r3, r5
 8006136:	4635      	movge	r5, r6
 8006138:	461e      	movge	r6, r3
 800613a:	1bab      	subs	r3, r5, r6
 800613c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006140:	462c      	mov	r4, r5
 8006142:	4637      	mov	r7, r6
 8006144:	dd07      	ble.n	8006156 <__ieee754_hypotf+0x32>
 8006146:	4631      	mov	r1, r6
 8006148:	4628      	mov	r0, r5
 800614a:	f7fa f805 	bl	8000158 <__addsf3>
 800614e:	4604      	mov	r4, r0
 8006150:	4620      	mov	r0, r4
 8006152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006156:	f1b5 4fb1 	cmp.w	r5, #1484783616	@ 0x58800000
 800615a:	dd69      	ble.n	8006230 <__ieee754_hypotf+0x10c>
 800615c:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006160:	db0e      	blt.n	8006180 <__ieee754_hypotf+0x5c>
 8006162:	d00a      	beq.n	800617a <__ieee754_hypotf+0x56>
 8006164:	4631      	mov	r1, r6
 8006166:	4628      	mov	r0, r5
 8006168:	f7f9 fff6 	bl	8000158 <__addsf3>
 800616c:	4604      	mov	r4, r0
 800616e:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8006172:	d1ed      	bne.n	8006150 <__ieee754_hypotf+0x2c>
 8006174:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8006178:	e7ea      	b.n	8006150 <__ieee754_hypotf+0x2c>
 800617a:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 800617e:	e7f6      	b.n	800616e <__ieee754_hypotf+0x4a>
 8006180:	f105 455e 	add.w	r5, r5, #3724541952	@ 0xde000000
 8006184:	f106 465e 	add.w	r6, r6, #3724541952	@ 0xde000000
 8006188:	462c      	mov	r4, r5
 800618a:	4637      	mov	r7, r6
 800618c:	f04f 0944 	mov.w	r9, #68	@ 0x44
 8006190:	f1b6 5f1a 	cmp.w	r6, #645922816	@ 0x26800000
 8006194:	da12      	bge.n	80061bc <__ieee754_hypotf+0x98>
 8006196:	2e00      	cmp	r6, #0
 8006198:	d0da      	beq.n	8006150 <__ieee754_hypotf+0x2c>
 800619a:	f5b6 0f00 	cmp.w	r6, #8388608	@ 0x800000
 800619e:	da4a      	bge.n	8006236 <__ieee754_hypotf+0x112>
 80061a0:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 80061a4:	4638      	mov	r0, r7
 80061a6:	f7fa f8df 	bl	8000368 <__aeabi_fmul>
 80061aa:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 80061ae:	4607      	mov	r7, r0
 80061b0:	4620      	mov	r0, r4
 80061b2:	f7fa f8d9 	bl	8000368 <__aeabi_fmul>
 80061b6:	4604      	mov	r4, r0
 80061b8:	f1a9 097e 	sub.w	r9, r9, #126	@ 0x7e
 80061bc:	4639      	mov	r1, r7
 80061be:	4620      	mov	r0, r4
 80061c0:	f7f9 ffc8 	bl	8000154 <__aeabi_fsub>
 80061c4:	4601      	mov	r1, r0
 80061c6:	4680      	mov	r8, r0
 80061c8:	4638      	mov	r0, r7
 80061ca:	f7fa fa6b 	bl	80006a4 <__aeabi_fcmplt>
 80061ce:	4b34      	ldr	r3, [pc, #208]	@ (80062a0 <__ieee754_hypotf+0x17c>)
 80061d0:	2800      	cmp	r0, #0
 80061d2:	d039      	beq.n	8006248 <__ieee754_hypotf+0x124>
 80061d4:	401d      	ands	r5, r3
 80061d6:	4629      	mov	r1, r5
 80061d8:	4628      	mov	r0, r5
 80061da:	f7fa f8c5 	bl	8000368 <__aeabi_fmul>
 80061de:	4639      	mov	r1, r7
 80061e0:	4606      	mov	r6, r0
 80061e2:	f107 4000 	add.w	r0, r7, #2147483648	@ 0x80000000
 80061e6:	f7fa f8bf 	bl	8000368 <__aeabi_fmul>
 80061ea:	4629      	mov	r1, r5
 80061ec:	4607      	mov	r7, r0
 80061ee:	4620      	mov	r0, r4
 80061f0:	f7f9 ffb2 	bl	8000158 <__addsf3>
 80061f4:	4629      	mov	r1, r5
 80061f6:	4680      	mov	r8, r0
 80061f8:	4620      	mov	r0, r4
 80061fa:	f7f9 ffab 	bl	8000154 <__aeabi_fsub>
 80061fe:	4601      	mov	r1, r0
 8006200:	4640      	mov	r0, r8
 8006202:	f7fa f8b1 	bl	8000368 <__aeabi_fmul>
 8006206:	4601      	mov	r1, r0
 8006208:	4638      	mov	r0, r7
 800620a:	f7f9 ffa3 	bl	8000154 <__aeabi_fsub>
 800620e:	4601      	mov	r1, r0
 8006210:	4630      	mov	r0, r6
 8006212:	f7f9 ff9f 	bl	8000154 <__aeabi_fsub>
 8006216:	f000 f951 	bl	80064bc <__ieee754_sqrtf>
 800621a:	4604      	mov	r4, r0
 800621c:	f1b9 0f00 	cmp.w	r9, #0
 8006220:	d096      	beq.n	8006150 <__ieee754_hypotf+0x2c>
 8006222:	ea4f 51c9 	mov.w	r1, r9, lsl #23
 8006226:	f101 517e 	add.w	r1, r1, #1065353216	@ 0x3f800000
 800622a:	f7fa f89d 	bl	8000368 <__aeabi_fmul>
 800622e:	e78e      	b.n	800614e <__ieee754_hypotf+0x2a>
 8006230:	f04f 0900 	mov.w	r9, #0
 8006234:	e7ac      	b.n	8006190 <__ieee754_hypotf+0x6c>
 8006236:	f105 5508 	add.w	r5, r5, #570425344	@ 0x22000000
 800623a:	f106 5608 	add.w	r6, r6, #570425344	@ 0x22000000
 800623e:	462c      	mov	r4, r5
 8006240:	4637      	mov	r7, r6
 8006242:	f1a9 0944 	sub.w	r9, r9, #68	@ 0x44
 8006246:	e7b9      	b.n	80061bc <__ieee754_hypotf+0x98>
 8006248:	f505 0500 	add.w	r5, r5, #8388608	@ 0x800000
 800624c:	401d      	ands	r5, r3
 800624e:	401e      	ands	r6, r3
 8006250:	4629      	mov	r1, r5
 8006252:	4630      	mov	r0, r6
 8006254:	f7fa f888 	bl	8000368 <__aeabi_fmul>
 8006258:	4641      	mov	r1, r8
 800625a:	4682      	mov	sl, r0
 800625c:	f108 4000 	add.w	r0, r8, #2147483648	@ 0x80000000
 8006260:	f7fa f882 	bl	8000368 <__aeabi_fmul>
 8006264:	4621      	mov	r1, r4
 8006266:	4680      	mov	r8, r0
 8006268:	4620      	mov	r0, r4
 800626a:	f7f9 ff75 	bl	8000158 <__addsf3>
 800626e:	4629      	mov	r1, r5
 8006270:	f7f9 ff70 	bl	8000154 <__aeabi_fsub>
 8006274:	4639      	mov	r1, r7
 8006276:	f7fa f877 	bl	8000368 <__aeabi_fmul>
 800627a:	4631      	mov	r1, r6
 800627c:	4604      	mov	r4, r0
 800627e:	4638      	mov	r0, r7
 8006280:	f7f9 ff68 	bl	8000154 <__aeabi_fsub>
 8006284:	4629      	mov	r1, r5
 8006286:	f7fa f86f 	bl	8000368 <__aeabi_fmul>
 800628a:	4601      	mov	r1, r0
 800628c:	4620      	mov	r0, r4
 800628e:	f7f9 ff63 	bl	8000158 <__addsf3>
 8006292:	4601      	mov	r1, r0
 8006294:	4640      	mov	r0, r8
 8006296:	f7f9 ff5d 	bl	8000154 <__aeabi_fsub>
 800629a:	4601      	mov	r1, r0
 800629c:	4650      	mov	r0, sl
 800629e:	e7b8      	b.n	8006212 <__ieee754_hypotf+0xee>
 80062a0:	fffff000 	.word	0xfffff000

080062a4 <atanf>:
 80062a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062a8:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80062ac:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 80062b0:	4604      	mov	r4, r0
 80062b2:	4680      	mov	r8, r0
 80062b4:	d30e      	bcc.n	80062d4 <atanf+0x30>
 80062b6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80062ba:	d904      	bls.n	80062c6 <atanf+0x22>
 80062bc:	4601      	mov	r1, r0
 80062be:	f7f9 ff4b 	bl	8000158 <__addsf3>
 80062c2:	4604      	mov	r4, r0
 80062c4:	e003      	b.n	80062ce <atanf+0x2a>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	f340 80ce 	ble.w	8006468 <atanf+0x1c4>
 80062cc:	4c67      	ldr	r4, [pc, #412]	@ (800646c <atanf+0x1c8>)
 80062ce:	4620      	mov	r0, r4
 80062d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062d4:	4b66      	ldr	r3, [pc, #408]	@ (8006470 <atanf+0x1cc>)
 80062d6:	429d      	cmp	r5, r3
 80062d8:	d80e      	bhi.n	80062f8 <atanf+0x54>
 80062da:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 80062de:	d208      	bcs.n	80062f2 <atanf+0x4e>
 80062e0:	4964      	ldr	r1, [pc, #400]	@ (8006474 <atanf+0x1d0>)
 80062e2:	f7f9 ff39 	bl	8000158 <__addsf3>
 80062e6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80062ea:	f7fa f9f9 	bl	80006e0 <__aeabi_fcmpgt>
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d1ed      	bne.n	80062ce <atanf+0x2a>
 80062f2:	f04f 36ff 	mov.w	r6, #4294967295
 80062f6:	e01c      	b.n	8006332 <atanf+0x8e>
 80062f8:	f7ff fcf7 	bl	8005cea <fabsf>
 80062fc:	4b5e      	ldr	r3, [pc, #376]	@ (8006478 <atanf+0x1d4>)
 80062fe:	4604      	mov	r4, r0
 8006300:	429d      	cmp	r5, r3
 8006302:	d87c      	bhi.n	80063fe <atanf+0x15a>
 8006304:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8006308:	429d      	cmp	r5, r3
 800630a:	d867      	bhi.n	80063dc <atanf+0x138>
 800630c:	4601      	mov	r1, r0
 800630e:	f7f9 ff23 	bl	8000158 <__addsf3>
 8006312:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006316:	f7f9 ff1d 	bl	8000154 <__aeabi_fsub>
 800631a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800631e:	4605      	mov	r5, r0
 8006320:	4620      	mov	r0, r4
 8006322:	f7f9 ff19 	bl	8000158 <__addsf3>
 8006326:	4601      	mov	r1, r0
 8006328:	4628      	mov	r0, r5
 800632a:	f7fa f8d1 	bl	80004d0 <__aeabi_fdiv>
 800632e:	2600      	movs	r6, #0
 8006330:	4604      	mov	r4, r0
 8006332:	4621      	mov	r1, r4
 8006334:	4620      	mov	r0, r4
 8006336:	f7fa f817 	bl	8000368 <__aeabi_fmul>
 800633a:	4601      	mov	r1, r0
 800633c:	4607      	mov	r7, r0
 800633e:	f7fa f813 	bl	8000368 <__aeabi_fmul>
 8006342:	4605      	mov	r5, r0
 8006344:	494d      	ldr	r1, [pc, #308]	@ (800647c <atanf+0x1d8>)
 8006346:	f7fa f80f 	bl	8000368 <__aeabi_fmul>
 800634a:	494d      	ldr	r1, [pc, #308]	@ (8006480 <atanf+0x1dc>)
 800634c:	f7f9 ff04 	bl	8000158 <__addsf3>
 8006350:	4629      	mov	r1, r5
 8006352:	f7fa f809 	bl	8000368 <__aeabi_fmul>
 8006356:	494b      	ldr	r1, [pc, #300]	@ (8006484 <atanf+0x1e0>)
 8006358:	f7f9 fefe 	bl	8000158 <__addsf3>
 800635c:	4629      	mov	r1, r5
 800635e:	f7fa f803 	bl	8000368 <__aeabi_fmul>
 8006362:	4949      	ldr	r1, [pc, #292]	@ (8006488 <atanf+0x1e4>)
 8006364:	f7f9 fef8 	bl	8000158 <__addsf3>
 8006368:	4629      	mov	r1, r5
 800636a:	f7f9 fffd 	bl	8000368 <__aeabi_fmul>
 800636e:	4947      	ldr	r1, [pc, #284]	@ (800648c <atanf+0x1e8>)
 8006370:	f7f9 fef2 	bl	8000158 <__addsf3>
 8006374:	4629      	mov	r1, r5
 8006376:	f7f9 fff7 	bl	8000368 <__aeabi_fmul>
 800637a:	4945      	ldr	r1, [pc, #276]	@ (8006490 <atanf+0x1ec>)
 800637c:	f7f9 feec 	bl	8000158 <__addsf3>
 8006380:	4639      	mov	r1, r7
 8006382:	f7f9 fff1 	bl	8000368 <__aeabi_fmul>
 8006386:	4943      	ldr	r1, [pc, #268]	@ (8006494 <atanf+0x1f0>)
 8006388:	4607      	mov	r7, r0
 800638a:	4628      	mov	r0, r5
 800638c:	f7f9 ffec 	bl	8000368 <__aeabi_fmul>
 8006390:	4941      	ldr	r1, [pc, #260]	@ (8006498 <atanf+0x1f4>)
 8006392:	f7f9 fedf 	bl	8000154 <__aeabi_fsub>
 8006396:	4629      	mov	r1, r5
 8006398:	f7f9 ffe6 	bl	8000368 <__aeabi_fmul>
 800639c:	493f      	ldr	r1, [pc, #252]	@ (800649c <atanf+0x1f8>)
 800639e:	f7f9 fed9 	bl	8000154 <__aeabi_fsub>
 80063a2:	4629      	mov	r1, r5
 80063a4:	f7f9 ffe0 	bl	8000368 <__aeabi_fmul>
 80063a8:	493d      	ldr	r1, [pc, #244]	@ (80064a0 <atanf+0x1fc>)
 80063aa:	f7f9 fed3 	bl	8000154 <__aeabi_fsub>
 80063ae:	4629      	mov	r1, r5
 80063b0:	f7f9 ffda 	bl	8000368 <__aeabi_fmul>
 80063b4:	493b      	ldr	r1, [pc, #236]	@ (80064a4 <atanf+0x200>)
 80063b6:	f7f9 fecd 	bl	8000154 <__aeabi_fsub>
 80063ba:	4629      	mov	r1, r5
 80063bc:	f7f9 ffd4 	bl	8000368 <__aeabi_fmul>
 80063c0:	4601      	mov	r1, r0
 80063c2:	4638      	mov	r0, r7
 80063c4:	f7f9 fec8 	bl	8000158 <__addsf3>
 80063c8:	4621      	mov	r1, r4
 80063ca:	f7f9 ffcd 	bl	8000368 <__aeabi_fmul>
 80063ce:	1c73      	adds	r3, r6, #1
 80063d0:	4601      	mov	r1, r0
 80063d2:	d133      	bne.n	800643c <atanf+0x198>
 80063d4:	4620      	mov	r0, r4
 80063d6:	f7f9 febd 	bl	8000154 <__aeabi_fsub>
 80063da:	e772      	b.n	80062c2 <atanf+0x1e>
 80063dc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80063e0:	f7f9 feb8 	bl	8000154 <__aeabi_fsub>
 80063e4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80063e8:	4605      	mov	r5, r0
 80063ea:	4620      	mov	r0, r4
 80063ec:	f7f9 feb4 	bl	8000158 <__addsf3>
 80063f0:	4601      	mov	r1, r0
 80063f2:	4628      	mov	r0, r5
 80063f4:	f7fa f86c 	bl	80004d0 <__aeabi_fdiv>
 80063f8:	2601      	movs	r6, #1
 80063fa:	4604      	mov	r4, r0
 80063fc:	e799      	b.n	8006332 <atanf+0x8e>
 80063fe:	4b2a      	ldr	r3, [pc, #168]	@ (80064a8 <atanf+0x204>)
 8006400:	429d      	cmp	r5, r3
 8006402:	d814      	bhi.n	800642e <atanf+0x18a>
 8006404:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8006408:	f7f9 fea4 	bl	8000154 <__aeabi_fsub>
 800640c:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8006410:	4605      	mov	r5, r0
 8006412:	4620      	mov	r0, r4
 8006414:	f7f9 ffa8 	bl	8000368 <__aeabi_fmul>
 8006418:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800641c:	f7f9 fe9c 	bl	8000158 <__addsf3>
 8006420:	4601      	mov	r1, r0
 8006422:	4628      	mov	r0, r5
 8006424:	f7fa f854 	bl	80004d0 <__aeabi_fdiv>
 8006428:	2602      	movs	r6, #2
 800642a:	4604      	mov	r4, r0
 800642c:	e781      	b.n	8006332 <atanf+0x8e>
 800642e:	4601      	mov	r1, r0
 8006430:	481e      	ldr	r0, [pc, #120]	@ (80064ac <atanf+0x208>)
 8006432:	f7fa f84d 	bl	80004d0 <__aeabi_fdiv>
 8006436:	2603      	movs	r6, #3
 8006438:	4604      	mov	r4, r0
 800643a:	e77a      	b.n	8006332 <atanf+0x8e>
 800643c:	4b1c      	ldr	r3, [pc, #112]	@ (80064b0 <atanf+0x20c>)
 800643e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8006442:	f7f9 fe87 	bl	8000154 <__aeabi_fsub>
 8006446:	4621      	mov	r1, r4
 8006448:	f7f9 fe84 	bl	8000154 <__aeabi_fsub>
 800644c:	4b19      	ldr	r3, [pc, #100]	@ (80064b4 <atanf+0x210>)
 800644e:	4601      	mov	r1, r0
 8006450:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006454:	f7f9 fe7e 	bl	8000154 <__aeabi_fsub>
 8006458:	f1b8 0f00 	cmp.w	r8, #0
 800645c:	4604      	mov	r4, r0
 800645e:	f6bf af36 	bge.w	80062ce <atanf+0x2a>
 8006462:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006466:	e732      	b.n	80062ce <atanf+0x2a>
 8006468:	4c13      	ldr	r4, [pc, #76]	@ (80064b8 <atanf+0x214>)
 800646a:	e730      	b.n	80062ce <atanf+0x2a>
 800646c:	3fc90fdb 	.word	0x3fc90fdb
 8006470:	3edfffff 	.word	0x3edfffff
 8006474:	7149f2ca 	.word	0x7149f2ca
 8006478:	3f97ffff 	.word	0x3f97ffff
 800647c:	3c8569d7 	.word	0x3c8569d7
 8006480:	3d4bda59 	.word	0x3d4bda59
 8006484:	3d886b35 	.word	0x3d886b35
 8006488:	3dba2e6e 	.word	0x3dba2e6e
 800648c:	3e124925 	.word	0x3e124925
 8006490:	3eaaaaab 	.word	0x3eaaaaab
 8006494:	bd15a221 	.word	0xbd15a221
 8006498:	3d6ef16b 	.word	0x3d6ef16b
 800649c:	3d9d8795 	.word	0x3d9d8795
 80064a0:	3de38e38 	.word	0x3de38e38
 80064a4:	3e4ccccd 	.word	0x3e4ccccd
 80064a8:	401bffff 	.word	0x401bffff
 80064ac:	bf800000 	.word	0xbf800000
 80064b0:	08006744 	.word	0x08006744
 80064b4:	08006754 	.word	0x08006754
 80064b8:	bfc90fdb 	.word	0xbfc90fdb

080064bc <__ieee754_sqrtf>:
 80064bc:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80064c0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80064c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c8:	4603      	mov	r3, r0
 80064ca:	4604      	mov	r4, r0
 80064cc:	d30a      	bcc.n	80064e4 <__ieee754_sqrtf+0x28>
 80064ce:	4601      	mov	r1, r0
 80064d0:	f7f9 ff4a 	bl	8000368 <__aeabi_fmul>
 80064d4:	4601      	mov	r1, r0
 80064d6:	4620      	mov	r0, r4
 80064d8:	f7f9 fe3e 	bl	8000158 <__addsf3>
 80064dc:	4604      	mov	r4, r0
 80064de:	4620      	mov	r0, r4
 80064e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064e4:	2a00      	cmp	r2, #0
 80064e6:	d0fa      	beq.n	80064de <__ieee754_sqrtf+0x22>
 80064e8:	2800      	cmp	r0, #0
 80064ea:	da06      	bge.n	80064fa <__ieee754_sqrtf+0x3e>
 80064ec:	4601      	mov	r1, r0
 80064ee:	f7f9 fe31 	bl	8000154 <__aeabi_fsub>
 80064f2:	4601      	mov	r1, r0
 80064f4:	f7f9 ffec 	bl	80004d0 <__aeabi_fdiv>
 80064f8:	e7f0      	b.n	80064dc <__ieee754_sqrtf+0x20>
 80064fa:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 80064fe:	d03c      	beq.n	800657a <__ieee754_sqrtf+0xbe>
 8006500:	15c2      	asrs	r2, r0, #23
 8006502:	2400      	movs	r4, #0
 8006504:	2019      	movs	r0, #25
 8006506:	4626      	mov	r6, r4
 8006508:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800650c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006510:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8006514:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006518:	07d2      	lsls	r2, r2, #31
 800651a:	bf58      	it	pl
 800651c:	005b      	lslpl	r3, r3, #1
 800651e:	106d      	asrs	r5, r5, #1
 8006520:	005b      	lsls	r3, r3, #1
 8006522:	1872      	adds	r2, r6, r1
 8006524:	429a      	cmp	r2, r3
 8006526:	bfcf      	iteee	gt
 8006528:	461a      	movgt	r2, r3
 800652a:	1856      	addle	r6, r2, r1
 800652c:	1864      	addle	r4, r4, r1
 800652e:	1a9a      	suble	r2, r3, r2
 8006530:	3801      	subs	r0, #1
 8006532:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8006536:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800653a:	d1f2      	bne.n	8006522 <__ieee754_sqrtf+0x66>
 800653c:	b1ba      	cbz	r2, 800656e <__ieee754_sqrtf+0xb2>
 800653e:	4e15      	ldr	r6, [pc, #84]	@ (8006594 <__ieee754_sqrtf+0xd8>)
 8006540:	4f15      	ldr	r7, [pc, #84]	@ (8006598 <__ieee754_sqrtf+0xdc>)
 8006542:	6830      	ldr	r0, [r6, #0]
 8006544:	6839      	ldr	r1, [r7, #0]
 8006546:	f7f9 fe05 	bl	8000154 <__aeabi_fsub>
 800654a:	f8d6 8000 	ldr.w	r8, [r6]
 800654e:	4601      	mov	r1, r0
 8006550:	4640      	mov	r0, r8
 8006552:	f7fa f8b1 	bl	80006b8 <__aeabi_fcmple>
 8006556:	b150      	cbz	r0, 800656e <__ieee754_sqrtf+0xb2>
 8006558:	6830      	ldr	r0, [r6, #0]
 800655a:	6839      	ldr	r1, [r7, #0]
 800655c:	f7f9 fdfc 	bl	8000158 <__addsf3>
 8006560:	6836      	ldr	r6, [r6, #0]
 8006562:	4601      	mov	r1, r0
 8006564:	4630      	mov	r0, r6
 8006566:	f7fa f89d 	bl	80006a4 <__aeabi_fcmplt>
 800656a:	b170      	cbz	r0, 800658a <__ieee754_sqrtf+0xce>
 800656c:	3402      	adds	r4, #2
 800656e:	1064      	asrs	r4, r4, #1
 8006570:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8006574:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8006578:	e7b1      	b.n	80064de <__ieee754_sqrtf+0x22>
 800657a:	005b      	lsls	r3, r3, #1
 800657c:	0218      	lsls	r0, r3, #8
 800657e:	460a      	mov	r2, r1
 8006580:	f101 0101 	add.w	r1, r1, #1
 8006584:	d5f9      	bpl.n	800657a <__ieee754_sqrtf+0xbe>
 8006586:	4252      	negs	r2, r2
 8006588:	e7bb      	b.n	8006502 <__ieee754_sqrtf+0x46>
 800658a:	3401      	adds	r4, #1
 800658c:	f024 0401 	bic.w	r4, r4, #1
 8006590:	e7ed      	b.n	800656e <__ieee754_sqrtf+0xb2>
 8006592:	bf00      	nop
 8006594:	08006768 	.word	0x08006768
 8006598:	08006764 	.word	0x08006764

0800659c <_init>:
 800659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659e:	bf00      	nop
 80065a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a2:	bc08      	pop	{r3}
 80065a4:	469e      	mov	lr, r3
 80065a6:	4770      	bx	lr

080065a8 <_fini>:
 80065a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065aa:	bf00      	nop
 80065ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ae:	bc08      	pop	{r3}
 80065b0:	469e      	mov	lr, r3
 80065b2:	4770      	bx	lr
