// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load,sel=address[9..11],a=aa,b=bb,c=cc,d=dd,e=ee,f=ff,g=gg,h=hh);
    RAM512(in=in,load=aa,address=address[0..8],out=ar);
    RAM512(in=in,load=bb,address=address[0..8],out=br);
    RAM512(in=in,load=cc,address=address[0..8],out=cr);
    RAM512(in=in,load=dd,address=address[0..8],out=dr);
    RAM512(in=in,load=ee,address=address[0..8],out=er);
    RAM512(in=in,load=ff,address=address[0..8],out=fr);
    RAM512(in=in,load=gg,address=address[0..8],out=gr);
    RAM512(in=in,load=hh,address=address[0..8],out=hr);
    Mux8Way16(a=ar,b=br,c=cr,d=dr,e=er,f=fr,g=gr,h=hr,sel=address[9..11],out=out);
}