V3 218
FL C:/Users/George/Desktop/Lab2/Add32bit_Unit.vhd 2015/02/28.13:18:16 O.87xd
EN work/Add32bit_Unit 1431873994 \
      FL C:/Users/George/Desktop/Lab2/Add32bit_Unit.vhd PB ieee/std_logic_1164 1325952872
AR work/Add32bit_Unit/Behavioral 1431873995 \
      FL C:/Users/George/Desktop/Lab2/Add32bit_Unit.vhd EN work/Add32bit_Unit 1431873994 \
      CP Add4bit_Unit
FL C:/Users/George/Desktop/Lab2/Add4bit_Unit.vhd 2015/02/28.13:13:16 O.87xd
EN work/Add4bit_Unit 1431873980 FL C:/Users/George/Desktop/Lab2/Add4bit_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Add4bit_Unit/Behavioral 1431873981 \
      FL C:/Users/George/Desktop/Lab2/Add4bit_Unit.vhd EN work/Add4bit_Unit 1431873980 \
      CP Generate_Propagate_Unit CP Carry_Unit CP Sum_Unit
FL C:/Users/George/Desktop/Lab2/AdderPC4.vhd 2015/03/11.14:31:36 O.87xd
EN work/AdderPC4 1431874024 FL C:/Users/George/Desktop/Lab2/AdderPC4.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/AdderPC4/Behavioral 1431874025 \
      FL C:/Users/George/Desktop/Lab2/AdderPC4.vhd EN work/AdderPC4 1431874024
FL C:/Users/George/Desktop/Lab2/AdderPC4_Imm.vhd 2015/03/11.14:33:24 O.87xd
EN work/AdderPC4_Imm 1431874026 FL C:/Users/George/Desktop/Lab2/AdderPC4_Imm.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/AdderPC4_Imm/Behavioral 1431874027 \
      FL C:/Users/George/Desktop/Lab2/AdderPC4_Imm.vhd EN work/AdderPC4_Imm 1431874026
FL C:/Users/George/Desktop/Lab2/ALUSTAGE.vhd 2015/05/17.17:43:59 O.87xd
EN work/ALUSTAGE 1431874040 FL C:/Users/George/Desktop/Lab2/ALUSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/ALUSTAGE/Behavioral 1431874041 \
      FL C:/Users/George/Desktop/Lab2/ALUSTAGE.vhd EN work/ALUSTAGE 1431874040 \
      CP Mux2to1 CP Alu_Top
FL C:/Users/George/Desktop/Lab2/Alu_Top.vhd 2015/03/11.18:36:02 O.87xd
EN work/Alu_Top 1431874038 FL C:/Users/George/Desktop/Lab2/Alu_Top.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Top/Behavioral 1431874039 \
      FL C:/Users/George/Desktop/Lab2/Alu_Top.vhd EN work/Alu_Top 1431874038 \
      CP Add32bit_Unit CP Sub32_Unit CP And32_Unit CP Or_Unit CP Not_Unit CP Sra_Unit \
      CP Sr_Unit CP Sl_Unit CP Rl_Unit CP Rr_Unit CP Cout_Unit CP Overflow_Unit \
      CP Alu_Unit CP Zero_Unit
FL C:/Users/George/Desktop/Lab2/Alu_Unit.vhd 2015/02/28.12:10:30 O.87xd
EN work/Alu_Unit 1431874018 FL C:/Users/George/Desktop/Lab2/Alu_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Unit/Behavioral 1431874019 \
      FL C:/Users/George/Desktop/Lab2/Alu_Unit.vhd EN work/Alu_Unit 1431874018
FL C:/Users/George/Desktop/Lab2/And32_Unit.vhd 2015/03/11.18:35:26 O.87xd
EN work/And32_Unit 1431873998 FL C:/Users/George/Desktop/Lab2/And32_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/And32_Unit/Behavioral 1431873999 \
      FL C:/Users/George/Desktop/Lab2/And32_Unit.vhd EN work/And32_Unit 1431873998
FL C:/Users/George/Desktop/Lab2/And_Unit.vhd 2015/03/11.18:33:34 O.87xd
EN work/And_Unit 1431873984 FL C:/Users/George/Desktop/Lab2/And_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/And_Unit/Behavioral 1431873985 \
      FL C:/Users/George/Desktop/Lab2/And_Unit.vhd EN work/And_Unit 1431873984
FL C:/Users/George/Desktop/Lab2/Carry_Unit.vhd 2015/02/28.11:36:22 O.87xd
EN work/Carry_Unit 1431873976 FL C:/Users/George/Desktop/Lab2/Carry_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Carry_Unit/Behavioral 1431873977 \
      FL C:/Users/George/Desktop/Lab2/Carry_Unit.vhd EN work/Carry_Unit 1431873976
FL C:/Users/George/Desktop/Lab2/Compare_Module.vhd 2015/03/11.17:31:04 O.87xd
EN work/Compare_Module 1431873990 \
      FL C:/Users/George/Desktop/Lab2/Compare_Module.vhd PB ieee/std_logic_1164 1325952872
AR work/Compare_Module/Behavioral 1431873991 \
      FL C:/Users/George/Desktop/Lab2/Compare_Module.vhd EN work/Compare_Module 1431873990
FL C:/Users/George/Desktop/Lab2/CONTROL.vhd 2015/04/01.13:03:26 O.87xd
EN work/CONTROL 1427883699 FL C:/Users/George/Desktop/Lab2/CONTROL.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/CONTROL/Behavioral 1427883700 \
      FL C:/Users/George/Desktop/Lab2/CONTROL.vhd EN work/CONTROL 1427883699
FL C:/Users/George/Desktop/Lab2/Cout_Unit.vhd 2015/02/28.12:04:06 O.87xd
EN work/Cout_Unit 1431874014 FL C:/Users/George/Desktop/Lab2/Cout_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Cout_Unit/Behavioral 1431874015 \
      FL C:/Users/George/Desktop/Lab2/Cout_Unit.vhd EN work/Cout_Unit 1431874014
FL C:/Users/George/Desktop/Lab2/DATAPATH.vhd 2015/05/17.17:46:08 O.87xd
EN work/DATAPATH 1431874062 FL C:/Users/George/Desktop/Lab2/DATAPATH.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/DATAPATH/Behavioral 1431874063 \
      FL C:/Users/George/Desktop/Lab2/DATAPATH.vhd EN work/DATAPATH 1431874062 \
      CP ALUSTAGE CP DECSTAGE CP IFSTAGE CP MEMSTAGE CP Mux2to1 CP ZeroFill \
      CP pipe_control CP register1bit CP register2bit CP register4bit \
      CP register5bit CP Register32bit CP forward
FL C:/Users/George/Desktop/Lab2/Data_MEM.vhd 2015/03/11.19:02:26 O.87xd
EN work/Data_MEM 1431874022 FL C:/Users/George/Desktop/Lab2/Data_MEM.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/Data_MEM/syn 1431874023 \
      FL C:/Users/George/Desktop/Lab2/Data_MEM.vhd EN work/Data_MEM 1431874022
FL C:/Users/George/Desktop/Lab2/Dec5to32.vhd 2015/02/28.13:56:42 O.87xd
EN work/Dec5to32 1431873982 FL C:/Users/George/Desktop/Lab2/Dec5to32.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Dec5to32/Behavioral 1431873983 \
      FL C:/Users/George/Desktop/Lab2/Dec5to32.vhd EN work/Dec5to32 1431873982
FL C:/Users/George/Desktop/Lab2/DECSTAGE.vhd 2015/05/16.17:50:54 O.87xd
EN work/DECSTAGE 1431874042 FL C:/Users/George/Desktop/Lab2/DECSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/DECSTAGE/Behavioral 1431874043 \
      FL C:/Users/George/Desktop/Lab2/DECSTAGE.vhd EN work/DECSTAGE 1431874042 \
      CP Mux3to1 CP Mux2to1_5bit CP Imm16_to_32 CP Register_File CP Register32bit
FL C:/Users/George/Desktop/Lab2/forward.vhd 2015/05/17.17:15:59 O.87xd
EN work/forward 1431874060 FL C:/Users/George/Desktop/Lab2/forward.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/forward/Behavioral 1431874061 \
      FL C:/Users/George/Desktop/Lab2/forward.vhd EN work/forward 1431874060
FL C:/Users/George/Desktop/Lab2/Generate_Propagate_Unit.vhd 2015/02/28.11:32:28 O.87xd
EN work/Generate_Propagate_Unit 1431873974 \
      FL C:/Users/George/Desktop/Lab2/Generate_Propagate_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Generate_Propagate_Unit/Behavioral 1431873975 \
      FL C:/Users/George/Desktop/Lab2/Generate_Propagate_Unit.vhd \
      EN work/Generate_Propagate_Unit 1431873974
FL C:/Users/George/Desktop/Lab2/IFSTAGE.vhd 2015/03/11.15:00:28 O.87xd
EN work/IFSTAGE 1431874044 FL C:/Users/George/Desktop/Lab2/IFSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/IFSTAGE/Behavioral 1431874045 \
      FL C:/Users/George/Desktop/Lab2/IFSTAGE.vhd EN work/IFSTAGE 1431874044 \
      CP Register32bit CP Mux2to1 CP AdderPC4 CP AdderPC4_Imm CP IF_MEM
FL C:/Users/George/Desktop/Lab2/IF_MEM.vhd 2015/05/16.17:55:27 O.87xd
EN work/IF_MEM 1431874028 FL C:/Users/George/Desktop/Lab2/IF_MEM.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
      PB std/TEXTIO 1325952871 PB ieee/STD_LOGIC_TEXTIO 1325952876
AR work/IF_MEM/syn 1431874029 \
      FL C:/Users/George/Desktop/Lab2/IF_MEM.vhd EN work/IF_MEM 1431874028
FL C:/Users/George/Desktop/Lab2/Imm16_to_32.vhd 2015/03/21.16:56:18 O.87xd
EN work/Imm16_to_32 1431874034 FL C:/Users/George/Desktop/Lab2/Imm16_to_32.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/Imm16_to_32/Behavioral 1431874035 \
      FL C:/Users/George/Desktop/Lab2/Imm16_to_32.vhd EN work/Imm16_to_32 1431874034
FL C:/Users/George/Desktop/Lab2/MEMSTAGE.vhd 2015/03/21.16:34:18 O.87xd
EN work/MEMSTAGE 1431874046 FL C:/Users/George/Desktop/Lab2/MEMSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/MEMSTAGE/Behavioral 1431874047 \
      FL C:/Users/George/Desktop/Lab2/MEMSTAGE.vhd EN work/MEMSTAGE 1431874046 \
      CP Data_MEM
FL C:/Users/George/Desktop/Lab2/Mux2to1.vhd 2015/02/28.13:59:08 O.87xd
EN work/Mux2to1 1431873992 FL C:/Users/George/Desktop/Lab2/Mux2to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux2to1/Behavioral 1431873993 \
      FL C:/Users/George/Desktop/Lab2/Mux2to1.vhd EN work/Mux2to1 1431873992
FL C:/Users/George/Desktop/Lab2/Mux2to1_5bit.vhd 2015/03/11.15:59:10 O.87xd
EN work/Mux2to1_5bit 1431874032 FL C:/Users/George/Desktop/Lab2/Mux2to1_5bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux2to1_5bit/Behavioral 1431874033 \
      FL C:/Users/George/Desktop/Lab2/Mux2to1_5bit.vhd EN work/Mux2to1_5bit 1431874032
FL C:/Users/George/Desktop/Lab2/Mux32to1.vhd 2015/02/28.14:09:52 O.87xd
EN work/Mux32to1 1431873988 FL C:/Users/George/Desktop/Lab2/Mux32to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux32to1/Behavioral 1431873989 \
      FL C:/Users/George/Desktop/Lab2/Mux32to1.vhd EN work/Mux32to1 1431873988
FL C:/Users/George/Desktop/Lab2/Mux3to1.vhd 2015/03/25.16:45:19 O.87xd
EN work/Mux3to1 1431874030 FL C:/Users/George/Desktop/Lab2/Mux3to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux3to1/Behavioral 1431874031 \
      FL C:/Users/George/Desktop/Lab2/Mux3to1.vhd EN work/Mux3to1 1431874030
FL C:/Users/George/Desktop/Lab2/Not_Unit.vhd 2015/02/28.11:55:44 O.87xd
EN work/Not_Unit 1431874002 FL C:/Users/George/Desktop/Lab2/Not_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Not_Unit/Behavioral 1431874003 \
      FL C:/Users/George/Desktop/Lab2/Not_Unit.vhd EN work/Not_Unit 1431874002
FL C:/Users/George/Desktop/Lab2/Or_Unit.vhd 2015/02/28.11:55:10 O.87xd
EN work/Or_Unit 1431874000 FL C:/Users/George/Desktop/Lab2/Or_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Or_Unit/Behavioral 1431874001 \
      FL C:/Users/George/Desktop/Lab2/Or_Unit.vhd EN work/Or_Unit 1431874000
FL C:/Users/George/Desktop/Lab2/Overflow_Unit.vhd 2015/02/28.12:06:00 O.87xd
EN work/Overflow_Unit 1431874016 \
      FL C:/Users/George/Desktop/Lab2/Overflow_Unit.vhd PB ieee/std_logic_1164 1325952872
AR work/Overflow_Unit/Behavioral 1431874017 \
      FL C:/Users/George/Desktop/Lab2/Overflow_Unit.vhd EN work/Overflow_Unit 1431874016
FL C:/Users/George/Desktop/Lab2/pipe_control.vhd 2015/05/16.18:10:18 O.87xd
EN work/pipe_control 1431874050 FL C:/Users/George/Desktop/Lab2/pipe_control.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/pipe_control/Behavioral 1431874051 \
      FL C:/Users/George/Desktop/Lab2/pipe_control.vhd EN work/pipe_control 1431874050
FL C:/Users/George/Desktop/Lab2/register1bit.vhd 2015/05/16.15:05:24 O.87xd
EN work/register1bit 1431874052 FL C:/Users/George/Desktop/Lab2/register1bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/register1bit/Behavioral 1431874053 \
      FL C:/Users/George/Desktop/Lab2/register1bit.vhd EN work/register1bit 1431874052
FL C:/Users/George/Desktop/Lab2/register2bit.vhd 2015/05/16.15:07:47 O.87xd
EN work/register2bit 1431874054 FL C:/Users/George/Desktop/Lab2/register2bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/register2bit/Behavioral 1431874055 \
      FL C:/Users/George/Desktop/Lab2/register2bit.vhd EN work/register2bit 1431874054
FL C:/Users/George/Desktop/Lab2/Register32bit.vhd 2015/02/28.16:05:52 O.87xd
EN work/Register32bit 1431873986 \
      FL C:/Users/George/Desktop/Lab2/Register32bit.vhd PB ieee/std_logic_1164 1325952872
AR work/Register32bit/Behavioral 1431873987 \
      FL C:/Users/George/Desktop/Lab2/Register32bit.vhd EN work/Register32bit 1431873986
FL C:/Users/George/Desktop/Lab2/register4bit.vhd 2015/05/16.15:08:15 O.87xd
EN work/register4bit 1431874056 FL C:/Users/George/Desktop/Lab2/register4bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/register4bit/Behavioral 1431874057 \
      FL C:/Users/George/Desktop/Lab2/register4bit.vhd EN work/register4bit 1431874056
FL C:/Users/George/Desktop/Lab2/register5bit.vhd 2015/05/16.16:15:35 O.87xd
EN work/register5bit 1431874058 FL C:/Users/George/Desktop/Lab2/register5bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/register5bit/Behavioral 1431874059 \
      FL C:/Users/George/Desktop/Lab2/register5bit.vhd EN work/register5bit 1431874058
FL C:/Users/George/Desktop/Lab2/Register_File.vhd 2015/03/01.23:43:08 O.87xd
EN work/Register_File 1431874036 \
      FL C:/Users/George/Desktop/Lab2/Register_File.vhd PB ieee/std_logic_1164 1325952872
AR work/Register_File/Behavioral 1431874037 \
      FL C:/Users/George/Desktop/Lab2/Register_File.vhd EN work/Register_File 1431874036 \
      CP Dec5to32 CP And_Unit CP Register32bit CP Mux32to1 CP Compare_Module \
      CP Mux2to1
FL C:/Users/George/Desktop/Lab2/Rl_Unit.vhd 2015/02/28.12:00:34 O.87xd
EN work/Rl_Unit 1431874010 FL C:/Users/George/Desktop/Lab2/Rl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rl_Unit/Behavioral 1431874011 \
      FL C:/Users/George/Desktop/Lab2/Rl_Unit.vhd EN work/Rl_Unit 1431874010
FL C:/Users/George/Desktop/Lab2/Rr_Unit.vhd 2015/02/28.12:01:34 O.87xd
EN work/Rr_Unit 1431874012 FL C:/Users/George/Desktop/Lab2/Rr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rr_Unit/Behavioral 1431874013 \
      FL C:/Users/George/Desktop/Lab2/Rr_Unit.vhd EN work/Rr_Unit 1431874012
FL C:/Users/George/Desktop/Lab2/Sl_Unit.vhd 2015/02/28.11:59:12 O.87xd
EN work/Sl_Unit 1431874008 FL C:/Users/George/Desktop/Lab2/Sl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sl_Unit/Behavioral 1431874009 \
      FL C:/Users/George/Desktop/Lab2/Sl_Unit.vhd EN work/Sl_Unit 1431874008
FL C:/Users/George/Desktop/Lab2/Sra_Unit.vhd 2015/02/28.11:56:52 O.87xd
EN work/Sra_Unit 1431874004 FL C:/Users/George/Desktop/Lab2/Sra_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sra_Unit/Behavioral 1431874005 \
      FL C:/Users/George/Desktop/Lab2/Sra_Unit.vhd EN work/Sra_Unit 1431874004
FL C:/Users/George/Desktop/Lab2/Sr_Unit.vhd 2015/02/28.11:58:04 O.87xd
EN work/Sr_Unit 1431874006 FL C:/Users/George/Desktop/Lab2/Sr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sr_Unit/Behavioral 1431874007 \
      FL C:/Users/George/Desktop/Lab2/Sr_Unit.vhd EN work/Sr_Unit 1431874006
FL C:/Users/George/Desktop/Lab2/Sub32_Unit.vhd 2015/02/28.13:29:38 O.87xd
EN work/Sub32_Unit 1431873996 FL C:/Users/George/Desktop/Lab2/Sub32_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sub32_Unit/Behavioral 1431873997 \
      FL C:/Users/George/Desktop/Lab2/Sub32_Unit.vhd EN work/Sub32_Unit 1431873996 \
      CP Add4bit_Unit
FL C:/Users/George/Desktop/Lab2/Sum_Unit.vhd 2015/02/28.11:37:52 O.87xd
EN work/Sum_Unit 1431873978 FL C:/Users/George/Desktop/Lab2/Sum_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sum_Unit/Behavioral 1431873979 \
      FL C:/Users/George/Desktop/Lab2/Sum_Unit.vhd EN work/Sum_Unit 1431873978
FL C:/Users/George/Desktop/Lab2/YOLO.vhd 2015/03/27.19:56:08 O.87xd
EN work/YOLO 1427560699 FL C:/Users/George/Desktop/Lab2/YOLO.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/YOLO/Behavioral 1427560700 \
      FL C:/Users/George/Desktop/Lab2/YOLO.vhd EN work/YOLO 1427560699 CP DATAPATH \
      CP CONTROL
FL C:/Users/George/Desktop/Lab2/Zero.vhd 2015/03/25.19:20:32 O.87xd
EN work/ZeroFill 1431874048 FL C:/Users/George/Desktop/Lab2/Zero.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/ZeroFill/Behavioral 1431874049 \
      FL C:/Users/George/Desktop/Lab2/Zero.vhd EN work/ZeroFill 1431874048
FL C:/Users/George/Desktop/Lab2/Zero_Unit.vhd 2015/02/28.12:11:52 O.87xd
EN work/Zero_Unit 1431874020 FL C:/Users/George/Desktop/Lab2/Zero_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Zero_Unit/Behavioral 1431874021 \
      FL C:/Users/George/Desktop/Lab2/Zero_Unit.vhd EN work/Zero_Unit 1431874020
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd 2015/02/28.12:18:16 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd 2015/02/28.12:13:16 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd 2015/03/11.17:21:26 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd 2015/02/28.12:02:13 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd 2015/02/28.11:10:30 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd 2015/02/28.12:39:40 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd 2015/02/28.10:36:22 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd 2015/02/28.12:48:12 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd 2015/02/28.11:04:06 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd 2015/03/11.18:02:27 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd 2015/02/28.12:56:42 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd 2015/03/11.16:16:01 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd 2015/02/28.10:32:28 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd 2015/03/11.16:02:54 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd 2015/03/11.18:08:22 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd 2015/02/28.12:59:09 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd 2015/03/11.14:59:11 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd 2015/02/28.13:09:53 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd 2015/02/28.10:55:45 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd 2015/02/28.10:55:11 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd 2015/02/28.11:06:00 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd 2015/02/28.15:05:52 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd 2015/03/01.22:43:09 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd 2015/02/28.11:00:34 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd 2015/02/28.11:01:34 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd 2015/02/28.10:59:12 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd 2015/02/28.10:56:53 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd 2015/02/28.10:58:04 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd 2015/02/28.12:29:39 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd 2015/02/28.10:37:52 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd 2015/02/28.11:11:53 O.87xd
