

================================================================
== Vitis HLS Report for 'histogram_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Wed Apr 26 10:57:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.814 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|        ?|  35.000 ns|         ?|    7|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_1  |        5|        ?|         6|          2|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 15 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 17 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%icmp_ln13 = icmp_eq  i31 %i_1, i31 %trunc_ln_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%add_ln13 = add i31 %i_1, i31 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 24 'add' 'add_ln13' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %for.end.loopexit.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 26 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%feature_addr = getelementptr i32 %feature, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14]   --->   Operation 27 'getelementptr' 'feature_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.66ns)   --->   "%m = load i10 %feature_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14]   --->   Operation 28 'load' 'm' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%store_ln13 = store i31 %add_ln13, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 30 [1/2] (2.66ns)   --->   "%m = load i10 %feature_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:14]   --->   Operation 30 'load' 'm' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15]   --->   Operation 31 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.66ns)   --->   "%wt = load i10 %weight_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15]   --->   Operation 32 'load' 'wt' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 33 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 34 'getelementptr' 'hist_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 35 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.66ns)   --->   "%hist_load = load i10 %hist_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 36 'load' 'hist_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 37 [1/1] (1.68ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 37 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.02ns)   --->   "%store_ln16 = store i64 %zext_ln16, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = true> <Delay = 1.02>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 39 [1/2] (2.66ns)   --->   "%wt = load i10 %weight_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:15]   --->   Operation 39 'load' 'wt' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 40 [1/2] (2.66ns)   --->   "%hist_load = load i10 %hist_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 40 'load' 'hist_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 41 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%x = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:16]   --->   Operation 42 'select' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %x, i32 %wt" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17]   --->   Operation 43 'add' 'add_ln17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.02ns)   --->   "%store_ln17 = store i32 %add_ln17, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17]   --->   Operation 44 'store' 'store_ln17' <Predicate = true> <Delay = 1.02>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:12]   --->   Operation 45 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %add_ln17, i10 %hist_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:17]   --->   Operation 46 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 47 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0111000]
reuse_reg           (alloca           ) [ 0111110]
i                   (alloca           ) [ 0100000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
trunc_ln_read       (read             ) [ 0000000]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
i_1                 (load             ) [ 0000000]
specpipeline_ln0    (specpipeline     ) [ 0000000]
icmp_ln13           (icmp             ) [ 0111100]
empty               (speclooptripcount) [ 0000000]
add_ln13            (add              ) [ 0000000]
br_ln13             (br               ) [ 0000000]
i_cast              (zext             ) [ 0111000]
feature_addr        (getelementptr    ) [ 0010000]
store_ln13          (store            ) [ 0000000]
m                   (load             ) [ 0101000]
weight_addr         (getelementptr    ) [ 0010100]
zext_ln16           (zext             ) [ 0000000]
hist_addr           (getelementptr    ) [ 0110111]
reuse_addr_reg_load (load             ) [ 0000000]
addr_cmp            (icmp             ) [ 0110110]
store_ln16          (store            ) [ 0000000]
wt                  (load             ) [ 0100010]
hist_load           (load             ) [ 0100010]
reuse_reg_load      (load             ) [ 0000000]
x                   (select           ) [ 0000000]
add_ln17            (add              ) [ 0010001]
store_ln17          (store            ) [ 0000000]
specloopname_ln12   (specloopname     ) [ 0000000]
store_ln17          (store            ) [ 0000000]
br_ln13             (br               ) [ 0000000]
ret_ln0             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hist">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="reuse_addr_reg_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_reg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="trunc_ln_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="31" slack="0"/>
<pin id="56" dir="0" index="1" bw="31" slack="0"/>
<pin id="57" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="feature_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="31" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="weight_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="31" slack="2"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="hist_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hist_load/3 store_ln17/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="31" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln13_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="0" index="1" bw="31" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln13_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln13_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln16_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="reuse_addr_reg_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="2"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="addr_cmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln16_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="2"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="reuse_reg_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="4"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln17_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln17_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="4"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="reuse_addr_reg_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="183" class="1005" name="reuse_reg_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln13_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_cast_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="2"/>
<pin id="203" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="206" class="1005" name="feature_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="m_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="216" class="1005" name="weight_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="hist_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="addr_cmp_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="231" class="1005" name="wt_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wt "/>
</bind>
</comp>

<comp id="236" class="1005" name="hist_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hist_load "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln17_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="138"><net_src comp="123" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="139" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="139" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="42" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="186"><net_src comp="46" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="193"><net_src comp="50" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="200"><net_src comp="117" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="129" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="209"><net_src comp="60" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="214"><net_src comp="67" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="219"><net_src comp="73" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="224"><net_src comp="86" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="229"><net_src comp="146" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="234"><net_src comp="80" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="239"><net_src comp="93" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="244"><net_src comp="166" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {6 }
 - Input state : 
	Port: histogram_Pipeline_VITIS_LOOP_13_1 : trunc_ln | {1 }
	Port: histogram_Pipeline_VITIS_LOOP_13_1 : feature | {1 2 }
	Port: histogram_Pipeline_VITIS_LOOP_13_1 : weight | {3 4 }
	Port: histogram_Pipeline_VITIS_LOOP_13_1 : hist | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		i_cast : 2
		feature_addr : 3
		m : 4
		store_ln13 : 3
	State 2
	State 3
		wt : 1
		hist_addr : 1
		hist_load : 2
		addr_cmp : 1
		store_ln16 : 1
	State 4
	State 5
		x : 1
		add_ln17 : 2
		store_ln17 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln13_fu_123     |    0    |    38   |
|          |      add_ln17_fu_166     |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln13_fu_117     |    0    |    17   |
|          |      addr_cmp_fu_146     |    0    |    29   |
|----------|--------------------------|---------|---------|
|  select  |         x_fu_160         |    0    |    32   |
|----------|--------------------------|---------|---------|
|   read   | trunc_ln_read_read_fu_54 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       i_cast_fu_129      |    0    |    0    |
|          |     zext_ln16_fu_139     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   155   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln17_reg_241   |   32   |
|   addr_cmp_reg_226   |    1   |
| feature_addr_reg_206 |   10   |
|   hist_addr_reg_221  |   10   |
|   hist_load_reg_236  |   32   |
|    i_cast_reg_201    |   64   |
|       i_reg_190      |   31   |
|   icmp_ln13_reg_197  |    1   |
|       m_reg_211      |   32   |
|reuse_addr_reg_reg_176|   64   |
|   reuse_reg_reg_183  |   32   |
|  weight_addr_reg_216 |   10   |
|      wt_reg_231      |   32   |
+----------------------+--------+
|         Total        |   351  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   60   ||  3.087  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   351  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   351  |   182  |
+-----------+--------+--------+--------+
