vendor_name = ModelSim
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER2.vhd
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER.vhd
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/SW_UART.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/MAXV_UFM.mif
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.qip
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_shiftreg.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_ff.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_0gg.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_rrf.tdf
source_file = 1, /home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_fnf.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_v4h.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2tf.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_1tf.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_3gh.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cmpr_itb.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_gtf.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2ph.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cmpr_9sb.tdf
source_file = 1, /home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_8gg.tdf
design_name = MAXV_FULL
instance = comp, \SDA_DS~I\, SDA_DS, MAXV_FULL, 1
instance = comp, \GAUGE_SDA~I\, GAUGE_SDA, MAXV_FULL, 1
instance = comp, \SDA_MAX~I\, SDA_MAX, MAXV_FULL, 1
instance = comp, \SDA_TEL~I\, SDA_TEL, MAXV_FULL, 1
instance = comp, \inst14|sda_f|dffs[1]\, inst14|sda_f|dffs[1], MAXV_FULL, 1
instance = comp, \inst14|_~13\, inst14|_~13, MAXV_FULL, 1
instance = comp, \inst14|scl_f|dffs[1]\, inst14|scl_f|dffs[1], MAXV_FULL, 1
instance = comp, \inst14|i2c_cntr|auto_generated|counter_cella0\, inst14|i2c_cntr|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst14|i2c_cntr|auto_generated|counter_cella1\, inst14|i2c_cntr|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst14|i2c_cntr|auto_generated|counter_cella2\, inst14|i2c_cntr|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst14|i2c_cntr|auto_generated|counter_cella3\, inst14|i2c_cntr|auto_generated|counter_cella3, MAXV_FULL, 1
instance = comp, \inst14|i2c_cntr|auto_generated|counter_cella4\, inst14|i2c_cntr|auto_generated|counter_cella4, MAXV_FULL, 1
instance = comp, \SCL_DS~I\, SCL_DS, MAXV_FULL, 1
instance = comp, \inst14|_~14\, inst14|_~14, MAXV_FULL, 1
instance = comp, \inst14|scl_f|dffs[0]\, inst14|scl_f|dffs[0], MAXV_FULL, 1
instance = comp, \inst14|sda_f|dffs[0]\, inst14|sda_f|dffs[0], MAXV_FULL, 1
instance = comp, \inst14|_~2\, inst14|_~2, MAXV_FULL, 1
instance = comp, \inst14|_~3\, inst14|_~3, MAXV_FULL, 1
instance = comp, \inst14|_~0\, inst14|_~0, MAXV_FULL, 1
instance = comp, \inst14|_~1\, inst14|_~1, MAXV_FULL, 1
instance = comp, \inst14|UFM_addr_cntr|auto_generated|counter_cella0\, inst14|UFM_addr_cntr|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst14|UFM_addr_cntr|auto_generated|counter_cella1\, inst14|UFM_addr_cntr|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst14|UFM_addr_cntr|auto_generated|counter_cella2\, inst14|UFM_addr_cntr|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst14|UFM_addr_cntr|auto_generated|counter_cella3\, inst14|UFM_addr_cntr|auto_generated|counter_cella3, MAXV_FULL, 1
instance = comp, \inst14|UFM_addr_cntr|auto_generated|counter_cella4\, inst14|UFM_addr_cntr|auto_generated|counter_cella4, MAXV_FULL, 1
instance = comp, \inst14|_~6\, inst14|_~6, MAXV_FULL, 1
instance = comp, \inst14|_~9\, inst14|_~9, MAXV_FULL, 1
instance = comp, \inst14|wr_addr\, inst14|wr_addr, MAXV_FULL, 1
instance = comp, \inst14|_~12\, inst14|_~12, MAXV_FULL, 1
instance = comp, \inst14|wait_addr\, inst14|wait_addr, MAXV_FULL, 1
instance = comp, \inst14|wr_addr0\, inst14|wr_addr0, MAXV_FULL, 1
instance = comp, \inst14|i2c_addr|dffs[3]\, inst14|i2c_addr|dffs[3], MAXV_FULL, 1
instance = comp, \inst14|i2c_addr|dffs[0]\, inst14|i2c_addr|dffs[0], MAXV_FULL, 1
instance = comp, \inst14|i2c_addr|dffs[1]\, inst14|i2c_addr|dffs[1], MAXV_FULL, 1
instance = comp, \inst14|i2c_addr|dffs[2]\, inst14|i2c_addr|dffs[2], MAXV_FULL, 1
instance = comp, \inst14|wait_data\, inst14|wait_data, MAXV_FULL, 1
instance = comp, \inst14|_~4\, inst14|_~4, MAXV_FULL, 1
instance = comp, \inst14|data_write\, inst14|data_write, MAXV_FULL, 1
instance = comp, \inst14|_~5\, inst14|_~5, MAXV_FULL, 1
instance = comp, \inst14|data_ak\, inst14|data_ak, MAXV_FULL, 1
instance = comp, \inst14|data_write2\, inst14|data_write2, MAXV_FULL, 1
instance = comp, \inst14|wait_wr\, inst14|wait_wr, MAXV_FULL, 1
instance = comp, \inst14|load_ready\, inst14|load_ready, MAXV_FULL, 1
instance = comp, \inst14|idle\, inst14|idle, MAXV_FULL, 1
instance = comp, \inst14|_~20\, inst14|_~20, MAXV_FULL, 1
instance = comp, \inst14|data_read\, inst14|data_read, MAXV_FULL, 1
instance = comp, \inst14|wait_rd\, inst14|wait_rd, MAXV_FULL, 1
instance = comp, \inst14|addr_load\, inst14|addr_load, MAXV_FULL, 1
instance = comp, \inst14|data_shift\, inst14|data_shift, MAXV_FULL, 1
instance = comp, \inst14|data_clk\, inst14|data_clk, MAXV_FULL, 1
instance = comp, \inst14|data_strb\, inst14|data_strb, MAXV_FULL, 1
instance = comp, \inst14|UFM_drclk~2\, inst14|UFM_drclk~2, MAXV_FULL, 1
instance = comp, \inst14|data_sh\, inst14|data_sh, MAXV_FULL, 1
instance = comp, \inst14|addr_prepare\, inst14|addr_prepare, MAXV_FULL, 1
instance = comp, \inst14|addr_shift~0\, inst14|addr_shift~0, MAXV_FULL, 1
instance = comp, \inst14|addr_bit0\, inst14|addr_bit0, MAXV_FULL, 1
instance = comp, \inst14|addr_shift~1\, inst14|addr_shift~1, MAXV_FULL, 1
instance = comp, \inst14|addr_clk\, inst14|addr_clk, MAXV_FULL, 1
instance = comp, \inst14|addr_shift\, inst14|addr_shift, MAXV_FULL, 1
instance = comp, \inst14|UFM_program~_wirecell\, inst14|UFM_program~_wirecell, MAXV_FULL, 1
instance = comp, \inst14|erase_wait\, inst14|erase_wait, MAXV_FULL, 1
instance = comp, \inst14|erase_out\, inst14|erase_out, MAXV_FULL, 1
instance = comp, \~GND\, ~GND, MAXV_FULL, 1
instance = comp, \inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1\, inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1, MAXV_FULL, 1
instance = comp, \inst14|_~7\, inst14|_~7, MAXV_FULL, 1
instance = comp, \inst14|erase_busy\, inst14|erase_busy, MAXV_FULL, 1
instance = comp, \inst14|stop~0\, inst14|stop~0, MAXV_FULL, 1
instance = comp, \inst14|stop\, inst14|stop, MAXV_FULL, 1
instance = comp, \inst1|div_cnt|auto_generated|counter_cella0\, inst1|div_cnt|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst1|div_cnt|auto_generated|counter_cella1\, inst1|div_cnt|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst1|div_cnt|auto_generated|counter_cella2\, inst1|div_cnt|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst1|div_cnt|auto_generated|cout_bit\, inst1|div_cnt|auto_generated|cout_bit, MAXV_FULL, 1
instance = comp, \inst1|bit_cnt|auto_generated|counter_cella0\, inst1|bit_cnt|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst1|bit_cnt|auto_generated|counter_cella1\, inst1|bit_cnt|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst1|bit_cnt|auto_generated|counter_cella2\, inst1|bit_cnt|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst1|bit_cnt|auto_generated|counter_cella3\, inst1|bit_cnt|auto_generated|counter_cella3, MAXV_FULL, 1
instance = comp, \inst1|bit_cnt|auto_generated|counter_cella4\, inst1|bit_cnt|auto_generated|counter_cella4, MAXV_FULL, 1
instance = comp, \inst1|_~16\, inst1|_~16, MAXV_FULL, 1
instance = comp, \inst1|bit_cnt|auto_generated|counter_cella5\, inst1|bit_cnt|auto_generated|counter_cella5, MAXV_FULL, 1
instance = comp, \inst1|_~6\, inst1|_~6, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella0\, inst12|bright_cnt|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella1\, inst12|bright_cnt|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella2\, inst12|bright_cnt|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella3\, inst12|bright_cnt|auto_generated|counter_cella3, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella4\, inst12|bright_cnt|auto_generated|counter_cella4, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella5\, inst12|bright_cnt|auto_generated|counter_cella5, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella6\, inst12|bright_cnt|auto_generated|counter_cella6, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella7\, inst12|bright_cnt|auto_generated|counter_cella7, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella8\, inst12|bright_cnt|auto_generated|counter_cella8, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella9\, inst12|bright_cnt|auto_generated|counter_cella9, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella10\, inst12|bright_cnt|auto_generated|counter_cella10, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|counter_cella11\, inst12|bright_cnt|auto_generated|counter_cella11, MAXV_FULL, 1
instance = comp, \inst12|bright_cnt|auto_generated|cout_bit\, inst12|bright_cnt|auto_generated|cout_bit, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella0\, inst12|time_100ms_cnt|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella1\, inst12|time_100ms_cnt|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella2\, inst12|time_100ms_cnt|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella3\, inst12|time_100ms_cnt|auto_generated|counter_cella3, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella4\, inst12|time_100ms_cnt|auto_generated|counter_cella4, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella5\, inst12|time_100ms_cnt|auto_generated|counter_cella5, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella6\, inst12|time_100ms_cnt|auto_generated|counter_cella6, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|counter_cella7\, inst12|time_100ms_cnt|auto_generated|counter_cella7, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|cmpr1|aneb_result_wire[0]~1\, inst12|time_100ms_cnt|auto_generated|cmpr1|aneb_result_wire[0]~1, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|cmpr1|aneb_result_wire[0]~0\, inst12|time_100ms_cnt|auto_generated|cmpr1|aneb_result_wire[0]~0, MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|cmpr1|aneb_result_wire[0]\, inst12|time_100ms_cnt|auto_generated|cmpr1|aneb_result_wire[0], MAXV_FULL, 1
instance = comp, \inst12|time_100ms_cnt|auto_generated|cout_bit\, inst12|time_100ms_cnt|auto_generated|cout_bit, MAXV_FULL, 1
instance = comp, \inst12|time_100ms\, inst12|time_100ms, MAXV_FULL, 1
instance = comp, \inst12|blink_time|auto_generated|counter_cella0\, inst12|blink_time|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst12|blink_time|auto_generated|counter_cella1\, inst12|blink_time|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst12|blink_time|auto_generated|counter_cella2\, inst12|blink_time|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst12|blink_time|auto_generated|counter_cella3\, inst12|blink_time|auto_generated|counter_cella3, MAXV_FULL, 1
instance = comp, \inst14|_~16\, inst14|_~16, MAXV_FULL, 1
instance = comp, \inst14|_~17\, inst14|_~17, MAXV_FULL, 1
instance = comp, \inst14|MODE_ff|dffs[0]\, inst14|MODE_ff|dffs[0], MAXV_FULL, 1
instance = comp, \inst12|_~8\, inst12|_~8, MAXV_FULL, 1
instance = comp, \inst12|_~5\, inst12|_~5, MAXV_FULL, 1
instance = comp, \inst12|blink_time|auto_generated|counter_cella4\, inst12|blink_time|auto_generated|counter_cella4, MAXV_FULL, 1
instance = comp, \inst14|UFM_shifter|dffs[0]\, inst14|UFM_shifter|dffs[0], MAXV_FULL, 1
instance = comp, \inst14|UFM_shifter|dffs[1]\, inst14|UFM_shifter|dffs[1], MAXV_FULL, 1
instance = comp, \inst14|MODE_ff|dffs[2]\, inst14|MODE_ff|dffs[2], MAXV_FULL, 1
instance = comp, \inst12|blink_time|auto_generated|counter_cella5\, inst12|blink_time|auto_generated|counter_cella5, MAXV_FULL, 1
instance = comp, \inst14|MODE_ff|dffs[1]\, inst14|MODE_ff|dffs[1], MAXV_FULL, 1
instance = comp, \inst12|led_on_state~7\, inst12|led_on_state~7, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~8\, inst12|led_on_state~8, MAXV_FULL, 1
instance = comp, \inst12|_~4\, inst12|_~4, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~9\, inst12|led_on_state~9, MAXV_FULL, 1
instance = comp, \inst12|_~18\, inst12|_~18, MAXV_FULL, 1
instance = comp, \inst12|blink_count|auto_generated|counter_cella0\, inst12|blink_count|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst12|blink_count|auto_generated|counter_cella1\, inst12|blink_count|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst12|blink_count|auto_generated|counter_cella2\, inst12|blink_count|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst12|_~10\, inst12|_~10, MAXV_FULL, 1
instance = comp, \inst12|_~9\, inst12|_~9, MAXV_FULL, 1
instance = comp, \inst12|_~11\, inst12|_~11, MAXV_FULL, 1
instance = comp, \inst12|_~12\, inst12|_~12, MAXV_FULL, 1
instance = comp, \inst12|_~6\, inst12|_~6, MAXV_FULL, 1
instance = comp, \inst12|_~13\, inst12|_~13, MAXV_FULL, 1
instance = comp, \inst12|idle~2\, inst12|idle~2, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~5\, inst12|led_on_state~5, MAXV_FULL, 1
instance = comp, \inst12|led_9\, inst12|led_9, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~4\, inst12|led_on_state~4, MAXV_FULL, 1
instance = comp, \inst12|led_plus\, inst12|led_plus, MAXV_FULL, 1
instance = comp, \inst12|idle~3\, inst12|idle~3, MAXV_FULL, 1
instance = comp, \inst12|idle~6\, inst12|idle~6, MAXV_FULL, 1
instance = comp, \inst12|idle~4\, inst12|idle~4, MAXV_FULL, 1
instance = comp, \inst12|idle\, inst12|idle, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~6\, inst12|led_on_state~6, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~11\, inst12|led_on_state~11, MAXV_FULL, 1
instance = comp, \inst12|_~17\, inst12|_~17, MAXV_FULL, 1
instance = comp, \inst12|_~15\, inst12|_~15, MAXV_FULL, 1
instance = comp, \inst12|ledoff~0\, inst12|ledoff~0, MAXV_FULL, 1
instance = comp, \inst12|ledoff\, inst12|ledoff, MAXV_FULL, 1
instance = comp, \inst12|_~14\, inst12|_~14, MAXV_FULL, 1
instance = comp, \inst12|_~0\, inst12|_~0, MAXV_FULL, 1
instance = comp, \inst12|LED_ON[4]~0\, inst12|LED_ON[4]~0, MAXV_FULL, 1
instance = comp, \inst12|_~2\, inst12|_~2, MAXV_FULL, 1
instance = comp, \inst12|_~1\, inst12|_~1, MAXV_FULL, 1
instance = comp, \inst12|ledon~0\, inst12|ledon~0, MAXV_FULL, 1
instance = comp, \inst12|ledon\, inst12|ledon, MAXV_FULL, 1
instance = comp, \inst12|_~3\, inst12|_~3, MAXV_FULL, 1
instance = comp, \inst12|led_on_state~10\, inst12|led_on_state~10, MAXV_FULL, 1
instance = comp, \inst1|led_on\, inst1|led_on, MAXV_FULL, 1
instance = comp, \inst1|_~2\, inst1|_~2, MAXV_FULL, 1
instance = comp, \inst1|idle~0\, inst1|idle~0, MAXV_FULL, 1
instance = comp, \inst1|_~8\, inst1|_~8, MAXV_FULL, 1
instance = comp, \inst1|read_q\, inst1|read_q, MAXV_FULL, 1
instance = comp, \inst1|endq\, inst1|endq, MAXV_FULL, 1
instance = comp, \inst1|_~20\, inst1|_~20, MAXV_FULL, 1
instance = comp, \inst1|_~21\, inst1|_~21, MAXV_FULL, 1
instance = comp, \inst1|byte_cnt|auto_generated|counter_cella0\, inst1|byte_cnt|auto_generated|counter_cella0, MAXV_FULL, 1
instance = comp, \inst1|byte_cnt|auto_generated|counter_cella1\, inst1|byte_cnt|auto_generated|counter_cella1, MAXV_FULL, 1
instance = comp, \inst1|byte_cnt|auto_generated|counter_cella2\, inst1|byte_cnt|auto_generated|counter_cella2, MAXV_FULL, 1
instance = comp, \inst1|_~9\, inst1|_~9, MAXV_FULL, 1
instance = comp, \inst1|_~3\, inst1|_~3, MAXV_FULL, 1
instance = comp, \inst1|wr_sr\, inst1|wr_sr, MAXV_FULL, 1
instance = comp, \inst1|wr_srd\, inst1|wr_srd, MAXV_FULL, 1
instance = comp, \inst1|wr_src\, inst1|wr_src, MAXV_FULL, 1
instance = comp, \inst1|startc\, inst1|startc, MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[0]\, inst1|main_out|dffs[0], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[1]\, inst1|main_out|dffs[1], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[2]\, inst1|main_out|dffs[2], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[3]\, inst1|main_out|dffs[3], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[4]\, inst1|main_out|dffs[4], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[5]\, inst1|main_out|dffs[5], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[6]\, inst1|main_out|dffs[6], MAXV_FULL, 1
instance = comp, \inst1|main_out|dffs[7]\, inst1|main_out|dffs[7], MAXV_FULL, 1
instance = comp, \inst1|endc\, inst1|endc, MAXV_FULL, 1
instance = comp, \inst1|endd\, inst1|endd, MAXV_FULL, 1
instance = comp, \inst1|idle\, inst1|idle, MAXV_FULL, 1
instance = comp, \inst1|startd\, inst1|startd, MAXV_FULL, 1
instance = comp, \inst1|_~4\, inst1|_~4, MAXV_FULL, 1
instance = comp, \inst1|send_q\, inst1|send_q, MAXV_FULL, 1
instance = comp, \inst1|_~7\, inst1|_~7, MAXV_FULL, 1
instance = comp, \inst1|send_d\, inst1|send_d, MAXV_FULL, 1
instance = comp, \inst1|send_c\, inst1|send_c, MAXV_FULL, 1
instance = comp, \inst1|read_d\, inst1|read_d, MAXV_FULL, 1
instance = comp, \inst1|read_c\, inst1|read_c, MAXV_FULL, 1
instance = comp, \inst1|bit_c\, inst1|bit_c, MAXV_FULL, 1
instance = comp, \SCL_TEL~I\, SCL_TEL, MAXV_FULL, 1
instance = comp, \inst|MAX_SCL~0\, inst|MAX_SCL~0, MAXV_FULL, 1
instance = comp, \inst12|leds_on\, inst12|leds_on, MAXV_FULL, 1
instance = comp, \inst14|UFM_shifter|dffs[2]\, inst14|UFM_shifter|dffs[2], MAXV_FULL, 1
instance = comp, \inst14|_~18\, inst14|_~18, MAXV_FULL, 1
instance = comp, \inst14|BRT0_ff|dffs[1]\, inst14|BRT0_ff|dffs[1], MAXV_FULL, 1
instance = comp, \inst14|BRT0_ff|dffs[2]\, inst14|BRT0_ff|dffs[2], MAXV_FULL, 1
instance = comp, \inst14|UFM_shifter|dffs[3]\, inst14|UFM_shifter|dffs[3], MAXV_FULL, 1
instance = comp, \inst14|BRT0_ff|dffs[3]\, inst14|BRT0_ff|dffs[3], MAXV_FULL, 1
instance = comp, \inst14|UFM_shifter|dffs[4]\, inst14|UFM_shifter|dffs[4], MAXV_FULL, 1
instance = comp, \inst14|BRT0_ff|dffs[4]\, inst14|BRT0_ff|dffs[4], MAXV_FULL, 1
instance = comp, \inst14|BRT0_ff|dffs[0]\, inst14|BRT0_ff|dffs[0], MAXV_FULL, 1
instance = comp, \inst12|$00005~2\, inst12|$00005~2, MAXV_FULL, 1
instance = comp, \inst1|_~13\, inst1|_~13, MAXV_FULL, 1
instance = comp, \inst1|LUX_ff|dffs[0]\, inst1|LUX_ff|dffs[0], MAXV_FULL, 1
instance = comp, \inst12|bright_led\, inst12|bright_led, MAXV_FULL, 1
instance = comp, \inst12|LED0\, inst12|LED0, MAXV_FULL, 1
instance = comp, \A_CS~I\, A_CS, MAXV_FULL, 1
instance = comp, \A_SCLK~I\, A_SCLK, MAXV_FULL, 1
instance = comp, \A_MOSI~I\, A_MOSI, MAXV_FULL, 1
instance = comp, \L_MISO~I\, L_MISO, MAXV_FULL, 1
instance = comp, \G_SCL~I\, G_SCL, MAXV_FULL, 1
instance = comp, \inst13|cnt\, inst13|cnt, MAXV_FULL, 1
instance = comp, \inst13|SCL_MAX\, inst13|SCL_MAX, MAXV_FULL, 1
instance = comp, \inst14|_~26\, inst14|_~26, MAXV_FULL, 1
instance = comp, \inst13|comand~9\, inst13|comand~9, MAXV_FULL, 1
instance = comp, \inst13|comand.tel_go\, inst13|comand.tel_go, MAXV_FULL, 1
instance = comp, \inst13|comand.max_go\, inst13|comand.max_go, MAXV_FULL, 1
instance = comp, \inst13|comand~10\, inst13|comand~10, MAXV_FULL, 1
instance = comp, \inst13|comand~11\, inst13|comand~11, MAXV_FULL, 1
instance = comp, \inst13|comand.ready\, inst13|comand.ready, MAXV_FULL, 1
instance = comp, \inst1|_~15\, inst1|_~15, MAXV_FULL, 1
instance = comp, \inst1|bit_d~1\, inst1|bit_d~1, MAXV_FULL, 1
instance = comp, \inst1|bit_d\, inst1|bit_d, MAXV_FULL, 1
instance = comp, \inst|comand~13\, inst|comand~13, MAXV_FULL, 1
instance = comp, \inst|comand.ready\, inst|comand.ready, MAXV_FULL, 1
instance = comp, \inst|comand~15\, inst|comand~15, MAXV_FULL, 1
instance = comp, \inst|comand.max_go\, inst|comand.max_go, MAXV_FULL, 1
instance = comp, \inst|MAX_SDA~2\, inst|MAX_SDA~2, MAXV_FULL, 1
instance = comp, \inst|comand.tel_go\, inst|comand.tel_go, MAXV_FULL, 1
instance = comp, \inst|wd_cntr[0]\, inst|wd_cntr[0], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[1]\, inst|wd_cntr[1], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[2]\, inst|wd_cntr[2], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[3]\, inst|wd_cntr[3], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[4]\, inst|wd_cntr[4], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[5]\, inst|wd_cntr[5], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[6]\, inst|wd_cntr[6], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[7]\, inst|wd_cntr[7], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[8]\, inst|wd_cntr[8], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[9]\, inst|wd_cntr[9], MAXV_FULL, 1
instance = comp, \inst|wd_cntr[10]\, inst|wd_cntr[10], MAXV_FULL, 1
instance = comp, \inst|test_out~0\, inst|test_out~0, MAXV_FULL, 1
instance = comp, \inst|wd_cntr[11]\, inst|wd_cntr[11], MAXV_FULL, 1
instance = comp, \inst|test_out~1\, inst|test_out~1, MAXV_FULL, 1
instance = comp, \inst|test_out~reg0\, inst|test_out~reg0, MAXV_FULL, 1
instance = comp, \inst|TEL_SDA~1\, inst|TEL_SDA~1, MAXV_FULL, 1
instance = comp, \SCL_MAX~I\, SCL_MAX, MAXV_FULL, 1
instance = comp, \LED1~I\, LED1, MAXV_FULL, 1
instance = comp, \LED2~I\, LED2, MAXV_FULL, 1
instance = comp, \L_CS~I\, L_CS, MAXV_FULL, 1
instance = comp, \L_SCLK~I\, L_SCLK, MAXV_FULL, 1
instance = comp, \L_MOSI~I\, L_MOSI, MAXV_FULL, 1
instance = comp, \A_MISO~I\, A_MISO, MAXV_FULL, 1
instance = comp, \UART_Telit_RX~I\, UART_Telit_RX, MAXV_FULL, 1
instance = comp, \UART_Modem_TX~I\, UART_Modem_TX, MAXV_FULL, 1
instance = comp, \BT_RX~I\, BT_RX, MAXV_FULL, 1
instance = comp, \G_Telit_TX~I\, G_Telit_TX, MAXV_FULL, 1
instance = comp, \BT_BDOOR~I\, BT_BDOOR, MAXV_FULL, 1
instance = comp, \BT_RST~I\, BT_RST, MAXV_FULL, 1
instance = comp, \SIM_SEL~I\, SIM_SEL, MAXV_FULL, 1
instance = comp, \UART_Reset~I\, UART_Reset, MAXV_FULL, 1
instance = comp, \UART_Modem_RX~I\, UART_Modem_RX, MAXV_FULL, 1
instance = comp, \GAUGE_SCL~I\, GAUGE_SCL, MAXV_FULL, 1
instance = comp, \UART_Telit_TX~I\, UART_Telit_TX, MAXV_FULL, 1
instance = comp, \BT_TX~I\, BT_TX, MAXV_FULL, 1
instance = comp, \G_Telit_RX~I\, G_Telit_RX, MAXV_FULL, 1
instance = comp, \PWR_SW~I\, PWR_SW, MAXV_FULL, 1
instance = comp, \G_SDA~I\, G_SDA, MAXV_FULL, 1
