#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 22 15:49:07 2017
# Process ID: 12708
# Current directory: D:/DSED_G1/P5/lab5_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6960 D:\DSED_G1\P5\lab5_1_1\lab5_1_1.xpr
# Log file: D:/DSED_G1/P5/lab5_1_1/vivado.log
# Journal file: D:/DSED_G1/P5/lab5_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSED_G1/P5/lab5_1_1/lab5_1_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 797.285 ; gain = 38.008
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'PC-B043A-16' and cannot be killed from host 'LAPTOP-07004HLV'

launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_1_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sources_1/new/lab5_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/imports/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fd92f50e5a744683b5213a17ffa5fc63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_1_1_tb_behav xil_defaultlib.lab5_1_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1 [lab5_1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1_tb
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/lab5_1_1_tb_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Acceso denegado: "xsim.dir/lab5_1_1_tb_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_1_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sources_1/new/lab5_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/imports/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fd92f50e5a744683b5213a17ffa5fc63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_1_1_tb_behav xil_defaultlib.lab5_1_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1 [lab5_1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1_tb
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/lab5_1_1_tb_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Acceso denegado: "xsim.dir/lab5_1_1_tb_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_1_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sources_1/new/lab5_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/imports/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fd92f50e5a744683b5213a17ffa5fc63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_1_1_tb_behav xil_defaultlib.lab5_1_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1 [lab5_1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1_tb
Built simulation snapshot lab5_1_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xsim.dir/lab5_1_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xsim.dir/lab5_1_1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 15:51:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 15:51:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 817.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_1_1_tb_behav -key {Behavioral:sim_1:Functional:lab5_1_1_tb} -tclbatch {lab5_1_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_1_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_1_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 823.973 ; gain = 6.223
run 10 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 839.730 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 839.730 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_1_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sources_1/new/lab5_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/imports/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_1_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fd92f50e5a744683b5213a17ffa5fc63 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_1_1_tb_behav xil_defaultlib.lab5_1_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1 [lab5_1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_1_1_tb
Built simulation snapshot lab5_1_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xsim.dir/lab5_1_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xsim.dir/lab5_1_1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 15:54:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 15:54:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSED_G1/P5/lab5_1_1/lab5_1_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_1_1_tb_behav -key {Behavioral:sim_1:Functional:lab5_1_1_tb} -tclbatch {lab5_1_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_1_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_1_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 839.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project lab5_2_1 D:/DSED_G1/P5/lab5_2_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 876.988 ; gain = 19.605
file mkdir D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new
close [ open D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.v w ]
add_files D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.v
add_files -fileset constrs_1 -norecurse D:/DSED_G1/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
remove_files  D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.v
file delete -force D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.v
close [ open D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd w ]
add_files D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:46]
ERROR: [VRFC 10-1471] type error near ain_t ; current type std_logic; expected type std_logic_vector [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-91] yout is not declared [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-37] lab5_2_1 has only 4 ports [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:59]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:60]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:62]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:64]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:65]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:67]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:68]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:70]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:71]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:73]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:74]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:76]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
ERROR: [VRFC 10-91] yout is not declared [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-37] lab5_2_1 has only 4 ports [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
ERROR: [VRFC 10-91] yout is not declared [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-37] lab5_2_1 has only 4 ports [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0aacd8a7690d414ebf9c082f0459e795 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_2_1_tb_behav xil_defaultlib.lab5_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:46]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab5_2_1_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
ERROR: [VRFC 10-91] ain is not declared [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
ERROR: [VRFC 10-91] ain is not declared [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0aacd8a7690d414ebf9c082f0459e795 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_2_1_tb_behav xil_defaultlib.lab5_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd:46]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab5_2_1_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0aacd8a7690d414ebf9c082f0459e795 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_2_1_tb_behav xil_defaultlib.lab5_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice s00 is already covered [D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab5_2_1_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab5_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_2_1/lab5_2_1.srcs/sources_1/new/lab5_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSED_G1/P5/lab5_1_1/lab5_1_1.srcs/sim_1/new/lab5_1_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0aacd8a7690d414ebf9c082f0459e795 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_2_1_tb_behav xil_defaultlib.lab5_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab5_2_1 [lab5_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_2_1_tb
Built simulation snapshot lab5_2_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xsim.dir/lab5_2_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav/xsim.dir/lab5_2_1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 16:59:40 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 16:59:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 880.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSED_G1/P5/lab5_2_1/lab5_2_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_2_1_tb_behav -key {Behavioral:sim_1:Functional:lab5_2_1_tb} -tclbatch {lab5_2_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
