// Seed: 2135385636
program module_0 (
    input  wire id_0,
    input  wor  id_1,
    output wand id_2,
    output wand id_3
);
  assign id_2 = 1;
  logic id_5;
  ;
  wire id_6;
  wire id_7;
  `define pp_8 (  pp_9  ,  pp_10  )  0
endprogram
module module_1 #(
    parameter id_6 = 32'd46
) (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wire id_5
    , id_12,
    input tri _id_6,
    input tri id_7[-1 : id_6],
    output tri0 id_8
    , id_13,
    input uwire id_9,
    input tri1 id_10
);
  wire id_14 = id_6;
  assign id_12 = (1);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
