<stg><name>normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %layer15_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer10_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:2 %specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_5, void @empty, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln22"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:3 %layer10_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer10_out

]]></Node>
<StgValue><ssdm name="layer10_out_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="48">
<![CDATA[
entry:4 %trunc_ln85 = trunc i48 %layer10_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:5 %y = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln85, i8 0

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:6 %add_ln42 = add i23 %y, i23 88064

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="23" op_0_bw="23" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln5 = partselect i23 @_ssdm_op_PartSelect.i23.i48.i32.i32, i48 %layer10_out_read, i32 8, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:9 %add_ln42_47 = add i23 %trunc_ln5, i23 8160256

]]></Node>
<StgValue><ssdm name="add_ln42_47"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln41_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_47, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln41_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="23" op_0_bw="23" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln85_1 = partselect i23 @_ssdm_op_PartSelect.i23.i48.i32.i32, i48 %layer10_out_read, i32 24, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:12 %add_ln42_48 = add i23 %trunc_ln85_1, i23 8179200

]]></Node>
<StgValue><ssdm name="add_ln42_48"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %trunc_ln41_42 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_48, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln41_42"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="45" op_0_bw="45" op_1_bw="15" op_2_bw="15" op_3_bw="15">
<![CDATA[
entry:14 %p_0 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i15.i15.i15, i15 %trunc_ln41_42, i15 %trunc_ln41_s, i15 %trunc_ln

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="45">
<![CDATA[
entry:15 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i45P0A, i45 %layer15_out, i45 %p_0

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
entry:16 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
