

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Header Manager &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../../search.html" />
    <link rel="next" title="Address Manager" href="addr_manager/readme.html" />
    <link rel="prev" title="Header Insertor" href="../hdr_insertor/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../readme.html#supported-pcie-configurations">Supported PCIe Configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../readme.html#local-subcomponents">Local Subcomponents</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="../../readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../tx/readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../readme.html">DMA Calypte</a></li>
          <li class="breadcrumb-item"><a href="../../readme.html">RX DMA Calypte</a></li>
      <li class="breadcrumb-item active">Header Manager</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../../../_sources/comp/dma/dma_calypte/comp/rx/comp/hdr_manager/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="header-manager">
<span id="rx-dma-calypte-hdr-manager"></span><h1>Header Manager<a class="headerlink" href="#header-manager" title="Link to this heading">ÔÉÅ</a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-rx_dma_calypte_hdr_manager">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">RX_DMA_CALYPTE_HDR_MANAGER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-rx_dma_calypte_hdr_manager" title="Link to this definition">ÔÉÅ</a></dt>
<dd><p>This component generates PCIe headers and DMA header for the incoming packet
Fist step is to generate the DMA header. Second is to generate PCIe headers
for the packet number of pcie headers is ceil(PKT_SIZE/128) if DMA_DISCARD is
not set. Third action is generate pcie header for dma header if DMA_DISCARD
is not set. In case when DMA_DISCARD is set then no pcie headers are
generated.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-channels"><td><p>CHANNELS</p></td>
<td><p>integer</p></td>
<td><p>16</p></td>
<td><p>Number of channels</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-pkt_mtu"><td><p>PKT_MTU</p></td>
<td><p>integer</p></td>
<td><p>2**12</p></td>
<td><p>Maximum packet size in bytes</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-metadata_size"><td><p>METADATA_SIZE</p></td>
<td><p>integer</p></td>
<td><p>24</p></td>
<td><p>Size of the metadata in the DMA header</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-addr_width"><td><p>ADDR_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>64</p></td>
<td><p>RAM address width</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-pointer_width"><td><p>POINTER_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>16</p></td>
<td><p>width of a pointer to the ring buffer log2(NUMBER_OF_ITEMS)</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte_hdr_manager-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>‚ÄúULTRASCALE‚Äù</p></td>
<td><p>The DEVICE parameter allows the correct selection of the RAM
implementation according to the FPGA used. Supported values are:</p>
<ul class="simple">
<li><p>‚ÄúSTRATIX10‚Äù</p></li>
<li><p>‚ÄúAGILEX‚Äù</p></li>
<li><p>‚ÄúULTRASCALE‚Äù</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>CHANNEL START/STOP REQUEST INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-start_req_channel"><td><p>START_REQ_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Index of channel for which a start is requested</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-start_req_vld"><td><p>START_REQ_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-start_req_done"><td><p>START_REQ_DONE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Channel start confirmation</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-stop_req_channel"><td><p>STOP_REQ_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Index of channel for whic a stop is requested</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-stop_req_vld"><td><p>STOP_REQ_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-stop_req_done"><td><p>STOP_REQ_DONE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Channel stop confirmation</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>ADDRESS/POINTER READ INTERFACES</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_data_channel"><td><p>ADDR_DATA_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Request interface for data space</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_data_base"><td><p>ADDR_DATA_BASE</p></td>
<td><p>std_logic_vector(ADDR_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_data_mask"><td><p>ADDR_DATA_MASK</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_data_sw_pointer"><td><p>ADDR_DATA_SW_POINTER</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_header_channel"><td><p>ADDR_HEADER_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Request interface for dma headers</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_header_base"><td><p>ADDR_HEADER_BASE</p></td>
<td><p>std_logic_vector(ADDR_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_header_mask"><td><p>ADDR_HEADER_MASK</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-addr_header_sw_pointer"><td><p>ADDR_HEADER_SW_POINTER</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>HW POINTER UPDATE INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-hdp_update_chan"><td><p>HDP_UPDATE_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Update data pointers</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-hdp_update_data"><td><p>HDP_UPDATE_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-hdp_update_en"><td><p>HDP_UPDATE_EN</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-hhp_update_chan"><td><p>HHP_UPDATE_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Update header pointers</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-hhp_update_data"><td><p>HHP_UPDATE_DATA</p></td>
<td><p>std_logic_vector(POINTER_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-hhp_update_en"><td><p>HHP_UPDATE_EN</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>INFORMATION ABOUT PACKET (MVB INPUT)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-inf_meta"><td><p>INF_META</p></td>
<td><p>std_logic_vector(METADATA_SIZE-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Input metadata to packet</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-inf_channel"><td><p>INF_CHANNEL</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-inf_src_rdy"><td><p>INF_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-inf_dst_rdy"><td><p>INF_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Input from data stream</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-stat_pkt_lng"><td><p>STAT_PKT_LNG</p></td>
<td><p>std_logic_vector(log2(PKT_MTU+1) -1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Lenght of a currently transported packet in bytes</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-mfb_eof"><td><p>MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Part of the MFB signals</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-mfb_src_rdy"><td><p>MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-mfb_dst_rdy"><td><p>MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>PCIE HEADERs (MVB OUTPUT)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_pcie_hdr_size"><td><p>DMA_PCIE_HDR_SIZE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>PCIE header size, the values can be (also applies for DATA_PCIE_HDR_SIZE):</p>
<ul class="simple">
<li><p>0 =&gt; DMA_PCIE_HDR(3*32-1 downto 0) bits are valid,</p></li>
<li><p>1 =&gt; DMA_PCIE_HDR(4*32-1 downto 0) bits are valid</p></li>
</ul>
</td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_pcie_hdr"><td><p>DMA_PCIE_HDR</p></td>
<td><p>std_logic_vector(128-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_pcie_hdr_src_rdy"><td><p>DMA_PCIE_HDR_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_pcie_hdr_dst_rdy"><td><p>DMA_PCIE_HDR_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-data_pcie_hdr_size"><td><p>DATA_PCIE_HDR_SIZE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-data_pcie_hdr"><td><p>DATA_PCIE_HDR</p></td>
<td><p>std_logic_vector(128-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-data_pcie_hdr_src_rdy"><td><p>DATA_PCIE_HDR_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-data_pcie_hdr_dst_rdy"><td><p>DATA_PCIE_HDR_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>PCIE HEADER (MVB OUTPUT)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_discard"><td><p>DMA_DISCARD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Signals if the current packet should be discarded</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_hdr"><td><p>DMA_HDR</p></td>
<td><p>std_logic_vector(64-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>DMA header content</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_hdr_src_rdy"><td><p>DMA_HDR_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-dma_hdr_dst_rdy"><td><p>DMA_HDR_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Pkt counter interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-pkt_cntr_chan"><td><p>PKT_CNTR_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-pkt_cntr_sent_inc"><td><p>PKT_CNTR_SENT_INC</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-pkt_cntr_disc_inc"><td><p>PKT_CNTR_DISC_INC</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte_hdr_manager-pkt_cntr_pkt_size"><td><p>PKT_CNTR_PKT_SIZE</p></td>
<td><p>std_logic_vector(log2(PKT_MTU+1) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="local-subcomponents">
<h2>Local Subcomponents<a class="headerlink" href="#local-subcomponents" title="Link to this heading">ÔÉÅ</a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="addr_manager/readme.html">Address Manager</a></li>
</ul>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../hdr_insertor/readme.html" class="btn btn-neutral float-left" title="Header Insertor" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="addr_manager/readme.html" class="btn btn-neutral float-right" title="Address Manager" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>