Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'daddr_in' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'di_in' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dwe_in' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_generator
Compiling module unisims_ver.XADC(INIT_41=16'b010000110101111...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.PI_controller
Compiling module xil_defaultlib.DPWM_dead_time_circuit
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
