#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000705cd0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000000867160_0 .net "clk", 0 0, v00000000007005b0_0;  1 drivers
v0000000000867200_0 .net "d", 0 0, v0000000000700650_0;  1 drivers
v00000000008672a0_0 .net "q", 0 0, v00000000007002f0_0;  1 drivers
v0000000000867340_0 .net "qn", 0 0, v0000000000700390_0;  1 drivers
S_0000000000705e50 .scope module, "ff1" "dff" 2 3, 3 2 0, S_0000000000705cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "qn"
v00000000007044d0_0 .net "clk", 0 0, v00000000007005b0_0;  alias, 1 drivers
v00000000007047c0_0 .net "d", 0 0, v0000000000700650_0;  alias, 1 drivers
v00000000007002f0_0 .var "q", 0 0;
v0000000000700390_0 .var "qn", 0 0;
E_0000000000868210 .event posedge, v00000000007044d0_0;
S_0000000000700430 .scope module, "tst1" "tester" 2 4, 4 2 0, S_0000000000705cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "q"
    .port_info 1 /INPUT 1 "qn"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "d"
v00000000007005b0_0 .var "clk", 0 0;
v0000000000700650_0 .var "d", 0 0;
v0000000000867020_0 .net "q", 0 0, v00000000007002f0_0;  alias, 1 drivers
v00000000008670c0_0 .net "qn", 0 0, v0000000000700390_0;  alias, 1 drivers
    .scope S_0000000000705e50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007002f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700390_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000705e50;
T_1 ;
    %wait E_0000000000868210;
    %load/vec4 v00000000007047c0_0;
    %assign/vec4 v00000000007002f0_0, 0;
    %load/vec4 v00000000007047c0_0;
    %nor/r;
    %assign/vec4 v0000000000700390_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000700430;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007005b0_0, 0, 1;
    %vpi_call 4 12 "$dumpfile", "dff.vcd" {0 0 0};
    %vpi_call 4 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000700650_0, 0, 1;
    %delay 8, 0;
    %vpi_call 4 17 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000700430;
T_3 ;
    %delay 4, 0;
    %load/vec4 v00000000007005b0_0;
    %nor/r;
    %store/vec4 v00000000007005b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "dff.v";
    "tester.v";
