//
// Verilog description for cell regq, 
// Fri Feb 21 14:10:33 2020
//
// LeonardoSpectrum Level 3, 2009a.6 
//


module regq ( clk, c1, c2, ia, ib, ic, id, q ) ;

    input clk ;
    input c1 ;
    input c2 ;
    input [3:0]ia ;
    input [3:0]ib ;
    input [3:0]ic ;
    input [3:0]id ;
    output [3:0]q ;

    wire nx2, nx18, nx28, nx48, nx68, nx88, nx136, nx139, nx141, nx147, nx149, 
         nx154, nx156, nx161, nx163, nx171;
    wire [3:0] \$dummy ;




    dff reg_q_0 (.Q (q[0]), .QB (\$dummy [0]), .D (nx28), .CLK (clk)) ;
    nand02_2x ix29 (.Y (nx28), .A0 (nx136), .A1 (nx139)) ;
    aoi32 ix137 (.Y (nx136), .A0 (id[0]), .A1 (c1), .A2 (c2), .B0 (ia[0]), .B1 (
          nx18)) ;
    nor02_2x ix19 (.Y (nx18), .A0 (c1), .A1 (c2)) ;
    aoi32 ix140 (.Y (nx139), .A0 (ib[0]), .A1 (nx141), .A2 (c2), .B0 (ic[0]), .B1 (
          nx171)) ;
    inv02 ix142 (.Y (nx141), .A (c1)) ;
    dff reg_q_1 (.Q (q[1]), .QB (\$dummy [1]), .D (nx48), .CLK (clk)) ;
    nand02_2x ix49 (.Y (nx48), .A0 (nx147), .A1 (nx149)) ;
    aoi32 ix148 (.Y (nx147), .A0 (id[1]), .A1 (c1), .A2 (c2), .B0 (ia[1]), .B1 (
          nx18)) ;
    aoi32 ix150 (.Y (nx149), .A0 (ib[1]), .A1 (nx141), .A2 (c2), .B0 (ic[1]), .B1 (
          nx171)) ;
    dff reg_q_2 (.Q (q[2]), .QB (\$dummy [2]), .D (nx68), .CLK (clk)) ;
    nand02_2x ix69 (.Y (nx68), .A0 (nx154), .A1 (nx156)) ;
    aoi32 ix155 (.Y (nx154), .A0 (id[2]), .A1 (c1), .A2 (c2), .B0 (ia[2]), .B1 (
          nx18)) ;
    aoi32 ix157 (.Y (nx156), .A0 (ib[2]), .A1 (nx141), .A2 (c2), .B0 (ic[2]), .B1 (
          nx171)) ;
    dff reg_q_3 (.Q (q[3]), .QB (\$dummy [3]), .D (nx88), .CLK (clk)) ;
    nand02_2x ix89 (.Y (nx88), .A0 (nx161), .A1 (nx163)) ;
    aoi32 ix162 (.Y (nx161), .A0 (id[3]), .A1 (c1), .A2 (c2), .B0 (ia[3]), .B1 (
          nx18)) ;
    aoi32 ix164 (.Y (nx163), .A0 (ib[3]), .A1 (nx141), .A2 (c2), .B0 (ic[3]), .B1 (
          nx171)) ;
    nor02ii ix3 (.Y (nx2), .A0 (c2), .A1 (c1)) ;
    buf02 ix170 (.Y (nx171), .A (nx2)) ;
endmodule


module buf02 ( Y, A ) ;

    output Y ;
    input A ;




    assign Y = A ;
endmodule


module nor02ii ( Y, A0, A1 ) ;

    output Y ;
    input A0 ;
    input A1 ;

    wire NOT_A0;



    assign NOT_A0 = ~A0 ;
    and (Y, NOT_A0, A1) ;
endmodule


module inv02 ( Y, A ) ;

    output Y ;
    input A ;




    assign Y = ~A ;
endmodule


module nor02_2x ( Y, A0, A1 ) ;

    output Y ;
    input A0 ;
    input A1 ;

    wire NOT_A0, NOT_A1;



    assign NOT_A0 = ~A0 ;
    assign NOT_A1 = ~A1 ;
    and (Y, NOT_A0, NOT_A1) ;
endmodule


module aoi32 ( Y, A0, A1, A2, B0, B1 ) ;

    output Y ;
    input A0 ;
    input A1 ;
    input A2 ;
    input B0 ;
    input B1 ;

    wire NOT_A2, NOT_B1, nx4, NOT_A1, nx8, nx10, NOT_A0, nx14, nx16, NOT_B0, 
         nx20, nx22, nx24, nx26, nx28;



    assign NOT_A2 = ~A2 ;
    assign NOT_B1 = ~B1 ;
    and (nx4, NOT_A2, NOT_B1) ;
    assign NOT_A1 = ~A1 ;
    and (nx8, NOT_A1, NOT_B1) ;
    or (nx10, nx4, nx8) ;
    assign NOT_A0 = ~A0 ;
    and (nx14, NOT_A0, NOT_B1) ;
    or (nx16, nx10, nx14) ;
    assign NOT_B0 = ~B0 ;
    and (nx20, NOT_A2, NOT_B0) ;
    or (nx22, nx16, nx20) ;
    and (nx24, NOT_A1, NOT_B0) ;
    or (nx26, nx22, nx24) ;
    and (nx28, NOT_A0, NOT_B0) ;
    or (Y, nx26, nx28) ;
endmodule


module nand02_2x ( Y, A0, A1 ) ;

    output Y ;
    input A0 ;
    input A1 ;

    wire NOT_A1, NOT_A0;



    assign NOT_A1 = ~A1 ;
    assign NOT_A0 = ~A0 ;
    or (Y, NOT_A1, NOT_A0) ;
endmodule


module dff ( Q, QB, D, CLK ) ;

    output Q ;
    output QB ;
    input D ;
    input CLK ;

    wire nx2, nx4;



    DFFRS ix1 (.set (nx4), .reset (nx2), .in (D), .clk (CLK), .out (Q)) ;
    assign nx2 = 0 ;
    assign nx4 = 0 ;
    assign QB = ~Q ;
endmodule


module DFFRS ( set, reset, in, clk, out ) ;

    input set ;
    input reset ;
    input in ;
    input clk ;
    output out ;
reg out; 
always @ (posedge set or posedge reset or posedge clk)
begin
    if (set) out = 1;
    else if (reset) out = 0;
    else begin
     out = in;
    end
end

endmodule

