
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:2]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports clk_100]'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.332 ; gain = 453.508 ; free physical = 10053 ; free virtual = 14370
WARNING: [Vivado 12-627] No clocks matched 'clk_100'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:4]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:4]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_clocks clk_100]'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_100'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:5]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-from [get_clocks clk_100]'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_100'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100'. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.332 ; gain = 724.730 ; free physical = 10057 ; free virtual = 14368
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1633.344 ; gain = 1.012 ; free physical = 10057 ; free virtual = 14368
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132a7a762

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1639.344 ; gain = 0.000 ; free physical = 10056 ; free virtual = 14368

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 9 cells.
Phase 2 Constant Propagation | Checksum: 159b1e8f5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1639.344 ; gain = 0.000 ; free physical = 10056 ; free virtual = 14368

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 261 unconnected nets.
INFO: [Opt 31-11] Eliminated 328 unconnected cells.
Phase 3 Sweep | Checksum: b65e5951

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1639.344 ; gain = 0.000 ; free physical = 10057 ; free virtual = 14368

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.344 ; gain = 0.000 ; free physical = 10057 ; free virtual = 14368
Ending Logic Optimization Task | Checksum: b65e5951

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1639.344 ; gain = 0.000 ; free physical = 10057 ; free virtual = 14368
Implement Debug Cores | Checksum: 1a82caa4c
Logic Optimization | Checksum: 1a82caa4c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: da46b7e9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1641.344 ; gain = 0.000 ; free physical = 10037 ; free virtual = 14349
Ending Power Optimization Task | Checksum: da46b7e9

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1641.344 ; gain = 2.000 ; free physical = 10037 ; free virtual = 14349
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1671.359 ; gain = 0.000 ; free physical = 10034 ; free virtual = 14348
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 97e0d915

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1673.359 ; gain = 0.000 ; free physical = 10033 ; free virtual = 14334

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1673.359 ; gain = 0.000 ; free physical = 10033 ; free virtual = 14334
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.359 ; gain = 0.000 ; free physical = 10033 ; free virtual = 14334

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 511a382b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1673.359 ; gain = 0.000 ; free physical = 10033 ; free virtual = 14334
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 511a382b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 511a382b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 7f5a0db3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1405ea06b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 182ef27d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331
Phase 2.2.1 Place Init Design | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331
Phase 2.2 Build Placer Netlist Model | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331
Phase 2.3 Constrain Clocks/Macros | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331
Phase 2 Placer Initialization | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.359 ; gain = 31.000 ; free physical = 10030 ; free virtual = 14331

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15bb42b23

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15bb42b23

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c1440352

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1151fd1ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1151fd1ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1883bac8b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: f749f93c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10019 ; free virtual = 14320

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 5ecbea67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14314
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 5ecbea67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14314

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14314

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313
Phase 4.6 Small Shape Detail Placement | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313
Phase 4 Detail Placement | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 11ae7cc55

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 11ae7cc55

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10012 ; free virtual = 14313

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.667. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
Phase 5.2.2 Post Placement Optimization | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
Phase 5.2 Post Commit Optimization | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
Phase 5.5 Placer Reporting | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b8cdb96f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b8cdb96f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
Ending Placer Task | Checksum: 127948013

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 47.008 ; free physical = 10011 ; free virtual = 14312
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.367 ; gain = 49.000 ; free physical = 10011 ; free virtual = 14312
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1720.367 ; gain = 0.000 ; free physical = 10007 ; free virtual = 14312
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1720.367 ; gain = 0.000 ; free physical = 9997 ; free virtual = 14308
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1720.367 ; gain = 0.000 ; free physical = 9996 ; free virtual = 14307
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1720.367 ; gain = 0.000 ; free physical = 9996 ; free virtual = 14307
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
/cad/x_15/Vivado/2015.1/bin/loader: line 157: 14652 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.816 ; gain = 271.223 ; free physical = 10382 ; free virtual = 14697
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1185.828 ; gain = 5.012 ; free physical = 10377 ; free virtual = 14692
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132a7a762

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1636.336 ; gain = 0.000 ; free physical = 10026 ; free virtual = 14340

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 9 cells.
Phase 2 Constant Propagation | Checksum: 159b1e8f5

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1636.336 ; gain = 0.000 ; free physical = 10025 ; free virtual = 14340

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 261 unconnected nets.
INFO: [Opt 31-11] Eliminated 328 unconnected cells.
Phase 3 Sweep | Checksum: b65e5951

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1636.336 ; gain = 0.000 ; free physical = 10025 ; free virtual = 14340

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.336 ; gain = 0.000 ; free physical = 10025 ; free virtual = 14340
Ending Logic Optimization Task | Checksum: b65e5951

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1636.336 ; gain = 0.000 ; free physical = 10025 ; free virtual = 14340
Implement Debug Cores | Checksum: 1a82caa4c
Logic Optimization | Checksum: 1a82caa4c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: da46b7e9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.336 ; gain = 0.000 ; free physical = 10025 ; free virtual = 14340
Ending Power Optimization Task | Checksum: da46b7e9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1638.336 ; gain = 2.000 ; free physical = 10025 ; free virtual = 14340
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1638.336 ; gain = 461.520 ; free physical = 10025 ; free virtual = 14340
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1669.359 ; gain = 0.000 ; free physical = 10023 ; free virtual = 14339
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 97e0d915

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1671.359 ; gain = 0.000 ; free physical = 10013 ; free virtual = 14327

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1671.359 ; gain = 0.000 ; free physical = 10013 ; free virtual = 14327
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.359 ; gain = 0.000 ; free physical = 10013 ; free virtual = 14327

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 511a382b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1671.359 ; gain = 0.000 ; free physical = 10013 ; free virtual = 14327
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 511a382b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10010 ; free virtual = 14325

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 511a382b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10010 ; free virtual = 14325

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 7f5a0db3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10010 ; free virtual = 14325
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1405ea06b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10010 ; free virtual = 14325

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 182ef27d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10010 ; free virtual = 14324
Phase 2.2.1 Place Init Design | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10009 ; free virtual = 14323
Phase 2.2 Build Placer Netlist Model | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10009 ; free virtual = 14323

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10009 ; free virtual = 14323
Phase 2.3 Constrain Clocks/Macros | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10009 ; free virtual = 14323
Phase 2 Placer Initialization | Checksum: 1551635b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.359 ; gain = 31.000 ; free physical = 10009 ; free virtual = 14323

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15bb42b23

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10009 ; free virtual = 14311

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15bb42b23

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10009 ; free virtual = 14311

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c1440352

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10010 ; free virtual = 14311

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1151fd1ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10010 ; free virtual = 14311

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1151fd1ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10010 ; free virtual = 14311

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1883bac8b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10010 ; free virtual = 14311

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: f749f93c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10010 ; free virtual = 14311

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 5ecbea67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10003 ; free virtual = 14305
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 5ecbea67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10003 ; free virtual = 14305

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305
Phase 4.6 Small Shape Detail Placement | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305
Phase 4 Detail Placement | Checksum: 1dc03dd5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 11ae7cc55

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 11ae7cc55

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10004 ; free virtual = 14305

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.667. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
Phase 5.2.2 Post Placement Optimization | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
Phase 5.2 Post Commit Optimization | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
Phase 5.5 Placer Reporting | Checksum: 1469cc660

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b8cdb96f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b8cdb96f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
Ending Placer Task | Checksum: 127948013

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.367 ; gain = 47.008 ; free physical = 10000 ; free virtual = 14302
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1718.367 ; gain = 49.004 ; free physical = 10000 ; free virtual = 14302
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1718.367 ; gain = 0.000 ; free physical = 9997 ; free virtual = 14303
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1718.367 ; gain = 0.000 ; free physical = 9997 ; free virtual = 14298
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1718.367 ; gain = 0.000 ; free physical = 9997 ; free virtual = 14298
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1718.367 ; gain = 0.000 ; free physical = 9996 ; free virtual = 14297
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11908e69f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1779.027 ; gain = 60.660 ; free physical = 9880 ; free virtual = 14179

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11908e69f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1783.027 ; gain = 64.660 ; free physical = 9880 ; free virtual = 14179

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11908e69f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.027 ; gain = 79.660 ; free physical = 9866 ; free virtual = 14165
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12a067666

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1820.082 ; gain = 101.715 ; free physical = 9844 ; free virtual = 14143
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.782 | TNS=-222.392| WHS=-2.102 | THS=-129.020|

Phase 2 Router Initialization | Checksum: 17db75f3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1820.082 ; gain = 101.715 ; free physical = 9844 ; free virtual = 14143

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 180739674

Time (s): cpu = 00:04:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 9010 ; free virtual = 13316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e0c69aeb

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13316
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.833 | TNS=-321.599| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: dc08370e

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13316

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 15d72b54b

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13316
Phase 4.1.2 GlobIterForTiming | Checksum: 16a32eda2

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13316
Phase 4.1 Global Iteration 0 | Checksum: 16a32eda2

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13316

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 227679680

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.833 | TNS=-324.411| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19a4b123d

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317
Phase 4 Rip-up And Reroute | Checksum: 19a4b123d

Time (s): cpu = 00:16:29 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23fc0ae4a

Time (s): cpu = 00:16:30 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.833 | TNS=-324.411| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b8db96e9

Time (s): cpu = 00:16:30 ; elapsed = 00:04:42 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b8db96e9

Time (s): cpu = 00:16:30 ; elapsed = 00:04:43 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317
Phase 5 Delay and Skew Optimization | Checksum: b8db96e9

Time (s): cpu = 00:16:30 ; elapsed = 00:04:43 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1566592a9

Time (s): cpu = 00:16:30 ; elapsed = 00:04:43 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8993 ; free virtual = 13317
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.833 | TNS=-324.410| WHS=-0.464 | THS=-1.939 |

Phase 6 Post Hold Fix | Checksum: 20dfe558e

Time (s): cpu = 00:16:37 ; elapsed = 00:04:45 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8992 ; free virtual = 13315

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.764782 %
  Global Horizontal Routing Utilization  = 0.564233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1f59846b3

Time (s): cpu = 00:16:37 ; elapsed = 00:04:45 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8992 ; free virtual = 13315

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f59846b3

Time (s): cpu = 00:16:37 ; elapsed = 00:04:45 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 8992 ; free virtual = 13315

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18dd3de79

Time (s): cpu = 00:16:38 ; elapsed = 00:04:46 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 9002 ; free virtual = 13315

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 18dd3de79

Time (s): cpu = 00:16:38 ; elapsed = 00:04:46 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 9002 ; free virtual = 13315
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.833 | TNS=-359.570| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18dd3de79

Time (s): cpu = 00:16:38 ; elapsed = 00:04:46 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 9002 ; free virtual = 13315
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:38 ; elapsed = 00:04:46 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 9002 ; free virtual = 13315

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:39 ; elapsed = 00:04:46 . Memory (MB): peak = 2648.078 ; gain = 929.711 ; free physical = 9002 ; free virtual = 13315
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2664.086 ; gain = 0.000 ; free physical = 8998 ; free virtual = 13315
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -141 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.086 ; gain = 1.996 ; free physical = 8989 ; free virtual = 13307
INFO: [Common 17-206] Exiting Vivado at Fri May 20 13:23:44 2016...
