

================================================================
== Vivado HLS Report for 'lenet'
================================================================
* Date:           Sat Aug  1 10:34:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-------------------+-----+-----+-----+-----+---------+
        |                    |                   |  Latency  |  Interval | Pipeline|
        |      Instance      |       Module      | min | max | min | max |   Type  |
        +--------------------+-------------------+-----+-----+-----+-----+---------+
        |SMM_1u_500u_50u_U0  |SMM_1u_500u_50u_s  |    ?|    ?|    ?|    ?|   none  |
        |FC_1u_800u_500u_U0  |FC_1u_800u_500u_s  |    ?|    ?|    ?|    ?|   none  |
        |SCIG_U0             |SCIG               |    ?|    ?|    ?|    ?|   none  |
        |FC_1u_500u_10u_U0   |FC_1u_500u_10u_s   |    ?|    ?|    ?|    ?|   none  |
        |pool_2u_20u_24u_U0  |pool_2u_20u_24u_s  |    ?|    ?|    ?|    ?|   none  |
        |pool_2u_50u_8u_U0   |pool_2u_50u_8u_s   |    ?|    ?|    ?|    ?|   none  |
        |SMM_1u_25u_20u_U0   |SMM_1u_25u_20u_s   |    ?|    ?|    ?|    ?|   none  |
        |SCIG_1_U0           |SCIG_1             |    ?|    ?|    ?|    ?|   none  |
        |AXI_DMA_MASTER_U0   |AXI_DMA_MASTER     |    ?|    ?|    ?|    ?|   none  |
        |AXI_DMA_SLAVE_U0    |AXI_DMA_SLAVE      |    ?|    ?|    ?|    ?|   none  |
        +--------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |       14|      -|     374|    445|
|Instance         |      226|    206|   15280|  26546|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      240|    206|   15654|  26991|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       85|     93|      14|     50|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-------------------+---------+-------+------+------+
    |      Instance      |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+-------------------+---------+-------+------+------+
    |AXI_DMA_MASTER_U0   |AXI_DMA_MASTER     |        0|     18|   584|   657|
    |AXI_DMA_SLAVE_U0    |AXI_DMA_SLAVE      |        0|     18|   508|   485|
    |FC_1u_500u_10u_U0   |FC_1u_500u_10u_s   |       10|     29|  2159|  2732|
    |FC_1u_800u_500u_U0  |FC_1u_800u_500u_s  |      200|     34|  2223|  3671|
    |SCIG_U0             |SCIG               |        8|     11|  1063|  3739|
    |SCIG_1_U0           |SCIG_1             |        8|     11|   800|  1330|
    |SMM_1u_25u_20u_U0   |SMM_1u_25u_20u_s   |        0|     19|  1866|  2600|
    |SMM_1u_500u_50u_U0  |SMM_1u_500u_50u_s  |        0|     36|  3125|  7132|
    |pool_2u_20u_24u_U0  |pool_2u_20u_24u_s  |        0|     15|  1468|  2094|
    |pool_2u_50u_8u_U0   |pool_2u_50u_8u_s   |        0|     15|  1484|  2106|
    +--------------------+-------------------+---------+-------+------+------+
    |Total               |                   |      226|    206| 15280| 26546|
    +--------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+------+-----+---------+
    |connect_0_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_1_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_2_V_V_U  |        0|   5|  44|     2|   32|       64|
    |connect_3_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_4_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_5_V_V_U  |        0|   5|  44|     2|   32|       64|
    |connect_6_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_7_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_8_V_V_U  |        2|  52|  51|    50|   32|     1600|
    +-----------------+---------+----+----+------+-----+---------+
    |Total            |       14| 374| 445|   354|  288|    11328|
    +-----------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|in_stream_TDATA    |  in |   32|     axis     |  in_stream_V_data_V |    pointer   |
|in_stream_TLAST    |  in |    1|     axis     |   in_stream_V_last  |    pointer   |
|in_stream_TVALID   |  in |    1|     axis     |   in_stream_V_last  |    pointer   |
|in_stream_TREADY   | out |    1|     axis     |   in_stream_V_last  |    pointer   |
|out_stream_TDATA   | out |   32|     axis     | out_stream_V_data_V |    pointer   |
|out_stream_TLAST   | out |    1|     axis     |  out_stream_V_last  |    pointer   |
|out_stream_TVALID  | out |    1|     axis     |  out_stream_V_last  |    pointer   |
|out_stream_TREADY  |  in |    1|     axis     |  out_stream_V_last  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_none |        lenet        | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |        lenet        | return value |
+-------------------+-----+-----+--------------+---------------------+--------------+

