# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7k325tffg900-2

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.cache/wt [current_project]
set_property parent.project_path /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
set_property ip_repo_paths /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IP_GEN [current_project]
add_files /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/pcie_gen2x1_sub_sys.bd
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_axi_bram_ctrl_0_0/pcie_gen2x1_sub_sys_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_axi_gpio_0_0/pcie_gen2x1_sub_sys_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_axi_gpio_0_0/pcie_gen2x1_sub_sys_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_axi_gpio_0_0/pcie_gen2x1_sub_sys_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_xbar_0/pcie_gen2x1_sub_sys_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_blk_mem_gen_0_0/pcie_gen2x1_sub_sys_blk_mem_gen_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_mig_7series_0_0/pcie_gen2x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen2x1_sub_sys_mig_7series_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_mig_7series_0_0/pcie_gen2x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen2x1_sub_sys_mig_7series_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_mig_7series_0_0/pcie_gen2x1_sub_sys_mig_7series_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_pcie_7x_0_0/source/pcie_gen2x1_sub_sys_pcie_7x_0_0-PCIE_X0Y0.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_pcie_7x_0_0/synth/pcie_gen2x1_sub_sys_pcie_7x_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_rst_mig_7series_0_200M_0/pcie_gen2x1_sub_sys_rst_mig_7series_0_200M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_rst_mig_7series_0_200M_0/pcie_gen2x1_sub_sys_rst_mig_7series_0_200M_0.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_rst_mig_7series_0_200M_0/pcie_gen2x1_sub_sys_rst_mig_7series_0_200M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_rst_pcie_sys_250M_0/pcie_gen2x1_sub_sys_rst_pcie_sys_250M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_rst_pcie_sys_250M_0/pcie_gen2x1_sub_sys_rst_pcie_sys_250M_0.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_rst_pcie_sys_250M_0/pcie_gen2x1_sub_sys_rst_pcie_sys_250M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_pc_0/pcie_gen2x1_sub_sys_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_us_0/pcie_gen2x1_sub_sys_auto_us_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_us_0/pcie_gen2x1_sub_sys_auto_us_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_0/pcie_gen2x1_sub_sys_auto_cc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_0/pcie_gen2x1_sub_sys_auto_cc_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_1/pcie_gen2x1_sub_sys_auto_cc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_1/pcie_gen2x1_sub_sys_auto_cc_1_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_ds_0/pcie_gen2x1_sub_sys_auto_ds_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_ds_0/pcie_gen2x1_sub_sys_auto_ds_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_2/pcie_gen2x1_sub_sys_auto_cc_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_cc_2/pcie_gen2x1_sub_sys_auto_cc_2_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_ds_1/pcie_gen2x1_sub_sys_auto_ds_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_ds_1/pcie_gen2x1_sub_sys_auto_ds_1_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_pc_1/pcie_gen2x1_sub_sys_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_us_1/pcie_gen2x1_sub_sys_auto_us_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_us_1/pcie_gen2x1_sub_sys_auto_us_1_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_rs_0/pcie_gen2x1_sub_sys_auto_rs_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/ip/pcie_gen2x1_sub_sys_auto_rs_w_0/pcie_gen2x1_sub_sys_auto_rs_w_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/pcie_gen2x1_sub_sys_ooc.xdc]
set_property is_locked true [get_files /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/project_X/project_X.srcs/sources_1/bd/pcie_gen2x1_sub_sys/pcie_gen2x1_sub_sys.bd]

read_verilog -library xil_defaultlib /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/pcie_gen2x1_sub_sys_wrapper.v
read_xdc /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/pcie_gen2x1_sub_sys_wrapper.xdc
set_property used_in_implementation false [get_files /home/sanjayr/projects/boeing/IPI_demo/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IPI_project_64bit_if/pcie_gen2x1_sub_sys_wrapper.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top pcie_gen2x1_sub_sys_wrapper -part xc7k325tffg900-2
write_checkpoint -noxdef pcie_gen2x1_sub_sys_wrapper.dcp
catch { report_utilization -file pcie_gen2x1_sub_sys_wrapper_utilization_synth.rpt -pb pcie_gen2x1_sub_sys_wrapper_utilization_synth.pb }
