--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 5 -tsi top.tsi -a -s 4 -u 20 -n 5 -xml top.twx top.ncd -o
top.twr top.pcf -ucf constraints.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report, limited to 5 items per endpoint, 5 endpoints per constraint
                          unconstrained path report, limited to 20 items per endpoint, 5 endpoints per path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: Default period analysis for net "CLK_50MHz_IBUFG" 

 8101 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.722ns.
--------------------------------------------------------------------------------

Paths for end point u_vga/row_7 (SLICE_X16Y45.G3), 278 paths
--------------------------------------------------------------------------------
Delay:                  12.722ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_7 (FF)
  Data Path Delay:      12.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X16Y45.G3      net (fanout=6)        1.165   u_vga/N48
    SLICE_X16Y45.CLK     Tgck                  1.285   u_vga/row<7>
                                                       u_vga/row_mux0000<0>_F
                                                       u_vga/row_mux0000<0>
                                                       u_vga/row_7
    -------------------------------------------------  ---------------------------
    Total                                     12.710ns (6.364ns logic, 6.346ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Delay:                  12.626ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_7 (FF)
  Data Path Delay:      12.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X16Y45.G3      net (fanout=6)        1.165   u_vga/N48
    SLICE_X16Y45.CLK     Tgck                  1.285   u_vga/row<7>
                                                       u_vga/row_mux0000<0>_F
                                                       u_vga/row_mux0000<0>
                                                       u_vga/row_7
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (6.360ns logic, 6.254ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Delay:                  12.609ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_7 (FF)
  Data Path Delay:      12.597ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X16Y45.G3      net (fanout=6)        1.165   u_vga/N48
    SLICE_X16Y45.CLK     Tgck                  1.285   u_vga/row<7>
                                                       u_vga/row_mux0000<0>_F
                                                       u_vga/row_mux0000<0>
                                                       u_vga/row_7
    -------------------------------------------------  ---------------------------
    Total                                     12.597ns (6.251ns logic, 6.346ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Delay:                  12.513ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_7 (FF)
  Data Path Delay:      12.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X16Y45.G3      net (fanout=6)        1.165   u_vga/N48
    SLICE_X16Y45.CLK     Tgck                  1.285   u_vga/row<7>
                                                       u_vga/row_mux0000<0>_F
                                                       u_vga/row_mux0000<0>
                                                       u_vga/row_7
    -------------------------------------------------  ---------------------------
    Total                                     12.501ns (6.247ns logic, 6.254ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Delay:                  12.232ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_7 (FF)
  Data Path Delay:      12.220ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y23.F3      net (fanout=7)        0.109   u_vga/N22
    SLICE_X28Y23.X       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<6>11
    SLICE_X29Y22.F1      net (fanout=1)        0.476   u_vga/row_sub0001<6>
    SLICE_X29Y22.COUT    Topcyf                1.162   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X16Y45.G3      net (fanout=6)        1.165   u_vga/N48
    SLICE_X16Y45.CLK     Tgck                  1.285   u_vga/row<7>
                                                       u_vga/row_mux0000<0>_F
                                                       u_vga/row_mux0000<0>
                                                       u_vga/row_7
    -------------------------------------------------  ---------------------------
    Total                                     12.220ns (6.478ns logic, 5.742ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/row_1 (SLICE_X17Y44.G2), 278 paths
--------------------------------------------------------------------------------
Delay:                  12.649ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_1 (FF)
  Data Path Delay:      12.637ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X17Y44.G2      net (fanout=6)        1.219   u_vga/N48
    SLICE_X17Y44.CLK     Tgck                  1.158   u_vga/row<1>
                                                       u_vga/row_mux0000<6>2
                                                       u_vga/row_mux0000<6>_f5
                                                       u_vga/row_1
    -------------------------------------------------  ---------------------------
    Total                                     12.637ns (6.237ns logic, 6.400ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Delay:                  12.553ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_1 (FF)
  Data Path Delay:      12.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X17Y44.G2      net (fanout=6)        1.219   u_vga/N48
    SLICE_X17Y44.CLK     Tgck                  1.158   u_vga/row<1>
                                                       u_vga/row_mux0000<6>2
                                                       u_vga/row_mux0000<6>_f5
                                                       u_vga/row_1
    -------------------------------------------------  ---------------------------
    Total                                     12.541ns (6.233ns logic, 6.308ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Delay:                  12.536ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_1 (FF)
  Data Path Delay:      12.524ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X17Y44.G2      net (fanout=6)        1.219   u_vga/N48
    SLICE_X17Y44.CLK     Tgck                  1.158   u_vga/row<1>
                                                       u_vga/row_mux0000<6>2
                                                       u_vga/row_mux0000<6>_f5
                                                       u_vga/row_1
    -------------------------------------------------  ---------------------------
    Total                                     12.524ns (6.124ns logic, 6.400ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Delay:                  12.440ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_1 (FF)
  Data Path Delay:      12.428ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X17Y44.G2      net (fanout=6)        1.219   u_vga/N48
    SLICE_X17Y44.CLK     Tgck                  1.158   u_vga/row<1>
                                                       u_vga/row_mux0000<6>2
                                                       u_vga/row_mux0000<6>_f5
                                                       u_vga/row_1
    -------------------------------------------------  ---------------------------
    Total                                     12.428ns (6.120ns logic, 6.308ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Delay:                  12.159ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_1 (FF)
  Data Path Delay:      12.147ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.068 - 0.080)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y23.F3      net (fanout=7)        0.109   u_vga/N22
    SLICE_X28Y23.X       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<6>11
    SLICE_X29Y22.F1      net (fanout=1)        0.476   u_vga/row_sub0001<6>
    SLICE_X29Y22.COUT    Topcyf                1.162   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X17Y44.G2      net (fanout=6)        1.219   u_vga/N48
    SLICE_X17Y44.CLK     Tgck                  1.158   u_vga/row<1>
                                                       u_vga/row_mux0000<6>2
                                                       u_vga/row_mux0000<6>_f5
                                                       u_vga/row_1
    -------------------------------------------------  ---------------------------
    Total                                     12.147ns (6.351ns logic, 5.796ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/row_4 (SLICE_X18Y45.G3), 278 paths
--------------------------------------------------------------------------------
Delay:                  12.407ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_4 (FF)
  Data Path Delay:      12.395ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X18Y45.G3      net (fanout=6)        0.850   u_vga/N48
    SLICE_X18Y45.CLK     Tgck                  1.285   u_vga/row<4>
                                                       u_vga/row_mux0000<3>2
                                                       u_vga/row_mux0000<3>_f5
                                                       u_vga/row_4
    -------------------------------------------------  ---------------------------
    Total                                     12.395ns (6.364ns logic, 6.031ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Delay:                  12.311ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_4 (FF)
  Data Path Delay:      12.299ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X18Y45.G3      net (fanout=6)        0.850   u_vga/N48
    SLICE_X18Y45.CLK     Tgck                  1.285   u_vga/row<4>
                                                       u_vga/row_mux0000<3>2
                                                       u_vga/row_mux0000<3>_f5
                                                       u_vga/row_4
    -------------------------------------------------  ---------------------------
    Total                                     12.299ns (6.360ns logic, 5.939ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Delay:                  12.294ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_4 (FF)
  Data Path Delay:      12.282ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X18Y45.G3      net (fanout=6)        0.850   u_vga/N48
    SLICE_X18Y45.CLK     Tgck                  1.285   u_vga/row<4>
                                                       u_vga/row_mux0000<3>2
                                                       u_vga/row_mux0000<3>_f5
                                                       u_vga/row_4
    -------------------------------------------------  ---------------------------
    Total                                     12.282ns (6.251ns logic, 6.031ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Delay:                  12.198ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_4 (FF)
  Data Path Delay:      12.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X18Y45.G3      net (fanout=6)        0.850   u_vga/N48
    SLICE_X18Y45.CLK     Tgck                  1.285   u_vga/row<4>
                                                       u_vga/row_mux0000<3>2
                                                       u_vga/row_mux0000<3>_f5
                                                       u_vga/row_4
    -------------------------------------------------  ---------------------------
    Total                                     12.186ns (6.247ns logic, 5.939ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Delay:                  11.917ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_4 (FF)
  Data Path Delay:      11.905ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y23.F3      net (fanout=7)        0.109   u_vga/N22
    SLICE_X28Y23.X       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<6>11
    SLICE_X29Y22.F1      net (fanout=1)        0.476   u_vga/row_sub0001<6>
    SLICE_X29Y22.COUT    Topcyf                1.162   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X18Y45.G3      net (fanout=6)        0.850   u_vga/N48
    SLICE_X18Y45.CLK     Tgck                  1.285   u_vga/row<4>
                                                       u_vga/row_mux0000<3>2
                                                       u_vga/row_mux0000<3>_f5
                                                       u_vga/row_4
    -------------------------------------------------  ---------------------------
    Total                                     11.905ns (6.478ns logic, 5.427ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/row_6 (SLICE_X19Y45.G2), 278 paths
--------------------------------------------------------------------------------
Delay:                  12.334ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_6 (FF)
  Data Path Delay:      12.322ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y45.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y45.CLK     Tgck                  1.158   u_vga/row<6>
                                                       u_vga/row_mux0000<1>_F
                                                       u_vga/row_mux0000<1>
                                                       u_vga/row_6
    -------------------------------------------------  ---------------------------
    Total                                     12.322ns (6.237ns logic, 6.085ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  12.238ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_6 (FF)
  Data Path Delay:      12.226ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y45.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y45.CLK     Tgck                  1.158   u_vga/row<6>
                                                       u_vga/row_mux0000<1>_F
                                                       u_vga/row_mux0000<1>
                                                       u_vga/row_6
    -------------------------------------------------  ---------------------------
    Total                                     12.226ns (6.233ns logic, 5.993ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Delay:                  12.221ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_6 (FF)
  Data Path Delay:      12.209ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y45.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y45.CLK     Tgck                  1.158   u_vga/row<6>
                                                       u_vga/row_mux0000<1>_F
                                                       u_vga/row_mux0000<1>
                                                       u_vga/row_6
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (6.124ns logic, 6.085ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Delay:                  12.125ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_6 (FF)
  Data Path Delay:      12.113ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y45.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y45.CLK     Tgck                  1.158   u_vga/row<6>
                                                       u_vga/row_mux0000<1>_F
                                                       u_vga/row_mux0000<1>
                                                       u_vga/row_6
    -------------------------------------------------  ---------------------------
    Total                                     12.113ns (6.120ns logic, 5.993ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Delay:                  11.844ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_6 (FF)
  Data Path Delay:      11.832ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y23.F3      net (fanout=7)        0.109   u_vga/N22
    SLICE_X28Y23.X       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<6>11
    SLICE_X29Y22.F1      net (fanout=1)        0.476   u_vga/row_sub0001<6>
    SLICE_X29Y22.COUT    Topcyf                1.162   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y45.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y45.CLK     Tgck                  1.158   u_vga/row<6>
                                                       u_vga/row_mux0000<1>_F
                                                       u_vga/row_mux0000<1>
                                                       u_vga/row_6
    -------------------------------------------------  ---------------------------
    Total                                     11.832ns (6.351ns logic, 5.481ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/row_2 (SLICE_X19Y44.G2), 278 paths
--------------------------------------------------------------------------------
Delay:                  12.334ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_2 (FF)
  Data Path Delay:      12.322ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y44.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y44.CLK     Tgck                  1.158   u_vga/row<2>
                                                       u_vga/row_mux0000<5>_F
                                                       u_vga/row_mux0000<5>
                                                       u_vga/row_2
    -------------------------------------------------  ---------------------------
    Total                                     12.322ns (6.237ns logic, 6.085ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  12.238ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_2 (FF)
  Data Path Delay:      12.226ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                1.001   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y44.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y44.CLK     Tgck                  1.158   u_vga/row<2>
                                                       u_vga/row_mux0000<5>_F
                                                       u_vga/row_mux0000<5>
                                                       u_vga/row_2
    -------------------------------------------------  ---------------------------
    Total                                     12.226ns (6.233ns logic, 5.993ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Delay:                  12.221ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_2 (FF)
  Data Path Delay:      12.209ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y44.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y44.CLK     Tgck                  1.158   u_vga/row<2>
                                                       u_vga/row_mux0000<5>_F
                                                       u_vga/row_mux0000<5>
                                                       u_vga/row_2
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (6.124ns logic, 6.085ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Delay:                  12.125ns (data path - clock path skew + uncertainty)
  Source:               columns_0 (FF)
  Destination:          u_vga/row_2 (FF)
  Data Path Delay:      12.113ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_0 to u_vga/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.YQ      Tcko                  0.587   columns<1>
                                                       columns_0
    SLICE_X28Y23.G3      net (fanout=9)        1.644   columns<0>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y21.BX      net (fanout=7)        0.825   u_vga/N22
    SLICE_X28Y21.X       Tbxx                  0.806   u_vga/row_sub0001<7>
                                                       u_vga/Msub_row_sub0001_xor<7>1_f5
    SLICE_X29Y22.G2      net (fanout=1)        0.364   u_vga/row_sub0001<7>
    SLICE_X29Y22.COUT    Topcyg                0.888   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y44.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y44.CLK     Tgck                  1.158   u_vga/row<2>
                                                       u_vga/row_mux0000<5>_F
                                                       u_vga/row_mux0000<5>
                                                       u_vga/row_2
    -------------------------------------------------  ---------------------------
    Total                                     12.113ns (6.120ns logic, 5.993ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Delay:                  11.844ns (data path - clock path skew + uncertainty)
  Source:               columns_1 (FF)
  Destination:          u_vga/row_2 (FF)
  Data Path Delay:      11.832ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.024 - 0.036)
  Source Clock:         CLK_50MHz_IBUFG rising
  Destination Clock:    CLK_50MHz_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: columns_1 to u_vga/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.XQ      Tcko                  0.591   columns<1>
                                                       columns_1
    SLICE_X28Y23.G1      net (fanout=8)        1.736   columns<1>
    SLICE_X28Y23.Y       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<3>111
    SLICE_X28Y23.F3      net (fanout=7)        0.109   u_vga/N22
    SLICE_X28Y23.X       Tilo                  0.759   u_vga/row_sub0001<6>
                                                       u_vga/Msub_row_sub0001_xor<6>11
    SLICE_X29Y22.F1      net (fanout=1)        0.476   u_vga/row_sub0001<6>
    SLICE_X29Y22.COUT    Topcyf                1.162   u_vga/Mcompar_row_cmp_gt0001_cy<7>
                                                       u_vga/Mcompar_row_cmp_gt0001_lut<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<6>
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   u_vga/Mcompar_row_cmp_gt0001_cy<7>
    SLICE_X29Y23.XB      Tcinxb                0.404   N17
                                                       u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.G1      net (fanout=8)        2.233   u_vga/Mcompar_row_cmp_gt0001_cy<8>
    SLICE_X22Y39.Y       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.023   N33
    SLICE_X22Y39.X       Tilo                  0.759   u_vga/N48
                                                       u_vga/row_mux0000<3>5
    SLICE_X19Y44.G2      net (fanout=6)        0.904   u_vga/N48
    SLICE_X19Y44.CLK     Tgck                  1.158   u_vga/row<2>
                                                       u_vga/row_mux0000<5>_F
                                                       u_vga/row_mux0000<5>
                                                       u_vga/row_2
    -------------------------------------------------  ---------------------------
    Total                                     11.832ns (6.351ns logic, 5.481ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock 
"CLK_50MHz_IBUFG" 

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.672ns.
--------------------------------------------------------------------------------

Paths for end point u_rx_line/U_retime0 (U8.PAD), 1 path
--------------------------------------------------------------------------------
Offset:                 4.672ns (data path - clock path + uncertainty)
  Source:               UART_RX (PAD)
  Destination:          u_rx_line/U_retime0 (FF)
  Destination Clock:    CLK_50MHz_IBUFG rising
  Data Path Delay:      7.490ns (Levels of Logic = 0)
  Clock Path Delay:     2.818ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX to u_rx_line/U_retime0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.ICLK1             Tiopickd              7.490   UART_RX
                                                       UART_RX
                                                       UART_RX_IBUF
                                                       UART_RX.IFD_DELAY
                                                       u_rx_line/U_retime0
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (7.490ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: CLK_50MHz to u_rx_line/U_retime0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.037   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.166   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    U8.ICLK1             net (fanout=87)       0.149   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (2.632ns logic, 0.186ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point u_rx_line/writeen (SLICE_X28Y44.CE), 1 path
--------------------------------------------------------------------------------
Offset:                 1.936ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          u_rx_line/writeen (FF)
  Destination Clock:    CLK_50MHz_IBUFG rising
  Data Path Delay:      4.743ns (Levels of Logic = 1)
  Clock Path Delay:     2.807ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset to u_rx_line/writeen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.I                Tiopi                 1.726   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X28Y44.CE      net (fanout=133)      2.462   reset_IBUF
    SLICE_X28Y44.CLK     Tceck                 0.555   u_rx_line/writeen
                                                       u_rx_line/writeen
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (2.281ns logic, 2.462ns route)
                                                       (48.1% logic, 51.9% route)

  Minimum Clock Path: CLK_50MHz to u_rx_line/writeen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.037   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.166   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    SLICE_X28Y44.CLK     net (fanout=87)       0.138   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (2.632ns logic, 0.175ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net "CLK_108MHz" 

 2853 paths analyzed, 370 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.170ns.
--------------------------------------------------------------------------------

Paths for end point u_vga/u_dotaddr/u_mult/result_13 (SLICE_X55Y24.CIN), 216 paths
--------------------------------------------------------------------------------
Delay:                  9.170ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_13 (FF)
  Data Path Delay:      9.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<13>
                                                       u_vga/u_dotaddr/u_mult/result_13
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (6.945ns logic, 2.206ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Delay:                  9.145ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_5 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_13 (FF)
  Data Path Delay:      9.126ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_5 to u_vga/u_dotaddr/u_mult/result_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.XQ      Tcko                  0.592   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_5
    MULT18X18_X1Y2.A2    net (fanout=2)        1.013   u_vga/u_dotclock/vctr<5>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<13>
                                                       u_vga/u_dotaddr/u_mult/result_13
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (6.885ns logic, 2.241ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Delay:                  9.143ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_13 (FF)
  Data Path Delay:      9.124ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<13>
                                                       u_vga/u_dotaddr/u_mult/result_13
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (7.298ns logic, 1.826ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Delay:                  9.141ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_8 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_13 (FF)
  Data Path Delay:      9.122ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_8 to u_vga/u_dotaddr/u_mult/result_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y19.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<9>
                                                       u_vga/u_dotclock/vctr_8
    MULT18X18_X1Y2.A5    net (fanout=2)        0.976   u_vga/u_dotclock/vctr<8>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<13>
                                                       u_vga/u_dotaddr/u_mult/result_13
    -------------------------------------------------  ---------------------------
    Total                                      9.122ns (7.298ns logic, 1.824ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Delay:                  9.133ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_7 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_13 (FF)
  Data Path Delay:      9.116ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.069 - 0.086)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_7 to u_vga/u_dotaddr/u_mult/result_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y12.XQ      Tcko                  0.591   u_vga/u_dotclock/vctr<7>
                                                       u_vga/u_dotclock/vctr_7
    MULT18X18_X1Y2.A4    net (fanout=2)        1.031   u_vga/u_dotclock/vctr<7>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<13>
                                                       u_vga/u_dotaddr/u_mult/result_13
    -------------------------------------------------  ---------------------------
    Total                                      9.116ns (7.237ns logic, 1.879ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/u_dotaddr/u_mult/result_11 (SLICE_X55Y23.CIN), 184 paths
--------------------------------------------------------------------------------
Delay:                  9.051ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_11 (FF)
  Data Path Delay:      9.033ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<11>
                                                       u_vga/u_dotaddr/u_mult/result_11
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (6.827ns logic, 2.206ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Delay:                  9.026ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_5 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_11 (FF)
  Data Path Delay:      9.008ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_5 to u_vga/u_dotaddr/u_mult/result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.XQ      Tcko                  0.592   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_5
    MULT18X18_X1Y2.A2    net (fanout=2)        1.013   u_vga/u_dotclock/vctr<5>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<11>
                                                       u_vga/u_dotaddr/u_mult/result_11
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (6.767ns logic, 2.241ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Delay:                  9.024ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_11 (FF)
  Data Path Delay:      9.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<11>
                                                       u_vga/u_dotaddr/u_mult/result_11
    -------------------------------------------------  ---------------------------
    Total                                      9.006ns (7.180ns logic, 1.826ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Delay:                  9.022ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_8 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_11 (FF)
  Data Path Delay:      9.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_8 to u_vga/u_dotaddr/u_mult/result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y19.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<9>
                                                       u_vga/u_dotclock/vctr_8
    MULT18X18_X1Y2.A5    net (fanout=2)        0.976   u_vga/u_dotclock/vctr<8>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<11>
                                                       u_vga/u_dotaddr/u_mult/result_11
    -------------------------------------------------  ---------------------------
    Total                                      9.004ns (7.180ns logic, 1.824ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Delay:                  9.014ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_7 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_11 (FF)
  Data Path Delay:      8.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.070 - 0.086)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_7 to u_vga/u_dotaddr/u_mult/result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y12.XQ      Tcko                  0.591   u_vga/u_dotclock/vctr<7>
                                                       u_vga/u_dotclock/vctr_7
    MULT18X18_X1Y2.A4    net (fanout=2)        1.031   u_vga/u_dotclock/vctr<7>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<11>
                                                       u_vga/u_dotaddr/u_mult/result_11
    -------------------------------------------------  ---------------------------
    Total                                      8.998ns (7.119ns logic, 1.879ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/u_dotaddr/u_mult/result_9 (SLICE_X55Y22.CIN), 152 paths
--------------------------------------------------------------------------------
Delay:                  8.933ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_9 (FF)
  Data Path Delay:      8.915ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<9>
                                                       u_vga/u_dotaddr/u_mult/result_9
    -------------------------------------------------  ---------------------------
    Total                                      8.915ns (6.709ns logic, 2.206ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Delay:                  8.908ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_5 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_9 (FF)
  Data Path Delay:      8.890ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_5 to u_vga/u_dotaddr/u_mult/result_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.XQ      Tcko                  0.592   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_5
    MULT18X18_X1Y2.A2    net (fanout=2)        1.013   u_vga/u_dotclock/vctr<5>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<9>
                                                       u_vga/u_dotaddr/u_mult/result_9
    -------------------------------------------------  ---------------------------
    Total                                      8.890ns (6.649ns logic, 2.241ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Delay:                  8.851ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_9 (FF)
  Data Path Delay:      8.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P1    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y18.G1      net (fanout=1)        1.189   u_vga/u_dotaddr/u_mult/result_mult0000<1>
    SLICE_X55Y18.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<0>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<1>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<1>
    SLICE_X55Y19.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<1>
    SLICE_X55Y19.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<9>
                                                       u_vga/u_dotaddr/u_mult/result_9
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (6.666ns logic, 2.167ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Delay:                  8.755ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_9 (FF)
  Data Path Delay:      8.737ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P5    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y20.G1      net (fanout=1)        1.329   u_vga/u_dotaddr/u_mult/result_mult0000<5>
    SLICE_X55Y20.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<5>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<9>
                                                       u_vga/u_dotaddr/u_mult/result_9
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (6.430ns logic, 2.307ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Delay:                  8.753ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_8 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_9 (FF)
  Data Path Delay:      8.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.070 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_8 to u_vga/u_dotaddr/u_mult/result_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y19.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<9>
                                                       u_vga/u_dotclock/vctr_8
    MULT18X18_X1Y2.A5    net (fanout=2)        0.976   u_vga/u_dotclock/vctr<8>
    MULT18X18_X1Y2.P5    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y20.G1      net (fanout=1)        1.329   u_vga/u_dotaddr/u_mult/result_mult0000<5>
    SLICE_X55Y20.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<5>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CLK     Tcinck                1.002   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<9>
                                                       u_vga/u_dotaddr/u_mult/result_9
    -------------------------------------------------  ---------------------------
    Total                                      8.735ns (6.430ns logic, 2.305ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/u_dotaddr/u_mult/result_14 (SLICE_X55Y25.CIN), 248 paths
--------------------------------------------------------------------------------
Delay:                  8.881ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_14 (FF)
  Data Path Delay:      8.862ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CLK     Tcinck                0.595   u_vga/u_dotaddr/u_mult/result<14>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<14>
                                                       u_vga/u_dotaddr/u_mult/result_14
    -------------------------------------------------  ---------------------------
    Total                                      8.862ns (6.656ns logic, 2.206ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Delay:                  8.856ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_5 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_14 (FF)
  Data Path Delay:      8.837ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_5 to u_vga/u_dotaddr/u_mult/result_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.XQ      Tcko                  0.592   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_5
    MULT18X18_X1Y2.A2    net (fanout=2)        1.013   u_vga/u_dotclock/vctr<5>
    MULT18X18_X1Y2.P2    Tmult                 3.657   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y19.F2      net (fanout=1)        1.228   u_vga/u_dotaddr/u_mult/result_mult0000<2>
    SLICE_X55Y19.COUT    Topcyf                1.162   u_vga/u_dotaddr/u_mult/result<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<2>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<3>
    SLICE_X55Y20.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<4>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<5>
    SLICE_X55Y21.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<6>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<7>
    SLICE_X55Y22.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<8>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CLK     Tcinck                0.595   u_vga/u_dotaddr/u_mult/result<14>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<14>
                                                       u_vga/u_dotaddr/u_mult/result_14
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (6.596ns logic, 2.241ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay:                  8.854ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_4 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_14 (FF)
  Data Path Delay:      8.835ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_4 to u_vga/u_dotaddr/u_mult/result_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<5>
                                                       u_vga/u_dotclock/vctr_4
    MULT18X18_X1Y2.A1    net (fanout=2)        0.978   u_vga/u_dotclock/vctr<4>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CLK     Tcinck                0.595   u_vga/u_dotaddr/u_mult/result<14>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<14>
                                                       u_vga/u_dotaddr/u_mult/result_14
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (7.009ns logic, 1.826ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Delay:                  8.852ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_8 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_14 (FF)
  Data Path Delay:      8.833ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.069 - 0.088)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_8 to u_vga/u_dotaddr/u_mult/result_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y19.YQ      Tcko                  0.652   u_vga/u_dotclock/vctr<9>
                                                       u_vga/u_dotclock/vctr_8
    MULT18X18_X1Y2.A5    net (fanout=2)        0.976   u_vga/u_dotclock/vctr<8>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CLK     Tcinck                0.595   u_vga/u_dotaddr/u_mult/result<14>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<14>
                                                       u_vga/u_dotaddr/u_mult/result_14
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (7.009ns logic, 1.824ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Delay:                  8.844ns (data path - clock path skew + uncertainty)
  Source:               u_vga/u_dotclock/vctr_7 (FF)
  Destination:          u_vga/u_dotaddr/u_mult/result_14 (FF)
  Data Path Delay:      8.827ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.069 - 0.086)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/u_dotclock/vctr_7 to u_vga/u_dotaddr/u_mult/result_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y12.XQ      Tcko                  0.591   u_vga/u_dotclock/vctr<7>
                                                       u_vga/u_dotclock/vctr_7
    MULT18X18_X1Y2.A4    net (fanout=2)        1.031   u_vga/u_dotclock/vctr<7>
    MULT18X18_X1Y2.P9    Tmult                 4.525   u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
                                                       u_vga/u_dotaddr/u_mult/Mmult_result_mult0000
    SLICE_X55Y22.G4      net (fanout=1)        0.848   u_vga/u_dotaddr/u_mult/result_mult0000<9>
    SLICE_X55Y22.COUT    Topcyg                1.001   u_vga/u_dotaddr/u_mult/result<8>
                                                       u_vga/u_dotaddr/u_mult/result_mult0000<9>_rt
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<9>
    SLICE_X55Y23.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<10>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<11>
    SLICE_X55Y24.COUT    Tbyp                  0.118   u_vga/u_dotaddr/u_mult/result<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<12>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CIN     net (fanout=1)        0.000   u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy<13>
    SLICE_X55Y25.CLK     Tcinck                0.595   u_vga/u_dotaddr/u_mult/result<14>
                                                       u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor<14>
                                                       u_vga/u_dotaddr/u_mult/result_14
    -------------------------------------------------  ---------------------------
    Total                                      8.827ns (6.948ns logic, 1.879ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.ADDRA11), 13 paths
--------------------------------------------------------------------------------
Delay:                  8.838ns (data path - clock path skew + uncertainty)
  Source:               u_vga/ram0/u_ram0/Mram_prom2.A (RAM)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Data Path Delay:      8.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.101 - 0.135)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/ram0/u_ram0/Mram_prom2.A to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA1     Tbcko                 2.812   u_vga/ram0/u_ram0/Mram_prom2
                                                       u_vga/ram0/u_ram0/Mram_prom2.A
    SLICE_X54Y41.G3      net (fanout=1)        1.926   u_vga/ram0/outa0<5>
    SLICE_X54Y41.Y       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>40
    SLICE_X54Y41.F3      net (fanout=1)        0.023   u_vga/ram0/outa<5>40/O
    SLICE_X54Y41.X       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>71
    RAMB16_X1Y7.ADDRA11  net (fanout=1)        2.148   u_vga/rama_data_out<5>
    RAMB16_X1Y7.CLKA     Tback                 0.377   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (4.707ns logic, 4.097ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Delay:                  8.807ns (data path - clock path skew + uncertainty)
  Source:               u_vga/ram0/u_ram1/Mram_prom2.A (RAM)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Data Path Delay:      8.783ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.101 - 0.125)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/ram0/u_ram1/Mram_prom2.A to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA1     Tbcko                 2.812   u_vga/ram0/u_ram1/Mram_prom2
                                                       u_vga/ram0/u_ram1/Mram_prom2.A
    SLICE_X54Y15.G3      net (fanout=1)        0.831   u_vga/ram0/outa1<5>
    SLICE_X54Y15.Y       Tilo                  0.759   u_vga/ram0/outa<6>25
                                                       u_vga/ram0/outa<5>25
    SLICE_X54Y41.F1      net (fanout=1)        1.097   u_vga/ram0/outa<5>25
    SLICE_X54Y41.X       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>71
    RAMB16_X1Y7.ADDRA11  net (fanout=1)        2.148   u_vga/rama_data_out<5>
    RAMB16_X1Y7.CLKA     Tback                 0.377   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (4.707ns logic, 4.076ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Delay:                  8.651ns (data path - clock path skew + uncertainty)
  Source:               u_vga/ram0/u_ram3/Mram_prom2.A (RAM)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Data Path Delay:      8.633ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.101 - 0.119)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/ram0/u_ram3/Mram_prom2.A to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA1     Tbcko                 2.812   u_vga/ram0/u_ram3/Mram_prom2
                                                       u_vga/ram0/u_ram3/Mram_prom2.A
    SLICE_X54Y15.G4      net (fanout=1)        0.681   u_vga/ram0/outa3<5>
    SLICE_X54Y15.Y       Tilo                  0.759   u_vga/ram0/outa<6>25
                                                       u_vga/ram0/outa<5>25
    SLICE_X54Y41.F1      net (fanout=1)        1.097   u_vga/ram0/outa<5>25
    SLICE_X54Y41.X       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>71
    RAMB16_X1Y7.ADDRA11  net (fanout=1)        2.148   u_vga/rama_data_out<5>
    RAMB16_X1Y7.CLKA     Tback                 0.377   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      8.633ns (4.707ns logic, 3.926ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Delay:                  8.092ns (data path - clock path skew + uncertainty)
  Source:               u_vga/ram0/u_ram2/Mram_prom2.A (RAM)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Data Path Delay:      8.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.101 - 0.103)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/ram0/u_ram2/Mram_prom2.A to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA1     Tbcko                 2.812   u_vga/ram0/u_ram2/Mram_prom2
                                                       u_vga/ram0/u_ram2/Mram_prom2.A
    SLICE_X54Y41.G1      net (fanout=1)        1.212   u_vga/ram0/outa2<5>
    SLICE_X54Y41.Y       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>40
    SLICE_X54Y41.F3      net (fanout=1)        0.023   u_vga/ram0/outa<5>40/O
    SLICE_X54Y41.X       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>71
    RAMB16_X1Y7.ADDRA11  net (fanout=1)        2.148   u_vga/rama_data_out<5>
    RAMB16_X1Y7.CLKA     Tback                 0.377   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      8.090ns (4.707ns logic, 3.383ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Delay:                  7.885ns (data path - clock path skew + uncertainty)
  Source:               u_vga/ram0/u_ram4/Mram_prom2.A (RAM)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Data Path Delay:      7.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.101 - 0.102)
  Source Clock:         CLK_108MHz rising
  Destination Clock:    CLK_108MHz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_vga/ram0/u_ram4/Mram_prom2.A to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA1     Tbcko                 2.812   u_vga/ram0/u_ram4/Mram_prom2
                                                       u_vga/ram0/u_ram4/Mram_prom2.A
    SLICE_X55Y41.F2      net (fanout=1)        1.061   u_vga/ram0/outa4<5>
    SLICE_X55Y41.X       Tilo                  0.704   u_vga/ram0/outa<5>11
                                                       u_vga/ram0/outa<5>11
    SLICE_X54Y41.F4      net (fanout=1)        0.023   u_vga/ram0/outa<5>11
    SLICE_X54Y41.X       Tilo                  0.759   u_vga/rama_data_out<5>
                                                       u_vga/ram0/outa<5>71
    RAMB16_X1Y7.ADDRA11  net (fanout=1)        2.148   u_vga/rama_data_out<5>
    RAMB16_X1Y7.CLKA     Tback                 0.377   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (4.652ns logic, 3.232ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "CLK_108MHz" 

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.300ns.
--------------------------------------------------------------------------------

Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.SSRA), 1 path
--------------------------------------------------------------------------------
Offset:                 5.300ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Destination Clock:    CLK_108MHz rising
  Data Path Delay:      7.173ns (Levels of Logic = 2)
  Clock Path Delay:     1.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.I                Tiopi                 1.726   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X55Y48.G4      net (fanout=133)      3.045   reset_IBUF
    SLICE_X55Y48.Y       Tilo                  0.704   u_vga/u_charmap/N0
                                                       u_vga/u_charmap/N01
    RAMB16_X1Y7.SSRA     net (fanout=1)        0.993   u_vga/u_charmap/N0
    RAMB16_X1Y7.CLKA     Tbrck                 0.705   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      7.173ns (3.135ns logic, 4.038ns route)
                                                       (43.7% logic, 56.3% route)

  Minimum Clock Path: CLK_50MHz to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.612   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -3.014   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        2.634   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.446   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.333   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.166   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    RAMB16_X1Y7.CLKA     net (fanout=82)       0.122   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (-1.828ns logic, 3.701ns route)

--------------------------------------------------------------------------------

Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.ENA), 1 path
--------------------------------------------------------------------------------
Offset:                 3.471ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          u_vga/u_charmap/Mrom__varindex0000.A (RAM)
  Destination Clock:    CLK_108MHz rising
  Data Path Delay:      5.344ns (Levels of Logic = 1)
  Clock Path Delay:     1.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.I                Tiopi                 1.726   reset
                                                       reset
                                                       reset_IBUF
    RAMB16_X1Y7.ENA      net (fanout=133)      2.848   reset_IBUF
    RAMB16_X1Y7.CLKA     Tbeck                 0.770   u_vga/u_charmap/Mrom__varindex0000
                                                       u_vga/u_charmap/Mrom__varindex0000.A
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (2.496ns logic, 2.848ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Clock Path: CLK_50MHz to u_vga/u_charmap/Mrom__varindex0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.612   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -3.014   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        2.634   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.446   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.333   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.166   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    RAMB16_X1Y7.CLKA     net (fanout=82)       0.122   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (-1.828ns logic, 3.701ns route)

--------------------------------------------------------------------------------

Paths for end point u_vga/VGA_BLUE (SLICE_X65Y63.SR), 1 path
--------------------------------------------------------------------------------
Offset:                 3.014ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          u_vga/VGA_BLUE (FF)
  Destination Clock:    CLK_108MHz rising
  Data Path Delay:      4.905ns (Levels of Logic = 1)
  Clock Path Delay:     1.891ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset to u_vga/VGA_BLUE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.I                Tiopi                 1.726   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X65Y63.SR      net (fanout=133)      2.269   reset_IBUF
    SLICE_X65Y63.CLK     Tsrck                 0.910   u_vga/VGA_BLUE
                                                       u_vga/VGA_BLUE
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (2.636ns logic, 2.269ns route)
                                                       (53.7% logic, 46.3% route)

  Minimum Clock Path: CLK_50MHz to u_vga/VGA_BLUE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.612   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -3.014   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        2.634   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.446   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.333   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.166   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    SLICE_X65Y63.CLK     net (fanout=82)       0.140   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (-1.828ns logic, 3.719ns route)

--------------------------------------------------------------------------------

Paths for end point u_vga/VGA_VSYNC (F14.SR), 1 path
--------------------------------------------------------------------------------
Offset:                 1.641ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          u_vga/VGA_VSYNC (FF)
  Destination Clock:    CLK_108MHz rising
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Delay:     1.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset to u_vga/VGA_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.I                Tiopi                 1.726   reset
                                                       reset
                                                       reset_IBUF
    F14.SR               net (fanout=133)      0.875   reset_IBUF
    F14.OTCLK1           Tiosrcko              0.952   VGA_VSYNC
                                                       u_vga/VGA_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.678ns logic, 0.875ns route)
                                                       (75.4% logic, 24.6% route)

  Minimum Clock Path: CLK_50MHz to u_vga/VGA_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.612   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -3.014   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        2.634   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.446   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.333   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.166   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    F14.OTCLK1           net (fanout=82)       0.161   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (-1.828ns logic, 3.740ns route)

--------------------------------------------------------------------------------

Paths for end point u_vga/VGA_HSYNC (F15.SR), 1 path
--------------------------------------------------------------------------------
Offset:                 1.634ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          u_vga/VGA_HSYNC (FF)
  Destination Clock:    CLK_108MHz rising
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Delay:     1.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset to u_vga/VGA_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.I                Tiopi                 1.726   reset
                                                       reset
                                                       reset_IBUF
    F15.SR               net (fanout=133)      0.868   reset_IBUF
    F15.OTCLK1           Tiosrcko              0.952   VGA_HSYNC
                                                       u_vga/VGA_HSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (2.678ns logic, 0.868ns route)
                                                       (75.5% logic, 24.5% route)

  Minimum Clock Path: CLK_50MHz to u_vga/VGA_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.466   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.612   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -3.014   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        2.634   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.446   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.333   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.166   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    F15.OTCLK1           net (fanout=82)       0.161   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (-1.828ns logic, 3.740ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "CLK_108MHz" 

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.113ns.
--------------------------------------------------------------------------------

Paths for end point VGA_BLUE (G15.PAD), 1 path
--------------------------------------------------------------------------------
Offset:                 8.113ns (clock path + data path + uncertainty)
  Source:               u_vga/VGA_BLUE (FF)
  Destination:          VGA_BLUE (PAD)
  Source Clock:         CLK_108MHz rising
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Delay:     3.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50MHz to u_vga/VGA_BLUE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.765   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -2.659   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        3.293   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.807   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.416   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.457   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    SLICE_X65Y63.CLK     net (fanout=82)       0.165   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (-1.283ns logic, 4.639ns route)

  Maximum Data Path: u_vga/VGA_BLUE to VGA_BLUE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.YQ      Tcko                  0.587   u_vga/VGA_BLUE
                                                       u_vga/VGA_BLUE
    G15.O1               net (fanout=3)        0.898   u_vga/VGA_BLUE
    G15.PAD              Tioop                 3.272   VGA_BLUE
                                                       VGA_BLUE_OBUF
                                                       VGA_BLUE
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (3.859ns logic, 0.898ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_GREEN (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset:                 8.110ns (clock path + data path + uncertainty)
  Source:               u_vga/VGA_BLUE (FF)
  Destination:          VGA_GREEN (PAD)
  Source Clock:         CLK_108MHz rising
  Data Path Delay:      4.754ns (Levels of Logic = 1)
  Clock Path Delay:     3.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50MHz to u_vga/VGA_BLUE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.765   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -2.659   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        3.293   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.807   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.416   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.457   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    SLICE_X65Y63.CLK     net (fanout=82)       0.165   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (-1.283ns logic, 4.639ns route)

  Maximum Data Path: u_vga/VGA_BLUE to VGA_GREEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.YQ      Tcko                  0.587   u_vga/VGA_BLUE
                                                       u_vga/VGA_BLUE
    H15.O1               net (fanout=3)        0.895   u_vga/VGA_BLUE
    H15.PAD              Tioop                 3.272   VGA_GREEN
                                                       VGA_GREEN_OBUF
                                                       VGA_GREEN
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (3.859ns logic, 0.895ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_RED (H14.PAD), 1 path
--------------------------------------------------------------------------------
Offset:                 7.867ns (clock path + data path + uncertainty)
  Source:               u_vga/VGA_BLUE (FF)
  Destination:          VGA_RED (PAD)
  Source Clock:         CLK_108MHz rising
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Delay:     3.356ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50MHz to u_vga/VGA_BLUE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.765   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -2.659   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        3.293   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.807   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.416   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.457   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    SLICE_X65Y63.CLK     net (fanout=82)       0.165   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (-1.283ns logic, 4.639ns route)

  Maximum Data Path: u_vga/VGA_BLUE to VGA_RED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.YQ      Tcko                  0.587   u_vga/VGA_BLUE
                                                       u_vga/VGA_BLUE
    H14.O1               net (fanout=3)        0.652   u_vga/VGA_BLUE
    H14.PAD              Tioop                 3.272   VGA_RED
                                                       VGA_RED_OBUF
                                                       VGA_RED
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (3.859ns logic, 0.652ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_HSYNC (F15.PAD), 1 path
--------------------------------------------------------------------------------
Offset:                 6.581ns (clock path + data path + uncertainty)
  Source:               u_vga/VGA_HSYNC (FF)
  Destination:          VGA_HSYNC (PAD)
  Source Clock:         CLK_108MHz rising
  Data Path Delay:      3.200ns (Levels of Logic = 0)
  Clock Path Delay:     3.381ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50MHz to u_vga/VGA_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.765   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -2.659   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        3.293   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.807   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.416   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.457   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    F15.OTCLK1           net (fanout=82)       0.190   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (-1.283ns logic, 4.664ns route)

  Maximum Data Path: u_vga/VGA_HSYNC to VGA_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F15.PAD              Tiockp                3.200   VGA_HSYNC
                                                       u_vga/VGA_HSYNC
                                                       VGA_HSYNC_OBUF
                                                       VGA_HSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (3.200ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_VSYNC (F14.PAD), 1 path
--------------------------------------------------------------------------------
Offset:                 6.581ns (clock path + data path + uncertainty)
  Source:               u_vga/VGA_VSYNC (FF)
  Destination:          VGA_VSYNC (PAD)
  Source Clock:         CLK_108MHz rising
  Data Path Delay:      3.200ns (Levels of Logic = 0)
  Clock Path Delay:     3.381ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50MHz to u_vga/VGA_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    DCM_X0Y1.CLKIN       net (fanout=2)        0.765   CLK_50MHz_IBUFG1
    DCM_X0Y1.CLKFX       Tdcmino              -2.659   u_clockgen/DCM_SP_inst_0
                                                       u_clockgen/DCM_SP_inst_0
    DCM_X0Y0.CLKIN       net (fanout=1)        3.293   u_clockgen/CLK_180MHz
    DCM_X0Y0.CLKFX       Tdcmino              -1.807   u_clockgen/DCM_SP_inst_1
                                                       u_clockgen/DCM_SP_inst_1
    BUFGMUX_X1Y0.I0      net (fanout=1)        0.416   CLK_108MHz1
    BUFGMUX_X1Y0.O       Tgi0o                 1.457   CLK_108MHz_BUFG
                                                       CLK_108MHz_BUFG.GCLKMUX
                                                       CLK_108MHz_BUFG
    F14.OTCLK1           net (fanout=82)       0.190   CLK_108MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (-1.283ns logic, 4.664ns route)

  Maximum Data Path: u_vga/VGA_VSYNC to VGA_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F14.PAD              Tiockp                3.200   VGA_VSYNC
                                                       u_vga/VGA_VSYNC
                                                       VGA_VSYNC_OBUF
                                                       VGA_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (3.200ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default path analysis 

 275 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.579ns.
 Maximum delay is   3.407ns.
--------------------------------------------------------------------------------

Paths for end point u_vga/ram0/u_ram0/Mram_prom2.B (RAMB16_X0Y4.CLKB), 1 path
--------------------------------------------------------------------------------
Delay:                  3.407ns (data path)
  Source:               CLK_50MHz (PAD)
  Destination:          u_vga/ram0/u_ram0/Mram_prom2.B (RAM)
  Data Path Delay:      3.407ns (Levels of Logic = 2)

  Maximum Data Path: CLK_50MHz to u_vga/ram0/u_ram0/Mram_prom2.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.046   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.457   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    RAMB16_X0Y4.CLKB     net (fanout=87)       0.178   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (3.183ns logic, 0.224ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point u_rx_line/U_retime0 (U8.ICLK1), 1 path
--------------------------------------------------------------------------------
Delay:                  3.405ns (data path)
  Source:               CLK_50MHz (PAD)
  Destination:          u_rx_line/U_retime0 (FF)
  Data Path Delay:      3.405ns (Levels of Logic = 2)

  Maximum Data Path: CLK_50MHz to u_rx_line/U_retime0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.046   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.457   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    U8.ICLK1             net (fanout=87)       0.176   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (3.183ns logic, 0.222ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point u_rx_line/U_retime1 (SLICE_X30Y9.CLK), 1 path
--------------------------------------------------------------------------------
Delay:                  3.403ns (data path)
  Source:               CLK_50MHz (PAD)
  Destination:          u_rx_line/U_retime1 (FF)
  Data Path Delay:      3.403ns (Levels of Logic = 2)

  Maximum Data Path: CLK_50MHz to u_rx_line/U_retime1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.046   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.457   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    SLICE_X30Y9.CLK      net (fanout=87)       0.174   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (3.183ns logic, 0.220ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point u_rx_line/cyclecounter_5 (SLICE_X36Y70.CLK), 1 path
--------------------------------------------------------------------------------
Delay:                  3.399ns (data path)
  Source:               CLK_50MHz (PAD)
  Destination:          u_rx_line/cyclecounter_5 (FF)
  Data Path Delay:      3.399ns (Levels of Logic = 2)

  Maximum Data Path: CLK_50MHz to u_rx_line/cyclecounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.046   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.457   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    SLICE_X36Y70.CLK     net (fanout=87)       0.170   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (3.183ns logic, 0.216ns route)
                                                       (93.6% logic, 6.4% route)

--------------------------------------------------------------------------------

Paths for end point u_rx_line/cyclecounter_4 (SLICE_X36Y70.CLK), 1 path
--------------------------------------------------------------------------------
Delay:                  3.399ns (data path)
  Source:               CLK_50MHz (PAD)
  Destination:          u_rx_line/cyclecounter_4 (FF)
  Data Path Delay:      3.399ns (Levels of Logic = 2)

  Maximum Data Path: CLK_50MHz to u_rx_line/cyclecounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.726   CLK_50MHz
                                                       CLK_50MHz
                                                       CLK_50MHz_IBUFG
    BUFGMUX_X1Y11.I0     net (fanout=2)        0.046   CLK_50MHz_IBUFG1
    BUFGMUX_X1Y11.O      Tgi0o                 1.457   CLK_50MHz_IBUFG_BUFG
                                                       CLK_50MHz_IBUFG_BUFG.GCLKMUX
                                                       CLK_50MHz_IBUFG_BUFG
    SLICE_X36Y70.CLK     net (fanout=87)       0.170   CLK_50MHz_IBUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (3.183ns logic, 0.216ns route)
                                                       (93.6% logic, 6.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
UART_RX     |    4.672(R)|   -0.799(R)|CLK_50MHz_IBUFG   |   0.000|
reset       |    5.300(R)|    0.545(R)|CLK_108MHz        |   0.000|
            |    1.936(R)|   -0.114(R)|CLK_50MHz_IBUFG   |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
VGA_BLUE    |    8.113(R)|CLK_108MHz        |   0.000|
VGA_GREEN   |    8.110(R)|CLK_108MHz        |   0.000|
VGA_HSYNC   |    6.581(R)|CLK_108MHz        |   0.000|
VGA_RED     |    7.867(R)|CLK_108MHz        |   0.000|
VGA_VSYNC   |    6.581(R)|CLK_108MHz        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |   12.722|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11241 paths, 0 nets, and 1623 connections

Design statistics:
   Minimum period:  12.722ns{1}   (Maximum frequency:  78.604MHz)
   Maximum combinational path delay:   3.407ns
   Minimum input required time before clock:   5.300ns
   Maximum output delay after clock:   8.113ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 06:27:42 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



