Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: sensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sensor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sensor"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : sensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/12s2/COMP3601/Project/sensor/PulseLengthDecoder.vhd" in Library work.
Architecture behaviour of Entity pulselengthdecoder is up to date.
Compiling vhdl file "H:/12s2/COMP3601/Project/sensor/sensor.vhd" in Library work.
Entity <sensor> compiled.
Entity <sensor> (Architecture <behaviour>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sensor> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <PulseLengthDecoder> in library <work> (architecture <behaviour>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sensor> in library <work> (Architecture <behaviour>).
WARNING:Xst:1610 - "H:/12s2/COMP3601/Project/sensor/sensor.vhd" line 119: Width mismatch. <sleepPulseLengths> has a width of 1280 bits but assigned expression is 40-bit wide.
WARNING:Xst:1610 - "H:/12s2/COMP3601/Project/sensor/sensor.vhd" line 121: Width mismatch. <dataPulseLengths> has a width of 1280 bits but assigned expression is 40-bit wide.
WARNING:Xst:819 - "H:/12s2/COMP3601/Project/sensor/sensor.vhd" line 317: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <currentState>, <dataIndex>
INFO:Xst:2679 - Register <doneCounter> in unit <sensor> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <sensor> analyzed. Unit <sensor> generated.

Analyzing Entity <PulseLengthDecoder> in library <work> (Architecture <behaviour>).
Entity <PulseLengthDecoder> analyzed. Unit <PulseLengthDecoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PulseLengthDecoder>.
    Related source file is "H:/12s2/COMP3601/Project/sensor/PulseLengthDecoder.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <bitValue>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <bitValue$cmp_gt0000> created at line 17.
    Found 32-bit comparator less for signal <bitValue$cmp_lt0000> created at line 17.
    Found 32-bit comparator greater for signal <bitValueValid$cmp_gt0000> created at line 15.
    Found 32-bit comparator less for signal <bitValueValid$cmp_lt0000> created at line 15.
    Summary:
	inferred   4 Comparator(s).
Unit <PulseLengthDecoder> synthesized.


Synthesizing Unit <sensor>.
    Related source file is "H:/12s2/COMP3601/Project/sensor/sensor.vhd".
WARNING:Xst:647 - Input <selPulse> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <temperatureValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tem1<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tem0<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <humidityValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doneCounter<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <checksumValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | standby                                        |
    | Power Up State     | standby                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <enState>.
    Found 1-bit tristate buffer for signal <data>.
    Found 8-bit adder for signal <calculatedChecksum>.
    Found 8-bit adder for signal <calculatedChecksum$add0001> created at line 102.
    Found 8-bit adder for signal <calculatedChecksum$addsub0000> created at line 102.
    Found 1-bit register for signal <dataIn>.
    Found 32-bit up counter for signal <dataIndex>.
    Found 32-bit up counter for signal <dataIndexCounter>.
    Found 32-bit up counter for signal <dataPulseLengths>.
    Found 32-bit up counter for signal <preparationLength>.
    Found 32-bit up counter for signal <presenceLength>.
    Found 32-bit up counter for signal <sendingCounter>.
    Found 32-bit up counter for signal <sleepIndex>.
    Found 32-bit up counter for signal <sleepIndexCounter>.
    Found 32-bit up counter for signal <sleepPulseLengths>.
    Found 32-bit up counter for signal <standbyCounter>.
    Found 32-bit up counter for signal <waitingLength>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  89 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <sensor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 46
 32-bit up counter                                     : 46
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 40
 1-bit latch                                           : 40
# Comparators                                          : 160
 32-bit comparator greater                             : 80
 32-bit comparator less                                : 80
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <currentState/FSM> on signal <currentState[1:10]> with one-hot encoding.
-------------------------------
 State           | Encoding
-------------------------------
 standby         | 0000000001
 sending         | 0000000010
 waiting         | 0000000100
 presence        | 0000001000
 preparation     | 0000010000
 sleep           | 0000100000
 sleepindexstate | 0001000000
 datastate       | 0010000000
 dataindexstate  | 1000000000
 done            | 0100000000
-------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 45
 32-bit up counter                                     : 45
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 40
 1-bit latch                                           : 40
# Comparators                                          : 160
 32-bit comparator greater                             : 80
 32-bit comparator less                                : 80

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <currentState_FSM_FFd2> of sequential type is unconnected in block <sensor>.

Optimizing unit <sensor> ...

Optimizing unit <PulseLengthDecoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sensor, actual ratio is 54.
FlipFlop currentState_FSM_FFd10 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1452
 Flip-Flops                                            : 1452

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sensor.ngr
Top Level Output File Name         : sensor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 8458
#      BUF                         : 2
#      GND                         : 1
#      INV                         : 686
#      LUT1                        : 1533
#      LUT2                        : 173
#      LUT2_D                      : 3
#      LUT2_L                      : 3
#      LUT3                        : 362
#      LUT3_D                      : 1
#      LUT4                        : 853
#      LUT4_D                      : 14
#      LUT4_L                      : 2
#      MUXCY                       : 3368
#      VCC                         : 1
#      XORCY                       : 1456
# FlipFlops/Latches                : 1492
#      FDC                         : 8
#      FDCE                        : 1408
#      FDE                         : 33
#      FDPE                        : 3
#      LDCE                        : 40
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                     1860  out of   3584    51%  
 Number of Slice Flip Flops:           1492  out of   7168    20%  
 Number of 4 input LUTs:               3630  out of   7168    50%  
 Number of IOs:                          16
 Number of bonded IOBs:                  12  out of    173     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                                                | Clock buffer(FF name)       | Load  |
--------------------------------------------------------------------------------------------+-----------------------------+-------+
clock                                                                                       | BUFGP                       | 1452  |
chk_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit00/bitValue) | 1     |
chk_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit01/bitValue) | 1     |
chk_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit02/bitValue) | 1     |
chk_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit03/bitValue) | 1     |
chk_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit04/bitValue) | 1     |
chk_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit05/bitValue) | 1     |
chk_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit06/bitValue) | 1     |
chk_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>(chk_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(chk_bit07/bitValue) | 1     |
temp_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit00/bitValue)| 1     |
temp_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit01/bitValue)| 1     |
temp_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit02/bitValue)| 1     |
temp_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit03/bitValue)| 1     |
temp_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit04/bitValue)| 1     |
temp_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit05/bitValue)| 1     |
temp_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit06/bitValue)| 1     |
temp_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit07/bitValue)| 1     |
temp_bit08/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit08/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit08/bitValue)| 1     |
temp_bit09/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit09/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit09/bitValue)| 1     |
temp_bit10/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit10/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit10/bitValue)| 1     |
temp_bit11/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit11/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit11/bitValue)| 1     |
temp_bit12/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit12/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit12/bitValue)| 1     |
temp_bit13/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit13/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit13/bitValue)| 1     |
temp_bit14/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit14/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit14/bitValue)| 1     |
temp_bit15/Mcompar_bitValue_cmp_lt0000_cy<9>(temp_bit15/Mcompar_bitValue_cmp_lt0000_cy<9>:O)| NONE(*)(temp_bit15/bitValue)| 1     |
hum_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit00/bitValue) | 1     |
hum_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit01/bitValue) | 1     |
hum_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit02/bitValue) | 1     |
hum_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit03/bitValue) | 1     |
hum_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit04/bitValue) | 1     |
hum_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit05/bitValue) | 1     |
hum_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit06/bitValue) | 1     |
hum_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit07/bitValue) | 1     |
hum_bit08/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit08/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit08/bitValue) | 1     |
hum_bit09/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit09/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit09/bitValue) | 1     |
hum_bit10/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit10/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit10/bitValue) | 1     |
hum_bit11/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit11/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit11/bitValue) | 1     |
hum_bit12/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit12/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit12/bitValue) | 1     |
hum_bit13/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit13/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit13/bitValue) | 1     |
hum_bit14/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit14/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit14/bitValue) | 1     |
hum_bit15/Mcompar_bitValue_cmp_lt0000_cy<9>(hum_bit15/Mcompar_bitValue_cmp_lt0000_cy<9>:O)  | NONE(*)(hum_bit15/bitValue) | 1     |
--------------------------------------------------------------------------------------------+-----------------------------+-------+
(*) These 40 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+-----------------------------+-------+
Control Signal                                             | Buffer(FF name)             | Load  |
-----------------------------------------------------------+-----------------------------+-------+
reset_IBUF_2(reset_IBUF_2:O)                               | NONE(dataPulseLengths_22_2) | 475   |
reset_IBUF_1(reset_IBUF_1:O)                               | NONE(dataPulseLengths_36_15)| 473   |
reset                                                      | IBUF                        | 471   |
chk_bit00/bitValue_and0000(chk_bit00/bitValue_and00001:O)  | NONE(chk_bit00/bitValue)    | 1     |
chk_bit01/bitValue_and0000(chk_bit01/bitValue_and00001:O)  | NONE(chk_bit01/bitValue)    | 1     |
chk_bit02/bitValue_and0000(chk_bit02/bitValue_and00001:O)  | NONE(chk_bit02/bitValue)    | 1     |
chk_bit03/bitValue_and0000(chk_bit03/bitValue_and00001:O)  | NONE(chk_bit03/bitValue)    | 1     |
chk_bit04/bitValue_and0000(chk_bit04/bitValue_and00001:O)  | NONE(chk_bit04/bitValue)    | 1     |
chk_bit05/bitValue_and0000(chk_bit05/bitValue_and00001:O)  | NONE(chk_bit05/bitValue)    | 1     |
chk_bit06/bitValue_and0000(chk_bit06/bitValue_and00001:O)  | NONE(chk_bit06/bitValue)    | 1     |
chk_bit07/bitValue_and0000(chk_bit07/bitValue_and00001:O)  | NONE(chk_bit07/bitValue)    | 1     |
hum_bit00/bitValue_and0000(hum_bit00/bitValue_and00001:O)  | NONE(hum_bit00/bitValue)    | 1     |
hum_bit01/bitValue_and0000(hum_bit01/bitValue_and00001:O)  | NONE(hum_bit01/bitValue)    | 1     |
hum_bit02/bitValue_and0000(hum_bit02/bitValue_and00001:O)  | NONE(hum_bit02/bitValue)    | 1     |
hum_bit03/bitValue_and0000(hum_bit03/bitValue_and00001:O)  | NONE(hum_bit03/bitValue)    | 1     |
hum_bit04/bitValue_and0000(hum_bit04/bitValue_and00001:O)  | NONE(hum_bit04/bitValue)    | 1     |
hum_bit05/bitValue_and0000(hum_bit05/bitValue_and00001:O)  | NONE(hum_bit05/bitValue)    | 1     |
hum_bit06/bitValue_and0000(hum_bit06/bitValue_and00001:O)  | NONE(hum_bit06/bitValue)    | 1     |
hum_bit07/bitValue_and0000(hum_bit07/bitValue_and00001:O)  | NONE(hum_bit07/bitValue)    | 1     |
hum_bit08/bitValue_and0000(hum_bit08/bitValue_and00001:O)  | NONE(hum_bit08/bitValue)    | 1     |
hum_bit09/bitValue_and0000(hum_bit09/bitValue_and00001:O)  | NONE(hum_bit09/bitValue)    | 1     |
hum_bit10/bitValue_and0000(hum_bit10/bitValue_and00001:O)  | NONE(hum_bit10/bitValue)    | 1     |
hum_bit11/bitValue_and0000(hum_bit11/bitValue_and00001:O)  | NONE(hum_bit11/bitValue)    | 1     |
hum_bit12/bitValue_and0000(hum_bit12/bitValue_and00001:O)  | NONE(hum_bit12/bitValue)    | 1     |
hum_bit13/bitValue_and0000(hum_bit13/bitValue_and00001:O)  | NONE(hum_bit13/bitValue)    | 1     |
hum_bit14/bitValue_and0000(hum_bit14/bitValue_and00001:O)  | NONE(hum_bit14/bitValue)    | 1     |
hum_bit15/bitValue_and0000(hum_bit15/bitValue_and00001:O)  | NONE(hum_bit15/bitValue)    | 1     |
temp_bit00/bitValue_and0000(temp_bit00/bitValue_and00001:O)| NONE(temp_bit00/bitValue)   | 1     |
temp_bit01/bitValue_and0000(temp_bit01/bitValue_and00001:O)| NONE(temp_bit01/bitValue)   | 1     |
temp_bit02/bitValue_and0000(temp_bit02/bitValue_and00001:O)| NONE(temp_bit02/bitValue)   | 1     |
temp_bit03/bitValue_and0000(temp_bit03/bitValue_and00001:O)| NONE(temp_bit03/bitValue)   | 1     |
temp_bit04/bitValue_and0000(temp_bit04/bitValue_and00001:O)| NONE(temp_bit04/bitValue)   | 1     |
temp_bit05/bitValue_and0000(temp_bit05/bitValue_and00001:O)| NONE(temp_bit05/bitValue)   | 1     |
temp_bit06/bitValue_and0000(temp_bit06/bitValue_and00001:O)| NONE(temp_bit06/bitValue)   | 1     |
temp_bit07/bitValue_and0000(temp_bit07/bitValue_and00001:O)| NONE(temp_bit07/bitValue)   | 1     |
temp_bit08/bitValue_and0000(temp_bit08/bitValue_and00001:O)| NONE(temp_bit08/bitValue)   | 1     |
temp_bit09/bitValue_and0000(temp_bit09/bitValue_and00001:O)| NONE(temp_bit09/bitValue)   | 1     |
temp_bit10/bitValue_and0000(temp_bit10/bitValue_and00001:O)| NONE(temp_bit10/bitValue)   | 1     |
temp_bit11/bitValue_and0000(temp_bit11/bitValue_and00001:O)| NONE(temp_bit11/bitValue)   | 1     |
temp_bit12/bitValue_and0000(temp_bit12/bitValue_and00001:O)| NONE(temp_bit12/bitValue)   | 1     |
temp_bit13/bitValue_and0000(temp_bit13/bitValue_and00001:O)| NONE(temp_bit13/bitValue)   | 1     |
temp_bit14/bitValue_and0000(temp_bit14/bitValue_and00001:O)| NONE(temp_bit14/bitValue)   | 1     |
temp_bit15/bitValue_and0000(temp_bit15/bitValue_and00001:O)| NONE(temp_bit15/bitValue)   | 1     |
-----------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.343ns (Maximum Frequency: 136.193MHz)
   Minimum input arrival time before clock: 10.332ns
   Maximum output required time after clock: 14.508ns
   Maximum combinational path delay: 7.999ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.343ns (frequency: 136.193MHz)
  Total number of paths / destination ports: 68424 / 2891
-------------------------------------------------------------------------
Delay:               7.343ns (Levels of Logic = 9)
  Source:            dataIndex_25 (FF)
  Destination:       dataPulseLengths_25_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: dataIndex_25 to dataPulseLengths_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  dataIndex_25 (dataIndex_25)
     LUT2:I0->O            1   0.479   0.000  currentState_cmp_eq00031_wg_lut<0> (currentState_cmp_eq00031_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  currentState_cmp_eq00031_wg_cy<0> (currentState_cmp_eq00031_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  currentState_cmp_eq00031_wg_cy<1> (currentState_cmp_eq00031_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  currentState_cmp_eq00031_wg_cy<2> (currentState_cmp_eq00031_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  currentState_cmp_eq00031_wg_cy<3> (currentState_cmp_eq00031_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  currentState_cmp_eq00031_wg_cy<4> (currentState_cmp_eq00031_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  currentState_cmp_eq00031_wg_cy<5> (currentState_cmp_eq00031_wg_cy<5>)
     MUXCY:CI->O          41   0.265   1.642  currentState_cmp_eq00031_wg_cy<6> (currentState_cmp_eq00031_wg_cy<6>)
     LUT4:I3->O           32   0.479   1.575  dataPulseLengths_40_not00011 (dataPulseLengths_40_not0001)
     FDCE:CE                   0.524          dataPulseLengths_40_0
    ----------------------------------------
    Total                      7.343ns (3.085ns logic, 4.258ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              10.332ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       dataIn (FF)
  Destination Clock: clock rising

  Data Path: reset to dataIn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           474   0.715   3.727  reset_IBUF (reset_IBUF)
     BUF:I->O            474   0.479   3.727  reset_IBUF_1 (reset_IBUF_1)
     INV:I->O              1   0.479   0.681  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.524          dataIn
    ----------------------------------------
    Total                     10.332ns (2.197ns logic, 8.135ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.984ns (Levels of Logic = 2)
  Source:            currentState_FSM_FFd9 (FF)
  Destination:       data (PAD)
  Source Clock:      clock rising

  Data Path: currentState_FSM_FFd9 to data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.626   1.078  currentState_FSM_FFd9 (currentState_FSM_FFd9)
     LUT2:I0->O            1   0.479   0.681  data_or00001 (data_not0001_inv)
     IOBUF:T->IO               5.120          data_IOBUF (data)
    ----------------------------------------
    Total                      7.984ns (6.225ns logic, 1.759ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit08/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              11.946ns (Levels of Logic = 12)
  Source:            temp_bit08/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit08/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit08/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.681  temp_bit08/bitValue (temp_bit08/bitValue)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<0> (Madd_calculatedChecksum_addsub0000_Madd_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<1> (Madd_calculatedChecksum_addsub0000_Madd_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<2> (Madd_calculatedChecksum_addsub0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     11.946ns (8.758ns logic, 3.188ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 113 / 8
-------------------------------------------------------------------------
Offset:              13.100ns (Levels of Logic = 13)
  Source:            hum_bit00/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit00/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit00/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.976  hum_bit00/bitValue (hum_bit00/bitValue)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<0> (Madd_calculatedChecksum_addsub0000_Madd_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<0> (Madd_calculatedChecksum_addsub0000_Madd_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<1> (Madd_calculatedChecksum_addsub0000_Madd_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<2> (Madd_calculatedChecksum_addsub0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     13.100ns (9.617ns logic, 3.483ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit08/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              12.975ns (Levels of Logic = 13)
  Source:            hum_bit08/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit08/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit08/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  hum_bit08/bitValue (hum_bit08/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<0> (Madd_calculatedChecksum_addsub0000_Madd_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<0> (Madd_calculatedChecksum_addsub0000_Madd_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<1> (Madd_calculatedChecksum_addsub0000_Madd_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<2> (Madd_calculatedChecksum_addsub0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     12.975ns (9.617ns logic, 3.358ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.355ns (Levels of Logic = 11)
  Source:            temp_bit00/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit00/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit00/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit00/bitValue (temp_bit00/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<0> (Madd_calculatedChecksum_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_cy<0> (Madd_calculatedChecksum_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<1> (Madd_calculatedChecksum_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<2> (Madd_calculatedChecksum_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<3> (Madd_calculatedChecksum_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<4> (Madd_calculatedChecksum_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<5> (Madd_calculatedChecksum_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.355ns (7.972ns logic, 2.383ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit09/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 110 / 7
-------------------------------------------------------------------------
Offset:              14.383ns (Levels of Logic = 12)
  Source:            temp_bit09/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit09/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit09/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.915  temp_bit09/bitValue (temp_bit09/bitValue)
     LUT3:I1->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C1 (Madd_calculatedChecksum_addsub0000C)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<2> (Madd_calculatedChecksum_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<2> (Madd_calculatedChecksum_addsub0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.383ns (9.984ns logic, 4.399ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit09/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 110 / 7
-------------------------------------------------------------------------
Offset:              14.508ns (Levels of Logic = 12)
  Source:            hum_bit09/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit09/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit09/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   1.040  hum_bit09/bitValue (hum_bit09/bitValue)
     LUT3:I0->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C1 (Madd_calculatedChecksum_addsub0000C)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<2> (Madd_calculatedChecksum_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<2> (Madd_calculatedChecksum_addsub0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.508ns (9.984ns logic, 4.524ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 110 / 7
-------------------------------------------------------------------------
Offset:              14.272ns (Levels of Logic = 12)
  Source:            hum_bit01/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit01/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit01/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.804  hum_bit01/bitValue (hum_bit01/bitValue)
     LUT3:I2->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C1 (Madd_calculatedChecksum_addsub0000C)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<2> (Madd_calculatedChecksum_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<2> (Madd_calculatedChecksum_addsub0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.272ns (9.984ns logic, 4.288ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              10.299ns (Levels of Logic = 10)
  Source:            temp_bit01/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit01/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit01/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit01/bitValue (temp_bit01/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<1> (Madd_calculatedChecksum_lut<1>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_cy<1> (Madd_calculatedChecksum_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<2> (Madd_calculatedChecksum_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<3> (Madd_calculatedChecksum_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<4> (Madd_calculatedChecksum_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<5> (Madd_calculatedChecksum_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.299ns (7.917ns logic, 2.383ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit10/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 77 / 6
-------------------------------------------------------------------------
Offset:              14.328ns (Levels of Logic = 11)
  Source:            temp_bit10/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit10/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit10/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.915  temp_bit10/bitValue (temp_bit10/bitValue)
     LUT3:I1->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C11 (Madd_calculatedChecksum_addsub0000C1)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<3> (Madd_calculatedChecksum_addsub0000_Madd_lut<3>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.328ns (9.929ns logic, 4.399ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit10/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 77 / 6
-------------------------------------------------------------------------
Offset:              14.217ns (Levels of Logic = 11)
  Source:            hum_bit10/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit10/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit10/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.804  hum_bit10/bitValue (hum_bit10/bitValue)
     LUT3:I2->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C11 (Madd_calculatedChecksum_addsub0000C1)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<3> (Madd_calculatedChecksum_addsub0000_Madd_lut<3>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.217ns (9.929ns logic, 4.288ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 77 / 6
-------------------------------------------------------------------------
Offset:              14.453ns (Levels of Logic = 11)
  Source:            hum_bit02/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit02/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit02/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   1.040  hum_bit02/bitValue (hum_bit02/bitValue)
     LUT3:I0->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C11 (Madd_calculatedChecksum_addsub0000C1)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<3> (Madd_calculatedChecksum_addsub0000_Madd_lut<3>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<3> (Madd_calculatedChecksum_addsub0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.453ns (9.929ns logic, 4.524ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.244ns (Levels of Logic = 9)
  Source:            temp_bit02/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit02/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit02/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit02/bitValue (temp_bit02/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<2> (Madd_calculatedChecksum_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_cy<2> (Madd_calculatedChecksum_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<3> (Madd_calculatedChecksum_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<4> (Madd_calculatedChecksum_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<5> (Madd_calculatedChecksum_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.244ns (7.861ns logic, 2.383ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit11/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 50 / 5
-------------------------------------------------------------------------
Offset:              14.272ns (Levels of Logic = 10)
  Source:            temp_bit11/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit11/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit11/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.915  temp_bit11/bitValue (temp_bit11/bitValue)
     LUT3:I1->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C21 (Madd_calculatedChecksum_addsub0000C2)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<4> (Madd_calculatedChecksum_addsub0000_Madd_lut<4>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.272ns (9.873ns logic, 4.399ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit11/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 50 / 5
-------------------------------------------------------------------------
Offset:              14.161ns (Levels of Logic = 10)
  Source:            hum_bit11/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit11/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit11/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.804  hum_bit11/bitValue (hum_bit11/bitValue)
     LUT3:I2->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C21 (Madd_calculatedChecksum_addsub0000C2)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<4> (Madd_calculatedChecksum_addsub0000_Madd_lut<4>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.161ns (9.873ns logic, 4.288ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 50 / 5
-------------------------------------------------------------------------
Offset:              14.397ns (Levels of Logic = 10)
  Source:            hum_bit03/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit03/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit03/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   1.040  hum_bit03/bitValue (hum_bit03/bitValue)
     LUT3:I0->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C21 (Madd_calculatedChecksum_addsub0000C2)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<4> (Madd_calculatedChecksum_addsub0000_Madd_lut<4>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<4> (Madd_calculatedChecksum_addsub0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.397ns (9.873ns logic, 4.524ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              10.188ns (Levels of Logic = 8)
  Source:            temp_bit03/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit03/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit03/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit03/bitValue (temp_bit03/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<3> (Madd_calculatedChecksum_lut<3>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_cy<3> (Madd_calculatedChecksum_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<4> (Madd_calculatedChecksum_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<5> (Madd_calculatedChecksum_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.188ns (7.806ns logic, 2.383ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit12/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 29 / 4
-------------------------------------------------------------------------
Offset:              14.217ns (Levels of Logic = 9)
  Source:            temp_bit12/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit12/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit12/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.915  temp_bit12/bitValue (temp_bit12/bitValue)
     LUT3:I1->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C31 (Madd_calculatedChecksum_addsub0000C3)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<5> (Madd_calculatedChecksum_addsub0000_Madd_lut<5>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.217ns (9.818ns logic, 4.399ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit12/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 29 / 4
-------------------------------------------------------------------------
Offset:              14.106ns (Levels of Logic = 9)
  Source:            hum_bit12/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit12/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit12/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.804  hum_bit12/bitValue (hum_bit12/bitValue)
     LUT3:I2->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C31 (Madd_calculatedChecksum_addsub0000C3)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<5> (Madd_calculatedChecksum_addsub0000_Madd_lut<5>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.106ns (9.818ns logic, 4.288ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 29 / 4
-------------------------------------------------------------------------
Offset:              14.342ns (Levels of Logic = 9)
  Source:            hum_bit04/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit04/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit04/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   1.040  hum_bit04/bitValue (hum_bit04/bitValue)
     LUT3:I0->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C31 (Madd_calculatedChecksum_addsub0000C3)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<5> (Madd_calculatedChecksum_addsub0000_Madd_lut<5>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<5> (Madd_calculatedChecksum_addsub0000_Madd_cy<5>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<6> (calculatedChecksum_addsub0000<6>)
     LUT2:I0->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     14.342ns (9.818ns logic, 4.524ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              10.133ns (Levels of Logic = 7)
  Source:            temp_bit04/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit04/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit04/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit04/bitValue (temp_bit04/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<4> (Madd_calculatedChecksum_lut<4>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_cy<4> (Madd_calculatedChecksum_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_calculatedChecksum_cy<5> (Madd_calculatedChecksum_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.133ns (7.750ns logic, 2.383ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit13/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              13.537ns (Levels of Logic = 8)
  Source:            temp_bit13/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit13/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit13/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.915  temp_bit13/bitValue (temp_bit13/bitValue)
     LUT3:I1->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C41 (Madd_calculatedChecksum_addsub0000C4)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<6> (Madd_calculatedChecksum_addsub0000_Madd_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<6> (Madd_calculatedChecksum_addsub0000_Madd_cy<6>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     13.537ns (9.138ns logic, 4.399ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit13/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              13.426ns (Levels of Logic = 8)
  Source:            hum_bit13/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit13/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit13/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.804  hum_bit13/bitValue (hum_bit13/bitValue)
     LUT3:I2->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C41 (Madd_calculatedChecksum_addsub0000C4)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<6> (Madd_calculatedChecksum_addsub0000_Madd_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<6> (Madd_calculatedChecksum_addsub0000_Madd_cy<6>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     13.426ns (9.138ns logic, 4.288ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              13.662ns (Levels of Logic = 8)
  Source:            hum_bit05/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit05/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit05/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   1.040  hum_bit05/bitValue (hum_bit05/bitValue)
     LUT3:I0->O            1   0.479   0.976  Madd_calculatedChecksum_addsub0000C41 (Madd_calculatedChecksum_addsub0000C4)
     LUT4:I0->O            1   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<6> (Madd_calculatedChecksum_addsub0000_Madd_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_addsub0000_Madd_cy<6> (Madd_calculatedChecksum_addsub0000_Madd_cy<6>)
     XORCY:CI->O           1   0.786   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     13.662ns (9.138ns logic, 4.524ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              10.077ns (Levels of Logic = 6)
  Source:            temp_bit05/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit05/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit05/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit05/bitValue (temp_bit05/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<5> (Madd_calculatedChecksum_lut<5>)
     MUXCY:S->O            1   0.435   0.000  Madd_calculatedChecksum_cy<5> (Madd_calculatedChecksum_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.077ns (7.694ns logic, 2.383ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit14/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Offset:              12.474ns (Levels of Logic = 7)
  Source:            temp_bit14/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit14/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit14/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.804  temp_bit14/bitValue (temp_bit14/bitValue)
     LUT3:I2->O            1   0.479   0.704  Madd_calculatedChecksum_addsub0000_Madd_lut<7>_SW0 (N98)
     LUT4:I3->O            0   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<7> (Madd_calculatedChecksum_addsub0000_Madd_lut<7>)
     XORCY:LI->O           1   0.541   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     12.474ns (8.458ns logic, 4.016ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit14/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Offset:              12.585ns (Levels of Logic = 7)
  Source:            hum_bit14/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit14/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit14/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   0.915  hum_bit14/bitValue (hum_bit14/bitValue)
     LUT3:I1->O            1   0.479   0.704  Madd_calculatedChecksum_addsub0000_Madd_lut<7>_SW0 (N98)
     LUT4:I3->O            0   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<7> (Madd_calculatedChecksum_addsub0000_Madd_lut<7>)
     XORCY:LI->O           1   0.541   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     12.585ns (8.458ns logic, 4.127ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Offset:              12.710ns (Levels of Logic = 7)
  Source:            hum_bit06/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit06/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit06/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.551   1.040  hum_bit06/bitValue (hum_bit06/bitValue)
     LUT3:I0->O            1   0.479   0.704  Madd_calculatedChecksum_addsub0000_Madd_lut<7>_SW0 (N98)
     LUT4:I3->O            0   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<7> (Madd_calculatedChecksum_addsub0000_Madd_lut<7>)
     XORCY:LI->O           1   0.541   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     12.710ns (8.458ns logic, 4.252ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              10.022ns (Levels of Logic = 5)
  Source:            temp_bit06/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit06/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit06/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit06/bitValue (temp_bit06/bitValue)
     LUT2:I1->O            1   0.479   0.000  Madd_calculatedChecksum_lut<6> (Madd_calculatedChecksum_lut<6>)
     MUXCY:S->O            0   0.435   0.000  Madd_calculatedChecksum_cy<6> (Madd_calculatedChecksum_cy<6>)
     XORCY:CI->O           1   0.786   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.022ns (7.639ns logic, 2.383ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              11.462ns (Levels of Logic = 6)
  Source:            hum_bit07/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit07/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit07/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.976  hum_bit07/bitValue (hum_bit07/bitValue)
     LUT4:I0->O            0   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<7> (Madd_calculatedChecksum_addsub0000_Madd_lut<7>)
     XORCY:LI->O           1   0.541   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     11.462ns (7.979ns logic, 3.483ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hum_bit15/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              11.337ns (Levels of Logic = 6)
  Source:            hum_bit15/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      hum_bit15/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: hum_bit15/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  hum_bit15/bitValue (hum_bit15/bitValue)
     LUT4:I1->O            0   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<7> (Madd_calculatedChecksum_addsub0000_Madd_lut<7>)
     XORCY:LI->O           1   0.541   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     11.337ns (7.979ns logic, 3.358ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit15/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              11.226ns (Levels of Logic = 6)
  Source:            temp_bit15/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit15/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit15/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  temp_bit15/bitValue (temp_bit15/bitValue)
     LUT4:I2->O            0   0.479   0.000  Madd_calculatedChecksum_addsub0000_Madd_lut<7> (Madd_calculatedChecksum_addsub0000_Madd_lut<7>)
     XORCY:LI->O           1   0.541   0.976  Madd_calculatedChecksum_addsub0000_Madd_xor<7> (calculatedChecksum_addsub0000<7>)
     LUT2:I0->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     11.226ns (7.979ns logic, 3.247ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              9.342ns (Levels of Logic = 4)
  Source:            temp_bit07/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      temp_bit07/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: temp_bit07/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.851  temp_bit07/bitValue (temp_bit07/bitValue)
     LUT2:I1->O            0   0.479   0.000  Madd_calculatedChecksum_lut<7> (Madd_calculatedChecksum_lut<7>)
     XORCY:LI->O           1   0.541   0.851  Madd_calculatedChecksum_xor<7> (calculatedChecksum<7>)
     LUT3:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      9.342ns (6.959ns logic, 2.383ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit07/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit07/bitValue (LATCH)
  Destination:       leds<7> (PAD)
  Source Clock:      chk_bit07/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit07/bitValue to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit07/bitValue (chk_bit07/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit06/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit06/bitValue (LATCH)
  Destination:       leds<6> (PAD)
  Source Clock:      chk_bit06/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit06/bitValue to leds<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit06/bitValue (chk_bit06/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<6>1 (leds_6_OBUF)
     OBUF:I->O                 4.909          leds_6_OBUF (leds<6>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit05/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit05/bitValue (LATCH)
  Destination:       leds<5> (PAD)
  Source Clock:      chk_bit05/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit05/bitValue to leds<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit05/bitValue (chk_bit05/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<5>1 (leds_5_OBUF)
     OBUF:I->O                 4.909          leds_5_OBUF (leds<5>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit04/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit04/bitValue (LATCH)
  Destination:       leds<4> (PAD)
  Source Clock:      chk_bit04/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit04/bitValue to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit04/bitValue (chk_bit04/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<4>1 (leds_4_OBUF)
     OBUF:I->O                 4.909          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit03/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit03/bitValue (LATCH)
  Destination:       leds<3> (PAD)
  Source Clock:      chk_bit03/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit03/bitValue to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit03/bitValue (chk_bit03/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<3>1 (leds_3_OBUF)
     OBUF:I->O                 4.909          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit02/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit02/bitValue (LATCH)
  Destination:       leds<2> (PAD)
  Source Clock:      chk_bit02/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit02/bitValue to leds<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit02/bitValue (chk_bit02/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<2>1 (leds_2_OBUF)
     OBUF:I->O                 4.909          leds_2_OBUF (leds<2>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit01/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit01/bitValue (LATCH)
  Destination:       leds<1> (PAD)
  Source Clock:      chk_bit01/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit01/bitValue to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit01/bitValue (chk_bit01/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<1>1 (leds_1_OBUF)
     OBUF:I->O                 4.909          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chk_bit00/Mcompar_bitValue_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            chk_bit00/bitValue (LATCH)
  Destination:       leds<0> (PAD)
  Source Clock:      chk_bit00/Mcompar_bitValue_cmp_lt0000_cy<9> rising

  Data Path: chk_bit00/bitValue to leds<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.551   0.740  chk_bit00/bitValue (chk_bit00/bitValue)
     LUT3:I2->O            1   0.479   0.681  leds<0>1 (leds_0_OBUF)
     OBUF:I->O                 4.909          leds_0_OBUF (leds<0>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.999ns (Levels of Logic = 3)
  Source:            selByte (PAD)
  Destination:       leds<7> (PAD)

  Data Path: selByte to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  selByte_IBUF (selByte_IBUF)
     LUT3:I0->O            1   0.479   0.681  leds<0>1 (leds_0_OBUF)
     OBUF:I->O                 4.909          leds_0_OBUF (leds<0>)
    ----------------------------------------
    Total                      7.999ns (6.103ns logic, 1.896ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.35 secs
 
--> 

Total memory usage is 221856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

