// Seed: 3647759299
module module_0 (
    id_1
);
  input wire id_1;
  tri0 id_2;
  parameter id_3 = id_2;
  wire id_4, id_5, id_6;
  wire id_7;
  logic [7:0][-1] id_8 = (-1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_5 = id_7;
  wire id_10, id_11;
  supply1 id_12, id_13;
  wire id_14, id_15;
  assign id_6 = id_8;
  id_16(
      .id_0(),
      .id_1(id_5),
      .id_2((id_13 | id_3) & -1 * id_6),
      .id_3(1'd0 ** 1),
      .id_4(id_6),
      .id_5(id_7),
      .id_6(id_10),
      .id_7(id_5)
  );
  always $display;
  parameter id_17 = 1;
  module_0 modCall_1 (id_1);
  wor  id_18 = 1, id_19;
  wire id_20;
endmodule
