{
  "module_name": "spi-pxa2xx-dma.c",
  "hash_id": "bd355332204cdacd348ad78e0d5725e0c5004946048c00ad1cae01f24ebb5e73",
  "original_prompt": "Ingested from linux-6.6.14/drivers/spi/spi-pxa2xx-dma.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/dma-mapping.h>\n#include <linux/dmaengine.h>\n#include <linux/scatterlist.h>\n#include <linux/sizes.h>\n\n#include <linux/spi/pxa2xx_spi.h>\n#include <linux/spi/spi.h>\n\n#include \"spi-pxa2xx.h\"\n\nstatic void pxa2xx_spi_dma_transfer_complete(struct driver_data *drv_data,\n\t\t\t\t\t     bool error)\n{\n\tstruct spi_message *msg = drv_data->controller->cur_msg;\n\n\t \n\tif (atomic_dec_and_test(&drv_data->dma_running)) {\n\t\t \n\t\tif (!error)\n\t\t\terror = read_SSSR_bits(drv_data, drv_data->mask_sr) & SSSR_ROR;\n\n\t\t \n\t\tclear_SSCR1_bits(drv_data, drv_data->dma_cr1);\n\t\twrite_SSSR_CS(drv_data, drv_data->clear_sr);\n\t\tif (!pxa25x_ssp_comp(drv_data))\n\t\t\tpxa2xx_spi_write(drv_data, SSTO, 0);\n\n\t\tif (error) {\n\t\t\t \n\t\t\tpxa_ssp_disable(drv_data->ssp);\n\t\t\tmsg->status = -EIO;\n\t\t}\n\n\t\tspi_finalize_current_transfer(drv_data->controller);\n\t}\n}\n\nstatic void pxa2xx_spi_dma_callback(void *data)\n{\n\tpxa2xx_spi_dma_transfer_complete(data, false);\n}\n\nstatic struct dma_async_tx_descriptor *\npxa2xx_spi_dma_prepare_one(struct driver_data *drv_data,\n\t\t\t   enum dma_transfer_direction dir,\n\t\t\t   struct spi_transfer *xfer)\n{\n\tstruct chip_data *chip =\n\t\tspi_get_ctldata(drv_data->controller->cur_msg->spi);\n\tenum dma_slave_buswidth width;\n\tstruct dma_slave_config cfg;\n\tstruct dma_chan *chan;\n\tstruct sg_table *sgt;\n\tint ret;\n\n\tswitch (drv_data->n_bytes) {\n\tcase 1:\n\t\twidth = DMA_SLAVE_BUSWIDTH_1_BYTE;\n\t\tbreak;\n\tcase 2:\n\t\twidth = DMA_SLAVE_BUSWIDTH_2_BYTES;\n\t\tbreak;\n\tdefault:\n\t\twidth = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\t\tbreak;\n\t}\n\n\tmemset(&cfg, 0, sizeof(cfg));\n\tcfg.direction = dir;\n\n\tif (dir == DMA_MEM_TO_DEV) {\n\t\tcfg.dst_addr = drv_data->ssp->phys_base + SSDR;\n\t\tcfg.dst_addr_width = width;\n\t\tcfg.dst_maxburst = chip->dma_burst_size;\n\n\t\tsgt = &xfer->tx_sg;\n\t\tchan = drv_data->controller->dma_tx;\n\t} else {\n\t\tcfg.src_addr = drv_data->ssp->phys_base + SSDR;\n\t\tcfg.src_addr_width = width;\n\t\tcfg.src_maxburst = chip->dma_burst_size;\n\n\t\tsgt = &xfer->rx_sg;\n\t\tchan = drv_data->controller->dma_rx;\n\t}\n\n\tret = dmaengine_slave_config(chan, &cfg);\n\tif (ret) {\n\t\tdev_warn(drv_data->ssp->dev, \"DMA slave config failed\\n\");\n\t\treturn NULL;\n\t}\n\n\treturn dmaengine_prep_slave_sg(chan, sgt->sgl, sgt->nents, dir,\n\t\t\t\t       DMA_PREP_INTERRUPT | DMA_CTRL_ACK);\n}\n\nirqreturn_t pxa2xx_spi_dma_transfer(struct driver_data *drv_data)\n{\n\tu32 status;\n\n\tstatus = read_SSSR_bits(drv_data, drv_data->mask_sr);\n\tif (status & SSSR_ROR) {\n\t\tdev_err(drv_data->ssp->dev, \"FIFO overrun\\n\");\n\n\t\tdmaengine_terminate_async(drv_data->controller->dma_rx);\n\t\tdmaengine_terminate_async(drv_data->controller->dma_tx);\n\n\t\tpxa2xx_spi_dma_transfer_complete(drv_data, true);\n\t\treturn IRQ_HANDLED;\n\t}\n\n\treturn IRQ_NONE;\n}\n\nint pxa2xx_spi_dma_prepare(struct driver_data *drv_data,\n\t\t\t   struct spi_transfer *xfer)\n{\n\tstruct dma_async_tx_descriptor *tx_desc, *rx_desc;\n\tint err;\n\n\ttx_desc = pxa2xx_spi_dma_prepare_one(drv_data, DMA_MEM_TO_DEV, xfer);\n\tif (!tx_desc) {\n\t\tdev_err(drv_data->ssp->dev, \"failed to get DMA TX descriptor\\n\");\n\t\terr = -EBUSY;\n\t\tgoto err_tx;\n\t}\n\n\trx_desc = pxa2xx_spi_dma_prepare_one(drv_data, DMA_DEV_TO_MEM, xfer);\n\tif (!rx_desc) {\n\t\tdev_err(drv_data->ssp->dev, \"failed to get DMA RX descriptor\\n\");\n\t\terr = -EBUSY;\n\t\tgoto err_rx;\n\t}\n\n\t \n\trx_desc->callback = pxa2xx_spi_dma_callback;\n\trx_desc->callback_param = drv_data;\n\n\tdmaengine_submit(rx_desc);\n\tdmaengine_submit(tx_desc);\n\treturn 0;\n\nerr_rx:\n\tdmaengine_terminate_async(drv_data->controller->dma_tx);\nerr_tx:\n\treturn err;\n}\n\nvoid pxa2xx_spi_dma_start(struct driver_data *drv_data)\n{\n\tdma_async_issue_pending(drv_data->controller->dma_rx);\n\tdma_async_issue_pending(drv_data->controller->dma_tx);\n\n\tatomic_set(&drv_data->dma_running, 1);\n}\n\nvoid pxa2xx_spi_dma_stop(struct driver_data *drv_data)\n{\n\tatomic_set(&drv_data->dma_running, 0);\n\tdmaengine_terminate_sync(drv_data->controller->dma_rx);\n\tdmaengine_terminate_sync(drv_data->controller->dma_tx);\n}\n\nint pxa2xx_spi_dma_setup(struct driver_data *drv_data)\n{\n\tstruct pxa2xx_spi_controller *pdata = drv_data->controller_info;\n\tstruct spi_controller *controller = drv_data->controller;\n\tstruct device *dev = drv_data->ssp->dev;\n\tdma_cap_mask_t mask;\n\n\tdma_cap_zero(mask);\n\tdma_cap_set(DMA_SLAVE, mask);\n\n\tcontroller->dma_tx = dma_request_slave_channel_compat(mask,\n\t\t\t\tpdata->dma_filter, pdata->tx_param, dev, \"tx\");\n\tif (!controller->dma_tx)\n\t\treturn -ENODEV;\n\n\tcontroller->dma_rx = dma_request_slave_channel_compat(mask,\n\t\t\t\tpdata->dma_filter, pdata->rx_param, dev, \"rx\");\n\tif (!controller->dma_rx) {\n\t\tdma_release_channel(controller->dma_tx);\n\t\tcontroller->dma_tx = NULL;\n\t\treturn -ENODEV;\n\t}\n\n\treturn 0;\n}\n\nvoid pxa2xx_spi_dma_release(struct driver_data *drv_data)\n{\n\tstruct spi_controller *controller = drv_data->controller;\n\n\tif (controller->dma_rx) {\n\t\tdmaengine_terminate_sync(controller->dma_rx);\n\t\tdma_release_channel(controller->dma_rx);\n\t\tcontroller->dma_rx = NULL;\n\t}\n\tif (controller->dma_tx) {\n\t\tdmaengine_terminate_sync(controller->dma_tx);\n\t\tdma_release_channel(controller->dma_tx);\n\t\tcontroller->dma_tx = NULL;\n\t}\n}\n\nint pxa2xx_spi_set_dma_burst_and_threshold(struct chip_data *chip,\n\t\t\t\t\t   struct spi_device *spi,\n\t\t\t\t\t   u8 bits_per_word, u32 *burst_code,\n\t\t\t\t\t   u32 *threshold)\n{\n\tstruct pxa2xx_spi_chip *chip_info = spi->controller_data;\n\tstruct driver_data *drv_data = spi_controller_get_devdata(spi->controller);\n\tu32 dma_burst_size = drv_data->controller_info->dma_burst_size;\n\n\t \n\t*burst_code = chip_info ? chip_info->dma_burst_size : dma_burst_size;\n\t*threshold = SSCR1_RxTresh(RX_THRESH_DFLT)\n\t\t   | SSCR1_TxTresh(TX_THRESH_DFLT);\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}