v 20130925 2
C 10300 8300 1 0 0 not.sym
{
T 10650 8600 5 10 1 1 0 4 1
refdes=J
}
C 10300 9500 1 0 0 not.sym
{
T 10650 9800 5 10 1 1 0 4 1
refdes=I
}
C 11100 7200 1 0 0 linkc.sym
{
T 11400 7600 5 10 0 0 0 0 1
device=RESISTOR
T 11450 7350 5 10 1 1 0 0 1
refdes=R4
T 11500 7300 5 10 0 1 0 0 1
footprint=jumper2
T 11500 7300 5 10 0 1 0 0 1
value=0.1
}
C 11100 7500 1 0 0 linkc.sym
{
T 11400 7900 5 10 0 0 0 0 1
device=RESISTOR
T 11450 7650 5 10 1 1 0 0 1
refdes=R3
T 11500 7600 5 10 0 1 0 0 1
footprint=jumper2
T 11500 7600 5 10 0 1 0 0 1
value=0.1
}
C 11100 6900 1 0 0 linko.sym
{
T 11400 7300 5 10 0 0 0 0 1
device=RESISTOR
T 11450 7050 5 10 1 1 0 0 1
refdes=R5
T 11500 7000 5 10 0 1 0 0 1
footprint=jumper2
T 11500 7000 5 10 0 1 0 0 1
value=1e9
}
C 11100 8500 1 0 0 linko.sym
{
T 11400 8900 5 10 0 0 0 0 1
device=RESISTOR
T 11450 8650 5 10 1 1 0 0 1
refdes=R2
T 11500 8600 5 10 0 1 0 0 1
footprint=jumper2
T 11500 8600 5 10 0 1 0 0 1
value=1e9
}
C 11100 9700 1 0 0 linko.sym
{
T 11400 10100 5 10 0 0 0 0 1
device=RESISTOR
T 11450 9850 5 10 1 1 0 0 1
refdes=R1
T 11500 9800 5 10 0 1 0 0 1
footprint=jumper2
T 11500 9800 5 10 0 1 0 0 1
value=1e9
}
C 10400 6400 1 0 0 gnd-1.sym
C 10600 8000 1 0 0 gnd-1.sym
C 10600 9200 1 0 0 gnd-1.sym
C 10300 7800 1 0 0 vdd-1.sym
C 10500 10100 1 0 0 vdd-1.sym
C 10500 8900 1 0 0 vdd-1.sym
N 11700 7000 11900 7000 4
N 11800 7000 11800 8600 4
N 11800 7600 11700 7600 4
N 11100 9800 11100 9600 4
N 11100 9600 10300 8800 4
N 10300 9600 11100 8800 4
N 11100 8800 11100 8600 4
N 10300 8600 10300 8800 4
N 10300 9600 10300 9800 4
N 11800 8600 11700 8600 4
N 11700 7300 11900 7300 4
N 11900 7300 11900 9800 4
N 11900 9800 11700 9800 4
C 9700 9700 1 0 0 in-1.sym
{
T 9700 10000 5 10 0 0 0 0 1
device=INPUT
T 9700 9800 5 10 1 1 0 7 1
refdes=C0#
T 9700 10200 5 10 0 0 0 0 1
footprint=anchor
}
C 9700 8500 1 0 0 in-1.sym
{
T 9700 8800 5 10 0 0 0 0 1
device=INPUT
T 9700 8600 5 10 1 1 0 7 1
refdes=C1#
T 9700 9000 5 10 0 0 0 0 1
footprint=anchor
}
C 9700 7700 1 0 0 in-1.sym
{
T 9700 8000 5 10 0 0 0 0 1
device=INPUT
T 9700 7800 5 10 1 1 0 7 1
refdes=Vdd
T 9700 8200 5 10 0 0 0 0 1
footprint=anchor
}
C 9700 6600 1 0 0 in-1.sym
{
T 9700 6900 5 10 0 0 0 0 1
device=INPUT
T 9700 6700 5 10 1 1 0 7 1
refdes=GND
T 9700 7100 5 10 0 0 0 0 1
footprint=anchor
}
C 11900 8900 1 0 0 out-1.sym
{
T 11900 9200 5 10 0 0 0 0 1
device=OUTPUT
T 12500 9000 5 10 1 1 0 1 1
refdes=C0
T 11900 9400 5 10 0 0 0 0 1
footprint=anchor
}
C 11900 6900 1 0 0 out-1.sym
{
T 11900 7200 5 10 0 0 0 0 1
device=OUTPUT
T 12500 7000 5 10 1 1 0 1 1
refdes=C1
T 11900 7400 5 10 0 0 0 0 1
footprint=anchor
}
C 10100 6700 1 0 0 osc.sym
{
T 10125 7375 5 10 1 1 0 1 1
source=osc.sch
T 10500 7150 5 10 1 1 0 4 1
refdes=O
}
N 11100 7600 11100 7500 4
N 11100 7000 11100 7100 4
N 10300 7800 10500 7800 4
N 10300 6700 10500 6700 4
