I 000051 55 601           1698259091800 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1698259091801 2023.10.25 14:38:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 21262825757671347773367b712625272427202774)
	(_ent
		(_time 1698259091796)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1698259091806 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1698259091807 2023.10.25 14:38:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 21272125767777347774367b712625272426292777)
	(_ent
		(_time 1698259091804)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1698259091812 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1698259091813 2023.10.25 14:38:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 31363134316636273562776b613735373537343633)
	(_ent
		(_time 1698259091810)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1063          1698259091840 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1698259091841 2023.10.25 14:38:11)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 40474e43451747561114061a104644464446454742)
	(_ent
		(_time 1698259091838)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2197          1698259091865 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1698259091866 2023.10.25 14:38:11)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 60666b6069363c776637753a346635653666626669)
	(_ent
		(_time 1698259091863)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1414          1698259091880 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1698259091881 2023.10.25 14:38:11)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6f69646f30393378696a7a353b693a6a39696d6966)
	(_ent
		(_time 1698259091878)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 653           1698259091896 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version vef)
	(_time 1698259091897 2023.10.25 14:38:11)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7f78237f2c29236a292a6e252c7976787b792b787a)
	(_ent
		(_time 1698259091891)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 3553          1698259091911 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version vef)
	(_time 1698259091912 2023.10.25 14:38:11)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8e89d281ded8d29bd0859fd1d9888c8887898a88da)
	(_ent
		(_time 1698259091909)
	)
	(_comp
		(mux_1bit
			(_object
				(_port(_int a -1 0 38(_ent (_in))))
				(_port(_int b -1 0 38(_ent (_in))))
				(_port(_int sel -1 0 38(_ent (_in))))
				(_port(_int y -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst mux_0 0 46(_comp mux_1bit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((sel)(sel))
			((y)(y(0)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_1 0 52(_comp mux_1bit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((sel)(sel))
			((y)(y(1)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_2 0 58(_comp mux_1bit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((sel)(sel))
			((y)(y(2)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_3 0 64(_comp mux_1bit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((sel)(sel))
			((y)(y(3)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_4 0 70(_comp mux_1bit)
		(_port
			((a)(a(4)))
			((b)(b(4)))
			((sel)(sel))
			((y)(y(4)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_5 0 76(_comp mux_1bit)
		(_port
			((a)(a(5)))
			((b)(b(5)))
			((sel)(sel))
			((y)(y(5)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_6 0 82(_comp mux_1bit)
		(_port
			((a)(a(6)))
			((b)(b(6)))
			((sel)(sel))
			((y)(y(6)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_7 0 88(_comp mux_1bit)
		(_port
			((a)(a(7)))
			((b)(b(7)))
			((sel)(sel))
			((y)(y(7)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_8 0 94(_comp mux_1bit)
		(_port
			((a)(a(8)))
			((b)(b(8)))
			((sel)(sel))
			((y)(y(8)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_9 0 100(_comp mux_1bit)
		(_port
			((a)(a(9)))
			((b)(b(9)))
			((sel)(sel))
			((y)(y(9)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_10 0 106(_comp mux_1bit)
		(_port
			((a)(a(10)))
			((b)(b(10)))
			((sel)(sel))
			((y)(y(10)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_11 0 112(_comp mux_1bit)
		(_port
			((a)(a(11)))
			((b)(b(11)))
			((sel)(sel))
			((y)(y(11)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_12 0 118(_comp mux_1bit)
		(_port
			((a)(a(12)))
			((b)(b(12)))
			((sel)(sel))
			((y)(y(12)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_13 0 124(_comp mux_1bit)
		(_port
			((a)(a(13)))
			((b)(b(13)))
			((sel)(sel))
			((y)(y(13)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_14 0 130(_comp mux_1bit)
		(_port
			((a)(a(14)))
			((b)(b(14)))
			((sel)(sel))
			((y)(y(14)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_15 0 136(_comp mux_1bit)
		(_port
			((a)(a(15)))
			((b)(b(15)))
			((sel)(sel))
			((y)(y(15)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 26(_ent(_in))))
		(_port(_int b 0 0 26(_ent(_in))))
		(_port(_int sel -1 0 27(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_out))))
		(_port(_int y_overflow -1 0 29(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2244          1698259091926 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version vef)
	(_time 1698259091927 2023.10.25 14:38:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9e99979198c8cf889cccddc5ca989f98cd999b989f)
	(_ent
		(_time 1698259091924)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 601           1698259094613 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1698259094614 2023.10.25 14:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e1a1c191e494e0b484c09444e191a181b181f184b)
	(_ent
		(_time 1698259091795)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1698259094619 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1698259094620 2023.10.25 14:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 1e1b15191d48480b484b09444e191a181b19161848)
	(_ent
		(_time 1698259091803)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1698259094625 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1698259094626 2023.10.25 14:38:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2d292629787a2a3b297e6b777d2b292b292b282a2f)
	(_ent
		(_time 1698259091809)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1698259094650 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1698259094651 2023.10.25 14:38:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 3d3938396c6a3a2b6c697b676d3b393b393b383a3f)
	(_ent
		(_time 1698259091837)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2197          1698259094676 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1698259094677 2023.10.25 14:38:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5c595c5f060a004b5a0b4906085a09590a5a5e5a55)
	(_ent
		(_time 1698259091862)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 1414          1698259094691 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1698259094692 2023.10.25 14:38:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6c696c6c363a307b6a697936386a39693a6a6e6a65)
	(_ent
		(_time 1698259091877)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 653           1698259094709 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version vef)
	(_time 1698259094710 2023.10.25 14:38:14)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7b7f2c7b2c2d276e2d2e6a21287d727c7f7d2f7c7e)
	(_ent
		(_time 1698259091890)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 3553          1698259094723 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version vef)
	(_time 1698259094724 2023.10.25 14:38:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8b8fdc84dcddd79ed5809ad4dc8d898d828c8f8ddf)
	(_ent
		(_time 1698259091908)
	)
	(_comp
		(mux_1bit
			(_object
				(_port(_int a -1 0 38(_ent (_in))))
				(_port(_int b -1 0 38(_ent (_in))))
				(_port(_int sel -1 0 38(_ent (_in))))
				(_port(_int y -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst mux_0 0 46(_comp mux_1bit)
		(_port
			((a)(a(0)))
			((b)(b(0)))
			((sel)(sel))
			((y)(y(0)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_1 0 52(_comp mux_1bit)
		(_port
			((a)(a(1)))
			((b)(b(1)))
			((sel)(sel))
			((y)(y(1)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_2 0 58(_comp mux_1bit)
		(_port
			((a)(a(2)))
			((b)(b(2)))
			((sel)(sel))
			((y)(y(2)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_3 0 64(_comp mux_1bit)
		(_port
			((a)(a(3)))
			((b)(b(3)))
			((sel)(sel))
			((y)(y(3)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_4 0 70(_comp mux_1bit)
		(_port
			((a)(a(4)))
			((b)(b(4)))
			((sel)(sel))
			((y)(y(4)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_5 0 76(_comp mux_1bit)
		(_port
			((a)(a(5)))
			((b)(b(5)))
			((sel)(sel))
			((y)(y(5)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_6 0 82(_comp mux_1bit)
		(_port
			((a)(a(6)))
			((b)(b(6)))
			((sel)(sel))
			((y)(y(6)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_7 0 88(_comp mux_1bit)
		(_port
			((a)(a(7)))
			((b)(b(7)))
			((sel)(sel))
			((y)(y(7)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_8 0 94(_comp mux_1bit)
		(_port
			((a)(a(8)))
			((b)(b(8)))
			((sel)(sel))
			((y)(y(8)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_9 0 100(_comp mux_1bit)
		(_port
			((a)(a(9)))
			((b)(b(9)))
			((sel)(sel))
			((y)(y(9)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_10 0 106(_comp mux_1bit)
		(_port
			((a)(a(10)))
			((b)(b(10)))
			((sel)(sel))
			((y)(y(10)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_11 0 112(_comp mux_1bit)
		(_port
			((a)(a(11)))
			((b)(b(11)))
			((sel)(sel))
			((y)(y(11)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_12 0 118(_comp mux_1bit)
		(_port
			((a)(a(12)))
			((b)(b(12)))
			((sel)(sel))
			((y)(y(12)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_13 0 124(_comp mux_1bit)
		(_port
			((a)(a(13)))
			((b)(b(13)))
			((sel)(sel))
			((y)(y(13)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_14 0 130(_comp mux_1bit)
		(_port
			((a)(a(14)))
			((b)(b(14)))
			((sel)(sel))
			((y)(y(14)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_inst mux_15 0 136(_comp mux_1bit)
		(_port
			((a)(a(15)))
			((b)(b(15)))
			((sel)(sel))
			((y)(y(15)))
		)
		(_use(_ent . mux_1bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 26(_ent(_in))))
		(_port(_int b 0 0 26(_ent(_in))))
		(_port(_int sel -1 0 27(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_out))))
		(_port(_int y_overflow -1 0 29(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 2244          1698259094738 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version vef)
	(_time 1698259094739 2023.10.25 14:38:14)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9b9f99949acdca8d99c9d8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1698259091923)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 605           1698274015074 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274015075 2023.10.25 18:46:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 24277120757374317276337e742320222122252271)
	(_ent
		(_time 1698274015070)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274015089 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274015090 2023.10.25 18:46:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 34366831666262216261236e6433303231333c3262)
	(_ent
		(_time 1698274015084)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274015100 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274015101 2023.10.25 18:46:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 43401f414114445547100519134547454745464441)
	(_ent
		(_time 1698274015096)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274015147 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274015148 2023.10.25 18:46:55)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 727120727525756423263428227476747674777570)
	(_ent
		(_time 1698274015139)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274015184 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274015185 2023.10.25 18:46:55)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9193c69e99c7cd8697c684cbc597c494c797939798)
	(_ent
		(_time 1698274015178)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274015217 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274015218 2023.10.25 18:46:55)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b1b3e6e5b9e7eda6b7b4a4ebe5b7e4b4e7b7b3b7b8)
	(_ent
		(_time 1698274015212)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274015249 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274015250 2023.10.25 18:46:55)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d0d3d083d5868cc58685c18a83d6d9d7d4d684d7d5)
	(_ent
		(_time 1698274015244)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274015272 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274015273 2023.10.25 18:46:55)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code efecefbdbcb9b3fabaeafeb0b8e9ede9e6e8ebe9bb)
	(_ent
		(_time 1698274015267)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2248          1698274015303 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698274015304 2023.10.25 18:46:55)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0e0d5a0808585f180c5c4d555a080f085d090b080f)
	(_ent
		(_time 1698274015297)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 605           1698274038944 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274038945 2023.10.25 18:47:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67333767353037723135703d376063616261666132)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274038950 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274038951 2023.10.25 18:47:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67323e67363131723132703d3760636162606f6131)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274038956 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274038957 2023.10.25 18:47:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 67333e67613060716334213d376163616361626065)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274038971 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274038972 2023.10.25 18:47:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 77232077752070612623312d277173717371727075)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274038984 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274038985 2023.10.25 18:47:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 86d3d48889d0da9180d193dcd280d383d08084808f)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274038998 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274038999 2023.10.25 18:47:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 96c3c49999c0ca81909383ccc290c393c09094909f)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274039012 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274039013 2023.10.25 18:47:19)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code a5f1a0f3a5f3f9b0f3f0b4fff6a3aca2a1a3f1a2a0)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274039024 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274039025 2023.10.25 18:47:19)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b5e1b0e0b5e3e9a0e0b0a4eae2b3b7b3bcb2b1b3e1)
	(_ent
		(_time 1698274015266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2248          1698274039039 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698274039040 2023.10.25 18:47:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c5919590939394d3c797869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 37(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 44(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 5 0 32(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 6 0 33(_arch(_uni))))
		(_sig(_int overflow_result -1 0 34(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000050 55 1189          1698274039053 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698274039054 2023.10.25 18:47:19)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code d4808486838285c181d5c08e87d2d5d287d3d1d182)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698274574834 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274574835 2023.10.25 18:56:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bae9bceebeedeaafece8ade0eabdbebcbfbcbbbcef)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274574840 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274574841 2023.10.25 18:56:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bae8b5eebdececafecefade0eabdbebcbfbdb2bcec)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274574846 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274574847 2023.10.25 18:56:14)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bae9b5eeeaedbdacbee9fce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274574858 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274574859 2023.10.25 18:56:14)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c99ac89dc59ecedf989d8f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274574874 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274574875 2023.10.25 18:56:14)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d98bdd8bd98f85cedf8ecc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274574887 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274574888 2023.10.25 18:56:14)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code e8baecbbe9beb4ffeeedfdb2bceebdedbeeeeaeee1)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274574899 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274574900 2023.10.25 18:56:14)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f8ababa9f5aea4edaeade9a2abfef1fffcfeacfffd)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274574911 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274574912 2023.10.25 18:56:14)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 085b540f055e541d5d0d19575f0e0a0e010f0c0e5c)
	(_ent
		(_time 1698274015266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000050 55 1189          1698274574943 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698274574944 2023.10.25 18:56:14)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27742e23737176327226337d742126217420222271)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698274597240 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698274597241 2023.10.25 18:56:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 40451742151710551612571a104744464546414615)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698274597246 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698274597247 2023.10.25 18:56:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 40441e42161616551615571a104744464547484616)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698274597252 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698274597253 2023.10.25 18:56:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 40451e42411747564413061a104644464446454742)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698274597265 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698274597266 2023.10.25 18:56:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 4f4a1f4c1c1848591e1b09151f494b494b494a484d)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698274597279 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698274597280 2023.10.25 18:56:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5f5b0a5c0009034859084a050b590a5a09595d5956)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698274597293 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698274597294 2023.10.25 18:56:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6f6b3a6f30393378696a7a353b693a6a39696d6966)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698274597308 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698274597309 2023.10.25 18:56:37)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7e7b7c7e2e28226b282b6f242d7877797a782a797b)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698274597321 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698274597322 2023.10.25 18:56:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8e8b8c81ded8d29bdb8b9fd1d9888c8887898a88da)
	(_ent
		(_time 1698274015266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000050 55 1189          1698274597339 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698274597340 2023.10.25 18:56:37)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9e9bc99198c8cf8bcb9f8ac4cd989f98cd999b9bc8)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275230725 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275230726 2023.10.25 19:07:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cc9fc499ca9b9cd99a9edb969ccbc8cac9cacdca99)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275230733 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275230734 2023.10.25 19:07:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cc9ecd99c99a9ad99a99db969ccbc8cac9cbc4ca9a)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275230739 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275230740 2023.10.25 19:07:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cc9fcd999e9bcbdac89f8a969ccac8cac8cac9cbce)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275230761 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275230762 2023.10.25 19:07:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ebb8e4b9bcbcecfdbabfadb1bbedefedefedeeece9)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275230775 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275230776 2023.10.25 19:07:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code fba9f1aba0ada7ecfdaceea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275230795 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275230796 2023.10.25 19:07:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0b59590d505d571c0d0e1e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275230815 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275230816 2023.10.25 19:07:10)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1a491f1c4e4c460f4c4f0b40491c131d1e1c4e1d1f)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275230828 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275230829 2023.10.25 19:07:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2a792f2f7e7c763f7f2e3b757d2c282c232d2e2c7e)
	(_ent
		(_time 1698275230826)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3728          1698275230850 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275230851 2023.10.25 19:07:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 491a194b131f185f4d1a0a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int S0 -1 0 35(_ent (_in))))
				(_port(_int S1 -1 0 35(_ent (_in))))
				(_port(_int S2 -1 0 35(_ent (_in))))
				(_port(_int R 5 0 36(_ent (_out))))
				(_port(_int r_overflow -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 52(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 59(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 67(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 6 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 7 0 42(_arch(_uni))))
		(_sig(_int overflow_result -1 0 43(_arch(_uni))))
		(_sig(_int mux_A 6 0 46(_arch(_uni))))
		(_sig(_int mux_B 6 0 46(_arch(_uni))))
		(_sig(_int mux_R 6 0 47(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 48(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 49(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__80(_arch 1 0 80(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__81(_arch 2 0 81(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__82(_arch 3 0 82(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__83(_arch 4 0 83(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__85(_arch 5 0 85(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 6 -1)
)
I 000050 55 1189          1698275230877 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275230878 2023.10.25 19:07:10)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 590a095a030f084c0c584d030a5f585f0a5e5c5c0f)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275410144 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275410145 2023.10.25 19:10:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9acd9d959ecdca8fccc88dc0ca9d9e9c9f9c9b9ccf)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275410150 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275410151 2023.10.25 19:10:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aafca4fdadfcfcbffcffbdf0faadaeacafada2acfc)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275410156 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275410157 2023.10.25 19:10:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aafda4fdfafdadbcaef9ecf0faacaeacaeacafada8)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275410169 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275410170 2023.10.25 19:10:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code baedbaefeeedbdacebeefce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275410184 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275410185 2023.10.25 19:10:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code c99fcc9cc99f95decf9edc939dcf9ccc9fcfcbcfc0)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275410198 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275410199 2023.10.25 19:10:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d98fdc8bd98f85cedfdccc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275410212 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275410213 2023.10.25 19:10:10)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e9bebbbbe5bfb5fcbfbcf8b3baefe0eeedefbdeeec)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275410231 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275410232 2023.10.25 19:10:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f8afaaa9f5aea4edadfce9a7affefafef1fffcfeac)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3874          1698275410247 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275410248 2023.10.25 19:10:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 085f0e0e535e591e0f0f4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int S0 -1 0 35(_ent (_in))))
				(_port(_int S1 -1 0 35(_ent (_in))))
				(_port(_int S2 -1 0 35(_ent (_in))))
				(_port(_int R 5 0 36(_ent (_out))))
				(_port(_int r_overflow -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 52(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 59(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 67(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 6 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 7 0 42(_arch(_uni))))
		(_sig(_int overflow_result -1 0 43(_arch(_uni))))
		(_sig(_int mux_A 6 0 46(_arch(_uni))))
		(_sig(_int mux_B 6 0 46(_arch(_uni))))
		(_sig(_int mux_R 6 0 47(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 48(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 49(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__80(_arch 1 0 80(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__81(_arch 2 0 81(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__82(_arch 3 0 82(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__83(_arch 4 0 83(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__85(_arch 5 0 85(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__86(_arch 6 0 86(_assignment(_trgt(4))(_sens(14)))))
			(line__88(_arch 7 0 88(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000050 55 1189          1698275410275 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275410276 2023.10.25 19:10:10)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27702123737176327226337d742126217420222271)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275411953 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275411954 2023.10.25 19:10:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aff8faf8acf8ffbaf9fdb8f5ffa8aba9aaa9aea9fa)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275411959 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275411960 2023.10.25 19:10:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code aff9f3f8aff9f9baf9fab8f5ffa8aba9aaa8a7a9f9)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275411965 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275411966 2023.10.25 19:10:11)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bfe8e3ebe8e8b8a9bbecf9e5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275411978 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275411979 2023.10.25 19:10:11)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ce999c9a9e99c9d89f9a88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275411992 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275411993 2023.10.25 19:10:11)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code de88898c828882c9d889cb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275412007 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275412008 2023.10.25 19:10:12)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code edbbbabeb0bbb1faebe8f8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275412021 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275412022 2023.10.25 19:10:12)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fdaafdacacaba1e8aba8eca7aefbf4faf9fba9faf8)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275412034 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275412035 2023.10.25 19:10:12)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code fdaafdacacaba1e8a8f9eca2aafbfffbf4faf9fba9)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3874          1698275412049 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275412050 2023.10.25 19:10:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5a590b0a5b5c1b0a0a4e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int Result 4 0 27(_ent (_out))))
				(_port(_int Overflow -1 0 28(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int S0 -1 0 35(_ent (_in))))
				(_port(_int S1 -1 0 35(_ent (_in))))
				(_port(_int S2 -1 0 35(_ent (_in))))
				(_port(_int R 5 0 36(_ent (_out))))
				(_port(_int r_overflow -1 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 52(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 59(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 67(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 6 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 7 0 42(_arch(_uni))))
		(_sig(_int overflow_result -1 0 43(_arch(_uni))))
		(_sig(_int mux_A 6 0 46(_arch(_uni))))
		(_sig(_int mux_B 6 0 46(_arch(_uni))))
		(_sig(_int mux_R 6 0 47(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 48(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 48(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 49(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__80(_arch 1 0 80(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__81(_arch 2 0 81(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__82(_arch 3 0 82(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__83(_arch 4 0 83(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__85(_arch 5 0 85(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__86(_arch 6 0 86(_assignment(_trgt(4))(_sens(14)))))
			(line__88(_arch 7 0 88(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000050 55 1189          1698275412064 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275412065 2023.10.25 19:10:12)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1c4b481b1c4a4d09491d08464f1a1d1a4f1b19194a)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275644921 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275644922 2023.10.25 19:14:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b8bdebece5efe8adeeeaafe2e8bfbcbebdbeb9beed)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275644927 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275644928 2023.10.25 19:14:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b8bce2ece6eeeeadeeedafe2e8bfbcbebdbfb0beee)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275644933 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275644934 2023.10.25 19:14:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c7c29d92c190c0d1c394819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275644946 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275644947 2023.10.25 19:14:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d7d28384d580d0c18683918d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275644966 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275644967 2023.10.25 19:14:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e7e3b6b4e9b1bbf0e1b0f2bdb3e1b2e2b1e1e5e1ee)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275644980 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275644981 2023.10.25 19:14:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f6f2a7a6f9a0aae1f0f3e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275644994 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275644995 2023.10.25 19:14:04)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0603010105505a135053175c55000f010200520103)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275645009 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275645010 2023.10.25 19:14:05)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 15101213154349004011044a421317131c12111341)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3950          1698275645024 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698275645025 2023.10.25 19:14:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2520772173737433222a667e712324237622202324)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 60(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 75(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 49(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 50(_arch(_uni))))
		(_sig(_int overflow_result -1 0 51(_arch(_uni))))
		(_sig(_int mux_A 7 0 54(_arch(_uni))))
		(_sig(_int mux_B 7 0 54(_arch(_uni))))
		(_sig(_int mux_R 7 0 55(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 56(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 57(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__88(_arch 1 0 88(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__89(_arch 2 0 89(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__90(_arch 3 0 90(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__91(_arch 4 0 91(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__93(_arch 5 0 93(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__94(_arch 6 0 94(_assignment(_trgt(4))(_sens(14)))))
			(line__96(_arch 7 0 96(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698275645055 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698275645056 2023.10.25 19:14:05)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 44401446491218534316511e10421141124246424d)
	(_ent
		(_time 1698275645050)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698275645087 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275645088 2023.10.25 19:14:05)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 64613664333235713165703e376265623763616132)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698275970929 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698275970930 2023.10.25 19:19:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 37323332656067226165206d673033313231363162)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698275970935 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698275970936 2023.10.25 19:19:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 37333a32666161226162206d6730333132303f3161)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698275970941 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698275970942 2023.10.25 19:19:30)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 37323a32316030213364716d673133313331323035)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698275970955 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698275970956 2023.10.25 19:19:30)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 47424444451040511613011d174143414341424045)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698275970972 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698275970973 2023.10.25 19:19:30)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5753515459010b405100420d03510252015155515e)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698275970991 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698275970992 2023.10.25 19:19:30)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7672707779202a617073632c22702373207074707f)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698275971005 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698275971006 2023.10.25 19:19:31)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8580d48a85d3d990d3d094dfd6838c828183d18280)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698275971027 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698275971028 2023.10.25 19:19:31)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9590c49b95c3c980c09184cac29397939c929193c1)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698275971061 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698275971062 2023.10.25 19:19:31)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b4b0b2e0b9e2e8a3b3e6a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698275971086 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698275971087 2023.10.25 19:19:31)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code d4d1d086838285c181d5c08e87d2d5d287d3d1d182)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698276249543 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698276249544 2023.10.25 19:24:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 89888d87d5ded99cdfdb9ed3d98e8d8f8c8f888fdc)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698276249549 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698276249550 2023.10.25 19:24:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 89898487d6dfdf9cdfdc9ed3d98e8d8f8c8e818fdf)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698276249555 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698276249556 2023.10.25 19:24:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8988848781de8e9f8ddacfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698276249567 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698276249568 2023.10.25 19:24:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a8a9abfea5ffafbef9fceef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698276249582 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698276249583 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a8a8aeffa9fef4bfaeffbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698276249596 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698276249597 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b8b8beecb9eee4afbebdade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698276249611 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698276249612 2023.10.25 19:24:09)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c7c69693c5919bd29192d69d94c1cec0c3c193c0c2)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698276249625 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698276249626 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d7d68684d5818bc282d3c68880d1d5d1ded0d3d183)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3973          1698276249640 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698276249641 2023.10.25 19:24:09)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e6e7e2b5b3b0b7f0e1b2a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 60(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 75(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 49(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 50(_arch(_uni))))
		(_sig(_int overflow_result -1 0 51(_arch(_uni))))
		(_sig(_int mux_A 7 0 54(_arch(_uni))))
		(_sig(_int mux_B 7 0 54(_arch(_uni))))
		(_sig(_int mux_R 7 0 55(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 56(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 56(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 57(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((mux_A)(A)))(_trgt(8))(_sens(0)))))
			(line__88(_arch 1 0 88(_assignment(_alias((mux_B)(B)))(_trgt(9))(_sens(1)))))
			(line__89(_arch 2 0 89(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(11))(_sens(3(0))))))
			(line__90(_arch 3 0 90(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(12))(_sens(3(1))))))
			(line__91(_arch 4 0 91(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(13))(_sens(3(2))))))
			(line__93(_arch 5 0 93(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(10)))))
			(line__94(_arch 6 0 94(_assignment(_trgt(4))(_sens(14)))))
			(line__96(_arch 7 0 96(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698276249674 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698276249675 2023.10.25 19:24:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0606030009505a110154135c52005303500004000f)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698276249689 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698276249690 2023.10.25 19:24:09)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15141212434344004014014f461314134612101043)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698276964338 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698276964339 2023.10.25 19:36:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6b5e3e2e5e1e6a3e0e4a1ece6b1b2b0b3b0b7b0e3)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698276964348 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698276964349 2023.10.25 19:36:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6b4eae2e6e0e0a3e0e3a1ece6b1b2b0b3b1beb0e0)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698276964354 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698276964355 2023.10.25 19:36:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c5c69990c192c2d3c196839f95c3c1c3c1c3c0c2c7)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698276964376 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698276964377 2023.10.25 19:36:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d5d68786d582d2c38481938f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698276964391 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698276964392 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e4e6b3b7e9b2b8f3e2b3f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698276964406 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698276964407 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f4f6a3a4f9a2a8e3f2f1e1aea0f2a1f1a2f2f6f2fd)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698276964421 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698276964422 2023.10.25 19:36:04)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 04070503055258115251155e57020d030002500301)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698276964435 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698276964436 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1310121515454f064617024c441511151a14171547)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4532          1698276964450 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698276964451 2023.10.25 19:36:04)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 232077277375723525746078772522257024262522)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698276964477 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698276964478 2023.10.25 19:36:04)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4240144049141e554510571816441747144440444b)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698276964492 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698276964493 2023.10.25 19:36:04)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 525106510304034707534608015453540155575704)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698277363748 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698277363749 2023.10.25 19:42:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e4e5e0b7b5b3b4f1b2b6f3beb4e3e0e2e1e2e5e2b1)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698277363754 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698277363755 2023.10.25 19:42:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e4e4e9b7b6b2b2f1b2b1f3beb4e3e0e2e1e3ece2b2)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698277363760 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698277363761 2023.10.25 19:42:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e4e5e9b7e1b3e3f2e0b7a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698277363773 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698277363774 2023.10.25 19:42:43)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 030203040554041552574559530507050705060401)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698277363790 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698277363791 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1313161419454f041544064947154616451511151a)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698277363806 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698277363807 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2222272629747e352427377876247727742420242b)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698277363823 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698277363824 2023.10.25 19:42:43)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3233603635646e276467236861343b353634663537)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698277363843 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698277363844 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4243104145141e571746531d154440444b45464416)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4535          1698277363858 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698277363859 2023.10.25 19:42:43)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 51505652030700475706120a055750570256545750)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698277363886 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698277363887 2023.10.25 19:42:43)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7070757179262c677722652a247625752676727679)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698277363910 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698277363911 2023.10.25 19:42:43)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9091979fc3c6c185c59184cac3969196c3979595c6)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698277446964 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698277446965 2023.10.25 19:44:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7a3a7a7a5a0a7e2a1a5e0ada7f0f3f1f2f1f6f1a2)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698277446970 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698277446971 2023.10.25 19:44:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7a2aea7a6a1a1e2a1a2e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698277446976 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698277446977 2023.10.25 19:44:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f7a3aea7f1a0f0e1f3a4b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698277446990 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698277446991 2023.10.25 19:44:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 16424210154111004742504c461012101210131114)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698277447007 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698277447008 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 25707421297379322372307f71237020732327232c)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698277447022 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698277447023 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 35606430396369223330206f61336030633337333c)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698277447036 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698277447037 2023.10.25 19:44:07)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 45114346451319501310541f16434c424143114240)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698277447050 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698277447051 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 45114346451319501041541a124347434c42414311)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4535          1698277447065 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698277447066 2023.10.25 19:44:07)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 54000757030205425203170f005255520753515255)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698277447086 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698277447087 2023.10.25 19:44:07)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 74212575792228637326612e20722171227276727d)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698277447107 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698277447108 2023.10.25 19:44:07)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 83d7d08dd3d5d296d68297d9d0858285d0848686d5)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698277518653 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698277518654 2023.10.25 19:45:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feacfdaefea9aeeba8ace9a4aef9faf8fbf8fff8ab)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698277518659 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698277518660 2023.10.25 19:45:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feadf4aefda8a8eba8abe9a4aef9faf8fbf9f6f8a8)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698277518665 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698277518666 2023.10.25 19:45:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code feacf4aeaaa9f9e8faadb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698277518680 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698277518681 2023.10.25 19:45:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1d4f181b4c4a1a0b4c495b474d1b191b191b181a1f)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698277518694 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698277518695 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2d7e2d29707b713a2b7a3877792b78287b2b2f2b24)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698277518708 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698277518709 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3d6e3d38606b612a3b382867693b68386b3b3f3b34)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698277518726 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698277518727 2023.10.25 19:45:18)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4c1e1b4f1a1a10591a195d161f4a454b484a184b49)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698277518741 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698277518742 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5c0e0b5e0a0a004909584d030b5a5e5a555b585a08)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4535          1698277518756 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698277518757 2023.10.25 19:45:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6b39696b6a3d3a7d6d3c28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
		(mux_16bit
			(_object
				(_port(_int A 6 0 42(_ent (_in))))
				(_port(_int B 6 0 42(_ent (_in))))
				(_port(_int S0 -1 0 43(_ent (_in))))
				(_port(_int S1 -1 0 43(_ent (_in))))
				(_port(_int S2 -1 0 43(_ent (_in))))
				(_port(_int R 6 0 44(_ent (_out))))
				(_port(_int r_overflow -1 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_inst mux_inst 0 90(_comp mux_16bit)
		(_port
			((A)(mux_A))
			((B)(mux_B))
			((S0)(mux_S0))
			((S1)(mux_S1))
			((S2)(mux_S2))
			((R)(mux_R))
			((r_overflow)(mux_overflow))
		)
		(_use(_ent . mux_16bit)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698277518777 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698277518778 2023.10.25 19:45:18)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7b287b7a202d276c7c296e212f7d2e7e2d7d797d72)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698277518798 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698277518799 2023.10.25 19:45:18)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8bd989858addda9ede8a9fd1d88d8a8dd88c8e8edd)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698278646312 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698278646313 2023.10.25 20:04:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e6e0e0b5b5b1b6f3b0b4f1bcb6e1e2e0e3e0e7e0b3)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698278646320 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698278646321 2023.10.25 20:04:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f6f1f9a6a6a0a0e3a0a3e1aca6f1f2f0f3f1fef0a0)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698278646326 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698278646327 2023.10.25 20:04:06)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f6f0f9a6f1a1f1e0f2a5b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698278646351 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698278646352 2023.10.25 20:04:06)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 15131b13154212034441534f451311131113101217)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698278646367 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698278646368 2023.10.25 20:04:06)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 25222e21297379322372307f71237020732327232c)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698278646381 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698278646382 2023.10.25 20:04:06)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 34333f31396268233231216e60326131623236323d)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698278646399 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698278646400 2023.10.25 20:04:06)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 44421847451218511211551e17424d434042104341)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1397          1698278646427 structural
(_unit VHDL(mux_16bit 0 24(structural 0 33))
	(_version ve8)
	(_time 1698278646428 2023.10.25 20:04:06)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 63653f6265353f763667723c346561656a64676537)
	(_ent
		(_time 1698275230825)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int S0 -1 0 27(_ent(_in))))
		(_port(_int S1 -1 0 27(_ent(_in))))
		(_port(_int S2 -1 0 27(_ent(_in))))
		(_port(_int R 0 0 28(_ent(_out))))
		(_port(_int r_overflow -1 0 29(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 35(_arch(_uni))))
		(_sig(_int i -2 0 36(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__58(_arch 1 0 58(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_mon))))
			(line__73(_arch 2 0 73(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698278646468 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698278646469 2023.10.25 20:04:06)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8384888d89d5df9484d196d9d785d686d58581858a)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698278646495 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698278646496 2023.10.25 20:04:06)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code a2a4abf5f3f4f3b7f7a3b6f8f1a4a3a4f1a5a7a7f4)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281459253 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281459254 2023.10.25 20:50:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f0a0f2a0a5a7a0e5a6a2e7aaa0f7f4f6f5f6f1f6a5)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281459259 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281459260 2023.10.25 20:50:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ffaef4afffa9a9eaa9aae8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281459265 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281459266 2023.10.25 20:50:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ffaff4afa8a8f8e9fbacb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281459283 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281459284 2023.10.25 20:50:59)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 0f5f0d085c5808195e5b49555f090b090b090a080d)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281459296 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281459297 2023.10.25 20:50:59)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1f4e18184049430819480a454b194a1a49191d1916)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281459313 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281459314 2023.10.25 20:50:59)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2e7f292a72787239282b3b747a287b2b78282c2827)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281459340 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281459341 2023.10.25 20:50:59)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4e1e1e4d1e18125b181b5f141d4847494a481a494b)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281459365 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281459366 2023.10.25 20:50:59)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6d3d3d6c3c3b317838687c323a6b6f6b646a696b39)
	(_ent
		(_time 1698281459363)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698281459415 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281459416 2023.10.25 20:50:59)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9ccd9b93c6cac08b9bce89c6c89ac999ca9a9e9a95)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281459447 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281459448 2023.10.25 20:50:59)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code bbebbeefbaedeaaeeebaafe1e8bdbabde8bcbebeed)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281548065 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281548066 2023.10.25 20:52:28)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dcde888eda8b8cc98a8ecb868cdbd8dad9daddda89)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281548071 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281548072 2023.10.25 20:52:28)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ecefb1bfe9babaf9bab9fbb6bcebe8eae9ebe4eaba)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281548077 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281548078 2023.10.25 20:52:28)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eceeb1bfbebbebfae8bfaab6bceae8eae8eae9ebee)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281548093 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281548094 2023.10.25 20:52:28)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code fcfeafadaaabfbeaada8baa6acfaf8faf8faf9fbfe)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281548108 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281548109 2023.10.25 20:52:28)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0b085e0d505d571c0d5c1e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281548121 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281548122 2023.10.25 20:52:28)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 1b184e1c404d470c1d1e0e414f1d4e1e4d1d191d12)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281548134 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281548135 2023.10.25 20:52:28)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2a28282f7e7c763f7c7f3b70792c232d2e2c7e2d2f)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2107          1698281548195 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281548196 2023.10.25 20:52:28)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 696a3c69693f357e6e3b7c333d6f3c6c3f6f6b6f60)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281548226 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281548227 2023.10.25 20:52:28)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 888adf86d3ded99ddd899cd2db8e898edb8f8d8dde)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281563277 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281563278 2023.10.25 20:52:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f411f4d4c181f5a191d58151f484b494a494e491a)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281563283 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281563284 2023.10.25 20:52:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f40164d4f19195a191a58151f484b494a48474919)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281563289 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281563290 2023.10.25 20:52:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4f41164d181848594b1c09151f494b494b494a484d)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281563308 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281563309 2023.10.25 20:52:43)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 6e60396f3e3969783f3a28343e686a686a686b696c)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281563325 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281563326 2023.10.25 20:52:43)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 7e712c7f2228226978296b242a782b7b28787c7877)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281563340 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281563341 2023.10.25 20:52:43)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 8e81dc80d2d8d299888b9bd4da88db8bd8888c8887)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281563354 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281563355 2023.10.25 20:52:43)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 9d939893cccbc188cbc88cc7ce9b949a999bc99a98)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281563367 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281563368 2023.10.25 20:52:43)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code ada3a8fbfcfbf1b8f8a8bcf2faabafaba4aaa9abf9)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698281563386 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281563387 2023.10.25 20:52:43)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code bcb3eee8e6eae0abbbeea9e6e8bae9b9eababebab5)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281563405 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281563406 2023.10.25 20:52:43)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code ccc29c99cc9a9dd999cdd8969fcacdca9fcbc9c99a)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281575731 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281575732 2023.10.25 20:52:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f4a0a4a4a5a3a4e1a2a6e3aea4f3f0f2f1f2f5f2a1)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281575737 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281575738 2023.10.25 20:52:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f4a1ada4a6a2a2e1a2a1e3aea4f3f0f2f1f3fcf2a2)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281575743 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281575744 2023.10.25 20:52:55)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f4a0ada4f1a3f3e2f0a7b2aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281575761 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281575762 2023.10.25 20:52:55)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 134747151544140542475549431517151715161411)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281575777 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281575778 2023.10.25 20:52:55)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2376722729757f342574367977257626752521252a)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281575792 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281575793 2023.10.25 20:52:55)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3366623639656f243536266967356636653531353a)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281575805 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281575806 2023.10.25 20:52:55)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4216444145141e571417531811444b454644164547)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281575817 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281575818 2023.10.25 20:52:55)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5206545055040e470757430d055450545b55565406)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698281575849 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281575850 2023.10.25 20:52:55)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7124207079272d667623642b257724742777737778)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281575873 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281575874 2023.10.25 20:52:55)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 81d5d28fd3d7d094d48095dbd2878087d2868484d7)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281584918 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281584919 2023.10.25 20:53:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d88a8c8a858f88cd8e8acf8288dfdcdeddded9de8d)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281584924 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281584925 2023.10.25 20:53:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d88b858a868e8ecd8e8dcf8288dfdcdedddfd0de8e)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281584930 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281584931 2023.10.25 20:53:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d88a858ad18fdfcedc8b9e8288dedcdedcdedddfda)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281584943 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281584944 2023.10.25 20:53:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code f7a5a4a6f5a0f0e1a6a3b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281584958 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281584959 2023.10.25 20:53:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0754520109515b100150125d53015202510105010e)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281584972 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281584973 2023.10.25 20:53:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0754520109515b100102125d53015202510105010e)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281584985 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281584986 2023.10.25 20:53:04)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1644141015404a034043074c45101f111210421113)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281584998 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281584999 2023.10.25 20:53:04)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2674242325707a3373233779712024202f21222072)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698281585032 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281585033 2023.10.25 20:53:05)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 45161047491319524217501f11431040134347434c)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281585065 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281585066 2023.10.25 20:53:05)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 74262375232225612175602e277275722773717122)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281592748 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281592749 2023.10.25 20:53:12)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 6c3c396c6a3b3c793a3e7b363c6b686a696a6d6a39)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281592754 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281592755 2023.10.25 20:53:12)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 6c3d306c693a3a793a397b363c6b686a696b646a3a)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281592760 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281592761 2023.10.25 20:53:12)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 6c3c306c3e3b6b7a683f2a363c6a686a686a696b6e)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281592775 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281592776 2023.10.25 20:53:12)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8bdbd984dcdc8c9ddadfcdd1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281592789 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281592790 2023.10.25 20:53:12)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9bcacc94c0cdc78c9dcc8ec1cf9dce9ecd9d999d92)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281592805 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281592806 2023.10.25 20:53:12)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code aafbfdfdf2fcf6bdacafbff0feacffaffcaca8aca3)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281592819 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281592820 2023.10.25 20:53:12)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code baeabaefeeece6afecefabe0e9bcb3bdbebceebdbf)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281592832 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281592833 2023.10.25 20:53:12)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code ca9aca9e9e9c96df9fcfdb959dccc8ccc3cdcecc9e)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698281592850 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281592851 2023.10.25 20:53:12)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d9888e8bd98f85cede8bcc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281592870 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281592871 2023.10.25 20:53:12)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code e9b9bcbab3bfb8fcbce8fdb3baefe8efbaeeececbf)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281619438 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281619439 2023.10.25 20:53:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ababaffcacfcfbbefdf9bcf1fbacafadaeadaaadfe)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281619444 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281619445 2023.10.25 20:53:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code abaaa6fcaffdfdbefdfebcf1fbacafadaeaca3adfd)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281619450 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281619451 2023.10.25 20:53:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bbbbb6efe8ecbcadbfe8fde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281619472 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281619473 2023.10.25 20:53:39)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code cbcbc89f9c9cccdd9a9f8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281619486 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281619487 2023.10.25 20:53:39)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code dadbdc88828c86cddc8dcf808edc8fdf8cdcd8dcd3)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281619500 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281619501 2023.10.25 20:53:39)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code eaebecb9b2bcb6fdecefffb0beecbfefbcece8ece3)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281619513 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281619514 2023.10.25 20:53:39)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f9f9a8a8f5afa5ecaface8a3aafff0fefdffadfefc)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281619525 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281619526 2023.10.25 20:53:39)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 09095b0e055f551c5c0c18565e0f0b0f000e0d0f5d)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3967          1698281619538 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698281619539 2023.10.25 20:53:39)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 19191e1e434f480f1f4e5a424d1f181f4a1e1c1f18)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131587)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698281619569 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281619570 2023.10.25 20:53:39)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 38393d3d396e642f3f6a2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281619593 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281619594 2023.10.25 20:53:39)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 48484f4a131e195d1d495c121b4e494e1b4f4d4d1e)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281750088 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281750089 2023.10.25 20:55:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0c0c090a0a5b5c195a5e1b565c0b080a090a0d0a59)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281750094 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281750095 2023.10.25 20:55:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0c0d000a095a5a195a591b565c0b080a090b040a5a)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281750100 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281750101 2023.10.25 20:55:50)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0c0c000a5e5b0b1a085f4a565c0a080a080a090b0e)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281750111 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281750112 2023.10.25 20:55:50)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1b1b191d4c4c1c0d4a4f5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281750128 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281750129 2023.10.25 20:55:50)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2b2a2c2f707d773c2d7c3e717f2d7e2e7d2d292d22)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281750143 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281750144 2023.10.25 20:55:50)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3a3b3d3f626c662d3c3f2f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281750156 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281750157 2023.10.25 20:55:50)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4a4a1a491e1c165f1c1f5b10194c434d4e4c1e4d4f)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281750169 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281750170 2023.10.25 20:55:50)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5a5a0a580e0c064f0f5f4b050d5c585c535d5e5c0e)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3937          1698281750183 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698281750184 2023.10.25 20:55:50)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 69696c69333f387f6f3a2a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698281750210 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281750211 2023.10.25 20:55:50)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 89888e8789dfd59e8edb9cd3dd8fdc8cdf8f8b8f80)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281750225 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281750226 2023.10.25 20:55:50)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 98989d97c3cec98dcd998cc2cb9e999ecb9f9d9dce)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281803573 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281803574 2023.10.25 20:56:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8fdfda8a5afa8edaeaaefa2a8fffcfefdfef9fead)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281803579 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281803580 2023.10.25 20:56:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8fcf4a8a6aeaeedaeadefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281803585 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281803586 2023.10.25 20:56:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f8fdf4a8f1afffeefcabbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281803596 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281803597 2023.10.25 20:56:43)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 080d0b0f055f0f1e595c4e52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281803611 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281803612 2023.10.25 20:56:43)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1713111019414b001140024d43114212411115111e)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281803625 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281803626 2023.10.25 20:56:43)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 2723212329717b302122327d73217222712125212e)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281803639 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281803640 2023.10.25 20:56:43)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 3633673235606a236063276c65303f313230623133)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281803652 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281803653 2023.10.25 20:56:43)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4643174545101a5313435719114044404f41424012)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698281803684 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281803685 2023.10.25 20:56:43)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 65616365693339726237703f31633060336367636c)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281803709 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281803710 2023.10.25 20:56:43)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8580818bd3d3d490d08491dfd6838483d6828080d3)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281805816 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281805817 2023.10.25 20:56:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b2b7e7e6e5e5e2a7e4e0a5e8e2b5b6b4b7b4b3b4e7)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281805822 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281805823 2023.10.25 20:56:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c2c69e97969494d79497d59892c5c6c4c7c5cac494)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281805828 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281805829 2023.10.25 20:56:45)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c2c79e97c195c5d4c691849892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281805841 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281805842 2023.10.25 20:56:45)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d2d78081d585d5c48386948882d4d6d4d6d4d7d5d0)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281805863 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281805864 2023.10.25 20:56:45)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e1e5b6b2e9b7bdf6e7b6f4bbb5e7b4e4b7e7e3e7e8)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281805878 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281805879 2023.10.25 20:56:45)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f1f5a6a1f9a7ade6f7f4e4aba5f7a4f4a7f7f3f7f8)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281805891 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281805892 2023.10.25 20:56:45)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0005010705565c155655115a530609070406540705)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281805905 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281805906 2023.10.25 20:56:45)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1015111615464c054515014f471612161917141644)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3937          1698281805919 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698281805920 2023.10.25 20:56:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 20257424737671362673637b742621267327252621)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698281805935 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281805936 2023.10.25 20:56:45)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2f2b792b70797338287d3a757b297a2a79292d2926)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1189          1698281805954 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281805955 2023.10.25 20:56:45)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3f3a6b3a3a696e2a6a3e2b656c393e396c383a3a69)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698281820625 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698281820626 2023.10.25 20:57:00)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8f8e89818cd8df9ad9dd98d5df888b898a898e89da)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698281820632 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698281820633 2023.10.25 20:57:00)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9e9e91919dc8c88bc8cb89c4ce999a989b999698c8)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698281820638 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698281820639 2023.10.25 20:57:00)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9e9f9191cac999889acdd8c4ce989a989a989b999c)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698281820654 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698281820655 2023.10.25 20:57:00)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code aeafaff8fef9a9b8fffae8f4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698281820668 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698281820669 2023.10.25 20:57:00)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code bebebaeae2e8e2a9b8e9abe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698281820683 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698281820684 2023.10.25 20:57:00)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code cdcdc998909b91dacbc8d89799cb98c89bcbcfcbc4)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698281820697 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698281820698 2023.10.25 20:57:00)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code dddc8e8e8c8b81c88b88cc878edbd4dad9db89dad8)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698281820710 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698281820711 2023.10.25 20:57:00)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code edecbebfbcbbb1f8b8e8fcb2baebefebe4eae9ebb9)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3937          1698281820725 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698281820726 2023.10.25 20:57:00)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fcfdfaacfcaaadeafaafbfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698281820740 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698281820741 2023.10.25 20:57:00)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0c0c070a565a501b0b5e1956580a59095a0a0e0a05)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1177          1698281820754 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698281820755 2023.10.25 20:57:00)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1b1a121c1a4d4a0e4e1a0f41481d1a1d481c1e1e4d)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_sig(_int status 1 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 3937          1698282167732 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282167733 2023.10.25 21:02:47)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 74217675232225627227372f207275722773717275)
	(_ent
		(_time 1698274015296)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 3 0 26(_ent (_in))))
				(_port(_int B 3 0 26(_ent (_in))))
				(_port(_int D 3 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 4 0 34(_ent (_in))))
				(_port(_int B 4 0 34(_ent (_in))))
				(_port(_int Result 5 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_port(_int status 1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 7 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 7 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 8 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 7 0 61(_arch(_uni))))
		(_sig(_int mux_B 7 0 61(_arch(_uni))))
		(_sig(_int mux_R 7 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 605           1698282203822 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698282203823 2023.10.25 21:03:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 727173732525226724206528227576747774737427)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698282203828 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698282203829 2023.10.25 21:03:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 72707a7326242467242765282275767477757a7424)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698282203834 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698282203835 2023.10.25 21:03:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 72717a737125756476213428227476747674777570)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698282203845 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698282203846 2023.10.25 21:03:23)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 8281848d85d58594d3d6c4d8d28486848684878580)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698282203859 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698282203860 2023.10.25 21:03:23)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 9193929e99c7cd8697c684cbc597c494c797939798)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698282203873 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698282203874 2023.10.25 21:03:23)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a1a3a2f6a9f7fdb6a7a4b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698282203886 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698282203887 2023.10.25 21:03:23)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code b0b3e4e5b5e6eca5e6e5a1eae3b6b9b7b4b6e4b7b5)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698282203904 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698282203905 2023.10.25 21:03:23)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c0c39494c5969cd595c5d19f97c6c2c6c9c7c4c694)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4009          1698282203919 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282203920 2023.10.25 21:03:23)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d0d3d182838681c6d683938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1698282203917)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_read(5)(6)(8(d_15_0))(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698282203933 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698282203934 2023.10.25 21:03:23)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code dfdddc8d808983c8d88dca858bd98ada89d9ddd9d6)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698282203948 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698282203949 2023.10.25 21:03:23)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code efeceebceab9befabaeefbb5bce9eee9bce8eaeab9)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698282273210 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698282273211 2023.10.25 21:04:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8182d68fd5d6d194d7d396dbd186858784878087d4)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698282273216 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698282273217 2023.10.25 21:04:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8183df8fd6d7d794d7d496dbd186858784868987d7)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698282273222 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698282273223 2023.10.25 21:04:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8182df8f81d6869785d2c7dbd18785878587848683)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698282273239 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698282273240 2023.10.25 21:04:33)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a0a3f0f6a5f7a7b6f1f4e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698282273254 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698282273255 2023.10.25 21:04:33)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code afadfaf8f0f9f3b8a9f8baf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698282273269 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698282273270 2023.10.25 21:04:33)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code afadfaf8f0f9f3b8a9aabaf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698282273282 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698282273283 2023.10.25 21:04:33)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code bfbcbdeaece9e3aae9eaaee5ecb9b6b8bbb9ebb8ba)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698282273294 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698282273295 2023.10.25 21:04:33)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code cfcccd9b9c9993da9acade9098c9cdc9c6c8cbc99b)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4046          1698282273308 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282273309 2023.10.25 21:04:33)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code dedd898cd8888fc8d88e9d858ad8dfd88dd9dbd8df)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(662007641 1763730802 8558)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698282273336 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698282273337 2023.10.25 21:04:33)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code fefcabaea2a8a2e9f9aceba4aaf8abfba8f8fcf8f7)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698282273353 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698282273354 2023.10.25 21:04:33)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0d0d0c0b0a5b5c18580c19575e0b0c0b5e0a08085b)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 4059          1698282296562 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282296563 2023.10.25 21:04:56)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0e4e0e4e3e6e1a6b6e0f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 4340          1698282454669 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282454670 2023.10.25 21:07:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4e4a4b4c48181f58474c0d151a484f481d494b484f)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_mon)(_read(0)(1)(3)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 605           1698282537318 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698282537319 2023.10.25 21:08:57)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2e2e282a2e797e3b787c39747e292a282b282f287b)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698282537326 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698282537327 2023.10.25 21:08:57)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2e2f212a2d78783b787b39747e292a282b29262878)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698282537332 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698282537333 2023.10.25 21:08:57)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2e2e212a7a7929382a7d68747e282a282a282b292c)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698282537348 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698282537349 2023.10.25 21:08:57)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 4d4d4c4e1c1a4a5b1c190b171d4b494b494b484a4f)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698282537363 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698282537364 2023.10.25 21:08:57)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 4d4c494f101b115a4b1a5817194b18481b4b4f4b44)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698282537377 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698282537378 2023.10.25 21:08:57)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 5d5c595e000b014a5b584807095b08580b5b5f5b54)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698282537390 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698282537391 2023.10.25 21:08:57)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6c6c3f6d3a3a30793a397d363f6a656b686a386b69)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698282537403 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698282537404 2023.10.25 21:08:57)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7c7c2f7c2a2a206929796d232b7a7e7a757b787a28)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4347          1698282537422 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282537423 2023.10.25 21:08:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8c8c8a828cdadd9a858ecfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698282537450 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698282537451 2023.10.25 21:08:57)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code abaaaffcf0fdf7bcacf9bef1ffadfeaefdada9ada2)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698282537466 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698282537467 2023.10.25 21:08:57)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code bbbbbdefbaedeaaeeebaafe1e8bdbabde8bcbebeed)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698282545854 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698282545855 2023.10.25 21:09:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 818f888fd5d6d194d7d396dbd186858784878087d4)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698282545860 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698282545861 2023.10.25 21:09:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 818e818fd6d7d794d7d496dbd186858784868987d7)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698282545866 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698282545867 2023.10.25 21:09:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 818f818f81d6869785d2c7dbd18785878587848683)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698282545880 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698282545881 2023.10.25 21:09:05)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a0aeaef6a5f7a7b6f1f4e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698282545896 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698282545897 2023.10.25 21:09:05)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b0bfbbe4b9e6eca7b6e7a5eae4b6e5b5e6b6b2b6b9)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698282545912 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698282545913 2023.10.25 21:09:05)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c0cfcb95c9969cd7c6c5d59a94c695c596c6c2c6c9)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698282545926 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698282545927 2023.10.25 21:09:05)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c0ce9c94c5969cd59695d19a93c6c9c7c4c694c7c5)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698282545938 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698282545939 2023.10.25 21:09:05)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code cfc1939b9c9993da9acade9098c9cdc9c6c8cbc99b)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4331          1698282545956 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282545957 2023.10.25 21:09:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code efe1e6bceab9bef9e6ecacb4bbe9eee9bce8eae9ee)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__108(_arch 5 0 108(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
			(line__109(_arch 6 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 7 0 111(_prcs(_trgt(2))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698282545984 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698282545985 2023.10.25 21:09:05)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code fef1f5aea2a8a2e9f9aceba4aaf8abfba8f8fcf8f7)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698282546000 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698282546001 2023.10.25 21:09:05)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0e00060808585f1b5b0f1a545d080f085d090b0b58)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 4262          1698282593922 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282593923 2023.10.25 21:09:53)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 40424542131611564942031b144641461347454641)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 6 0 111(_prcs(_simple)(_trgt(2))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 7 -1)
)
I 000051 55 605           1698282623207 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698282623208 2023.10.25 21:10:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a1f5a6f6f5f6f1b4f7f3b6fbf1a6a5a7a4a7a0a7f4)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698282623213 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698282623214 2023.10.25 21:10:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b1e4bfe5e6e7e7a4e7e4a6ebe1b6b5b7b4b6b9b7e7)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698282623219 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698282623220 2023.10.25 21:10:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b1e5bfe5b1e6b6a7b5e2f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698282623233 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698282623234 2023.10.25 21:10:23)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c094c094c597c7d69194869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698282623247 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698282623248 2023.10.25 21:10:23)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d085d582d9868cc7d687c58a84d685d586d6d2d6d9)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698282623261 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698282623262 2023.10.25 21:10:23)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code df8ada8d808983c8d9daca858bd98ada89d9ddd9d6)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698282623275 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698282623276 2023.10.25 21:10:23)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code efbbbdbdbcb9b3fab9bafeb5bce9e6e8ebe9bbe8ea)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698282623288 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698282623289 2023.10.25 21:10:23)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code ffabadaeaca9a3eaaafaeea0a8f9fdf9f6f8fbf9ab)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 4351          1698282623303 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282623304 2023.10.25 21:10:23)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0e5a080808585f18070e4d555a080f085d090b080f)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__111(_arch 6 0 111(_prcs(_simple)(_trgt(2)(12))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__135(_arch 7 0 135(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 2107          1698282623329 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698282623330 2023.10.25 21:10:23)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 1e4b1a1942484209194c0b444a184b1b48181c1817)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698282623352 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698282623353 2023.10.25 21:10:23)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3d693b383a6b6c28683c29676e3b3c3b6e3a38386b)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 4357          1698282889654 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698282889655 2023.10.25 21:14:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 76237077232027607f77352d227077702571737077)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((mux_A)(A)))(_trgt(10))(_sens(0)))))
			(line__103(_arch 1 0 103(_assignment(_alias((mux_B)(B)))(_trgt(11))(_sens(1)))))
			(line__104(_arch 2 0 104(_assignment(_alias((mux_S0)(sel(0))))(_simpleassign BUF)(_trgt(13))(_sens(3(0))))))
			(line__105(_arch 3 0 105(_assignment(_alias((mux_S1)(sel(1))))(_simpleassign BUF)(_trgt(14))(_sens(3(1))))))
			(line__106(_arch 4 0 106(_assignment(_alias((mux_S2)(sel(2))))(_simpleassign BUF)(_trgt(15))(_sens(3(2))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(4))(_sens(16)))))
			(line__110(_arch 6 0 110(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__112(_arch 7 0 112(_prcs(_simple)(_trgt(12)(2))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(3(1))(3(2))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 8 -1)
)
I 000051 55 3751          1698283017163 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698283017164 2023.10.25 21:16:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 92c69a9dc3c4c3849b93d1c9c6949394c195979493)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__112(_arch 1 0 112(_prcs(_simple)(_trgt(2)(12))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 2 -1)
)
I 000051 55 605           1698283480299 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698283480300 2023.10.25 21:24:40)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code a7f2f7f0f5f0f7b2f1f5b0fdf7a0a3a1a2a1a6a1f2)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698283480305 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698283480306 2023.10.25 21:24:40)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6e2efe2e6e0e0a3e0e3a1ece6b1b2b0b3b1beb0e0)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698283480311 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698283480312 2023.10.25 21:24:40)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6e3efe2b1e1b1a0b2e5f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698283480336 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698283480337 2023.10.25 21:24:40)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d6838185d581d1c08782908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698283480356 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698283480357 2023.10.25 21:24:40)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e5b1b7b6e9b3b9f2e3b2f0bfb1e3b0e0b3e3e7e3ec)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698283480371 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698283480372 2023.10.25 21:24:40)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f5a1a7a5f9a3a9e2f3f0e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698283480391 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698283480392 2023.10.25 21:24:40)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 04510203055258115251155e57020d030002500301)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698283480404 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698283480405 2023.10.25 21:24:40)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 14411212154248014111054b431216121d13101240)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3543          1698283480424 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698283480425 2023.10.25 21:24:40)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 24717720737275322d25677f702225227723212225)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_ent . sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__112(_arch 1 0 112(_prcs(_simple)(_trgt(2)(12))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 2 -1)
)
I 000051 55 2107          1698283480439 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698283480440 2023.10.25 21:24:40)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3367623639656f243461266967356636653531353a)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698283480454 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698283480455 2023.10.25 21:24:40)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 431610411315125616425719104542451044464615)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698283508122 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698283508123 2023.10.25 21:25:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b5e5d585c0c0b4e0d094c010b5c5f5d5e5d5a5d0e)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698283508128 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698283508129 2023.10.25 21:25:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b5f54585f0d0d4e0d0e4c010b5c5f5d5e5c535d0d)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698283508134 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698283508135 2023.10.25 21:25:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5b5e5458080c5c4d5f081d010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698283508147 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698283508148 2023.10.25 21:25:08)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 7a7f7b7a2e2d7d6c2b2e3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698283508162 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698283508163 2023.10.25 21:25:08)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 8a8e8e84d2dcd69d8cdd9fd0de8cdf8fdc8c888c83)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698283508177 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698283508178 2023.10.25 21:25:08)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 999d9d9699cfc58e9f9c8cc3cd9fcc9ccf9f9b9f90)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698283508190 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698283508191 2023.10.25 21:25:08)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 999cca9795cfc58ccfcc88c3ca9f909e9d9fcd9e9c)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1392          1698283508203 structural
(_unit VHDL(mux_16bit 0 23(structural 0 32))
	(_version ve8)
	(_time 1698283508204 2023.10.25 21:25:08)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code a9acfaffa5fff5bcfcacb8f6feafabafa0aeadaffd)
	(_ent
		(_time 1698281459362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int S0 -1 0 26(_ent(_in))))
		(_port(_int S1 -1 0 26(_ent(_in))))
		(_port(_int S2 -1 0 26(_ent(_in))))
		(_port(_int R 0 0 27(_ent(_out))))
		(_port(_int r_overflow -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int R_int 1 0 34(_arch(_uni))))
		(_sig(_int i -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(3)(4)))))
			(line__57(_arch 1 0 57(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__72(_arch 2 0 72(_assignment(_alias((R)(R_int)))(_trgt(5))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 3628          1698283508218 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698283508219 2023.10.25 21:25:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b9bcbfede3efe8afb0b8fae2edbfb8bfeabebcbfb8)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_ent . sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
	)
	(_inst subtractor_inst 0 74(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 82(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__112(_arch 1 0 112(_prcs(_simple)(_trgt(12)(2))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__136(_arch 2 0 136(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698283508244 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698283508245 2023.10.25 21:25:08)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d8dcdc8ad98e84cfdf8acd828cde8ddd8ededaded1)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698283508260 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698283508261 2023.10.25 21:25:08)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code e7e2e1b4b3b1b6f2b2e6f3bdb4e1e6e1b4e0e2e2b1)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698285342316 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698285342317 2023.10.25 21:55:42)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 36333333656166236064216c663132303330373063)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698285342322 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698285342323 2023.10.25 21:55:42)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 36323a33666060236063216c6631323033313e3060)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698285342333 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698285342334 2023.10.25 21:55:42)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 46434a44411141504215001c164042404240434144)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698285342353 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698285342354 2023.10.25 21:55:42)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 55505757550252430401130f055351535153505257)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698285342367 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698285342368 2023.10.25 21:55:42)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 65616265693339726332703f31633060336367636c)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698285342387 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698285342388 2023.10.25 21:55:42)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 74707375792228637271612e20722171227276727d)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698285342406 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698285342407 2023.10.25 21:55:42)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8481d48b85d2d891d2d195ded7828d838082d08381)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698285342432 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698285342433 2023.10.25 21:55:42)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code a3a6f3f5a5f5ffb6f7a7b2fcf4a5a1a5aaa4a7a5f7)
	(_ent
		(_time 1698285342430)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 3082          1698285342455 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698285342456 2023.10.25 21:55:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b3b6b6e7e3e5e2a5bab1f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1698282203916)
	)
	(_inst adder_inst 0 67(_ent . sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
	)
	(_inst subtractor_inst 0 74(_ent . sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
	)
	(_inst multiplier_inst 0 82(_ent . sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__109(_arch 1 0 109(_prcs(_simple)(_trgt(2)(12))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__133(_arch 2 0 133(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698285342482 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698285342483 2023.10.25 21:55:42)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d2d6d580d9848ec5d580c78886d487d784d4d0d4db)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698285342511 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698285342512 2023.10.25 21:55:42)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code f1f4f4a1a3a7a0e4a4f0e5aba2f7f0f7a2f6f4f4a7)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698285413175 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698285413176 2023.10.25 21:56:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2f0fba2a5a5a2e7a4a0e5a8a2f5f6f4f7f4f3f4a7)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698285413181 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698285413182 2023.10.25 21:56:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 01020007565757145754165b510605070406090757)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698285413187 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698285413188 2023.10.25 21:56:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 01030007015606170552475b510705070507040603)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698285413200 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698285413201 2023.10.25 21:56:53)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 11131e17154616074045574b411715171517141613)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698285413215 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698285413216 2023.10.25 21:56:53)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 21222b2529777d362776347b752774247727232728)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698285413229 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698285413230 2023.10.25 21:56:53)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 30333a3539666c273635256a643665356636323639)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698285413242 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698285413243 2023.10.25 21:56:53)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 40421d4345161c551615511a134649474446144745)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698285413256 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698285413257 2023.10.25 21:56:53)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4f4d124c1c19135a1b4b5e1018494d4946484b491b)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 3082          1698285413269 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698285413270 2023.10.25 21:56:53)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4f4d474d4a191e59464d0c141b494e491c484a494e)
	(_ent
		(_time 1698282203916)
	)
	(_inst adder_inst 0 67(_ent . sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
	)
	(_inst subtractor_inst 0 74(_ent . sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
	)
	(_inst multiplier_inst 0 82(_ent . sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__109(_arch 1 0 109(_prcs(_simple)(_trgt(2)(12))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__133(_arch 2 0 133(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698285413295 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698285413296 2023.10.25 21:56:53)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6f6c656f30393378683d7a353b693a6a39696d6966)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698285413310 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698285413311 2023.10.25 21:56:53)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7e7c767f78282f6b2b7f6a242d787f782d797b7b28)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698285420662 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698285420663 2023.10.25 21:57:00)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3e3e393b3e696e2b686c29646e393a383b383f386b)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698285420668 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698285420669 2023.10.25 21:57:00)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3e3f303b3d68682b686b29646e393a383b39363868)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698285420674 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698285420675 2023.10.25 21:57:00)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3e3e303b6a6939283a6d78646e383a383a383b393c)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698285420687 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698285420688 2023.10.25 21:57:00)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 4d4d4d4e1c1a4a5b1c190b171d4b494b494b484a4f)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698285420701 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698285420702 2023.10.25 21:57:00)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5d5c585e000b014a5b0a4807095b08580b5b5f5b54)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698285420714 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698285420715 2023.10.25 21:57:00)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6d6c686d303b317a6b687837396b38683b6b6f6b64)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698285420727 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698285420728 2023.10.25 21:57:00)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7c7c2e7c2a2a20692a296d262f7a757b787a287b79)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698285420741 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698285420742 2023.10.25 21:57:00)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 8c8cde83dadad099d8889dd3db8a8e8a858b888ad8)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 3079          1698285420755 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698285420756 2023.10.25 21:57:00)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9b9b9c949acdca8d9299d8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1698282203916)
	)
	(_inst adder_inst 0 67(_ent . sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
	)
	(_inst subtractor_inst 0 74(_ent . sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
	)
	(_inst multiplier_inst 0 82(_ent . sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__109(_arch 1 0 109(_prcs(_simple)(_trgt(12))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__133(_arch 2 0 133(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698285420786 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698285420787 2023.10.25 21:57:00)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code bbbabeefe0ede7acbce9aee1efbdeebeedbdb9bdb2)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698285420802 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698285420803 2023.10.25 21:57:00)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code cacacd9fc89c9bdf9fcbde9099cccbcc99cdcfcf9c)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698285549597 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698285549598 2023.10.25 21:59:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d8db8d8a858f88cd8e8acf8288dfdcdeddded9de8d)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698285549603 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698285549604 2023.10.25 21:59:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e7e5bbb4b6b1b1f2b1b2f0bdb7e0e3e1e2e0efe1b1)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698285549609 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698285549610 2023.10.25 21:59:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e7e4bbb4e1b0e0f1e3b4a1bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698285549621 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698285549622 2023.10.25 21:59:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code f7f4a5a6f5a0f0e1a6a3b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698285549636 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698285549637 2023.10.25 21:59:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 0604500009505a110051135c52005303500004000f)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698285549651 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698285549652 2023.10.25 21:59:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 1614401119404a011013034c42104313401014101f)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698285549666 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698285549667 2023.10.25 21:59:09)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2625272325707a337073377c75202f212220722123)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698285549679 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698285549680 2023.10.25 21:59:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 35363431356369206131246a623337333c32313361)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 3738          1698285549693 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698285549694 2023.10.25 21:59:09)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 45461147131314534115061e114344431642404344)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 68(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 69(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 70(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 50(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 8 0 50(_arch(_uni))))
		(_sig(_int subtractor_result 8 0 53(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 54(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 9 0 57(_arch(_uni))))
		(_sig(_int overflow_result -1 0 58(_arch(_uni))))
		(_sig(_int mux_A 8 0 61(_arch(_uni))))
		(_sig(_int mux_B 8 0 61(_arch(_uni))))
		(_sig(_int mux_R 8 0 62(_arch(_uni))))
		(_sig(_int mux_S0 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S1 -1 0 63(_arch(_uni))))
		(_sig(_int mux_S2 -1 0 63(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 64(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_alias((R)(mux_R)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 2 -1)
)
I 000051 55 2107          1698285549720 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698285549721 2023.10.25 21:59:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 55570356590309425207400f01530050035357535c)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698285549737 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698285549738 2023.10.25 21:59:09)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 64673064333235713165703e376265623763616132)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286046323 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286046324 2023.10.25 22:07:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 36663533656166236064216c663132303330373063)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286046336 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286046337 2023.10.25 22:07:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 46174c44161010531013511c1641424043414e4010)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286046349 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286046350 2023.10.25 22:07:26)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 55055f56510252435106130f055351535153505257)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286046402 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286046403 2023.10.25 22:07:26)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 84d4808b85d38392d5d0c2ded48280828082818386)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286046438 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286046439 2023.10.25 22:07:26)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a3f2a2f4a9f5ffb4a5f4b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286046476 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286046477 2023.10.25 22:07:26)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d283d380d9848ec5d4d7c78886d487d784d4d0d4db)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286046514 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286046515 2023.10.25 22:07:26)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f1a1a7a0f5a7ade4a7a4e0aba2f7f8f6f5f7a5f6f4)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286046551 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286046552 2023.10.25 22:07:26)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2070772525767c357424317f772622262927242674)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698286046614 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286046615 2023.10.25 22:07:26)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5f0e5f5c00090348580d4a050b590a5a09595d5956)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286046651 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286046652 2023.10.25 22:07:26)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7e2e7c7f78282f6b2b7f6a242d787f782d797b7b28)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286077238 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286077239 2023.10.25 22:07:57)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 00005306555750155652175a500704060506010655)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286077245 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286077246 2023.10.25 22:07:57)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 00015a06565656155655175a500704060507080656)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286077251 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286077252 2023.10.25 22:07:57)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 00005a06015707160453465a500604060406050702)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286077273 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286077274 2023.10.25 22:07:57)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1f1f4b194c4818094e4b59454f191b191b191a181d)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286077288 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286077289 2023.10.25 22:07:57)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2f2e7e2b7079733829783a757b297a2a79292d2926)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286077308 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286077309 2023.10.25 22:07:57)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3e3f6f3b62686229383b2b646a386b3b68383c3837)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286077333 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286077334 2023.10.25 22:07:57)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5e5e585c0e08024b080b4f040d5857595a580a595b)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286077349 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286077350 2023.10.25 22:07:57)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6d6d6b6c3c3b317839697c323a6b6f6b646a696b39)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 3974          1698286077364 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286077365 2023.10.25 22:07:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7d7d2e7c7a2b2c6b7b7b3e26297b7c7b2e7a787b7c)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 63(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 64(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 65(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs(_simple)(_trgt(2))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__92(_arch 1 0 92(_prcs(_simple)(_trgt(4(0))(4))(_sens(3)(5)(6)(8))(_mon)(_read(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . structural 2 -1)
)
I 000051 55 2107          1698286077404 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286077405 2023.10.25 22:07:57)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9c9dcd93c6cac08b9bce89c6c89ac999ca9a9e9a95)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286077437 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286077438 2023.10.25 22:07:57)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code bbbbe8efbaedeaaeeebaafe1e8bdbabde8bcbebeed)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286165238 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286165239 2023.10.25 22:09:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b0e5b3e4e5e7e0a5e6e2a7eae0b7b4b6b5b6b1b6e5)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286165245 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286165246 2023.10.25 22:09:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c094ca95969696d59695d79a90c7c4c6c5c7c8c696)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286165251 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286165252 2023.10.25 22:09:25)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c095ca95c197c7d6c493869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286165269 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286165270 2023.10.25 22:09:25)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code cf9acb9b9c98c8d99e9b89959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286165286 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286165287 2023.10.25 22:09:25)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code efbbeebcb0b9b3f8e9b8fab5bbe9baeab9e9ede9e6)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286165307 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286165308 2023.10.25 22:09:25)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code feaaffaea2a8a2e9f8fbeba4aaf8abfba8f8fcf8f7)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286165324 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286165325 2023.10.25 22:09:25)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0e5b59095e58521b585b1f545d0807090a085a090b)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286165339 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286165340 2023.10.25 22:09:25)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1e4b49184e48420b4a1a0f4149181c1817191a184a)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698286165383 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286165384 2023.10.25 22:09:25)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4c184c4e161a105b4b1e5916184a19491a4a4e4a45)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286165415 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286165416 2023.10.25 22:09:25)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6c396e6c6c3a3d79396d78363f6a6d6a3f6b69693a)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286167140 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286167141 2023.10.25 22:09:27)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 227772267575723774703578722526242724232477)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286167146 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286167147 2023.10.25 22:09:27)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 32666b3766646427646725686235363437353a3464)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286167152 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286167153 2023.10.25 22:09:27)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 32676b373165352436617468623436343634373530)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286167172 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286167173 2023.10.25 22:09:27)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 421715414515455413160418124446444644474540)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286167189 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286167190 2023.10.25 22:09:27)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5105035259070d465706440b055704540757535758)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286167209 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286167210 2023.10.25 22:09:27)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 7125237079272d667774642b257724742777737778)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286167227 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286167228 2023.10.25 22:09:27)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 80d5858f85d6dc95d6d591dad38689878486d48785)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286167243 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286167244 2023.10.25 22:09:27)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 90c5959e95c6cc85c49481cfc796929699979496c4)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698286167261 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286167262 2023.10.25 22:09:27)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 9fcbcd90c0c9c38898cd8ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286167282 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286167283 2023.10.25 22:09:27)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code affafff8aaf9febafaaebbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286173566 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286173567 2023.10.25 22:09:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 386b3a3d656f682d6e6a2f62683f3c3e3d3e393e6d)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286173572 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286173573 2023.10.25 22:09:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 481a434a161e1e5d1e1d5f12184f4c4e4d4f404e1e)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286173578 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286173579 2023.10.25 22:09:33)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 481b434a411f4f5e4c1b0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286173598 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286173599 2023.10.25 22:09:33)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 67346266653060713633213d376163616361626065)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286173613 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286173614 2023.10.25 22:09:33)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 6735676769313b706130723d33613262316165616e)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286173632 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286173633 2023.10.25 22:09:33)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 86d4868889d0da91808393dcd280d383d08084808f)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286173653 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286173654 2023.10.25 22:09:33)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 96c5c19895c0ca83c0c387ccc5909f919290c29193)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286173668 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286173669 2023.10.25 22:09:33)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code a6f5f1f0a5f0fab3f2a2b7f9f1a0a4a0afa1a2a0f2)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698286173699 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286173700 2023.10.25 22:09:33)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code c597c590c99399d2c297d09f91c390c093c3c7c3cc)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286173728 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286173729 2023.10.25 22:09:33)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code e4b7e6b7b3b2b5f1b1e5f0beb7e2e5e2b7e3e1e1b2)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286188028 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286188029 2023.10.25 22:09:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code bdbaeee9bceaeda8ebefaae7edbab9bbb8bbbcbbe8)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286188036 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286188037 2023.10.25 22:09:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cdcb9798cf9b9bd89b98da979dcac9cbc8cac5cb9b)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286188042 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286188043 2023.10.25 22:09:48)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cdca9798989acadbc99e8b979dcbc9cbc9cbc8cacf)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286188063 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286188064 2023.10.25 22:09:48)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code dcdb888f8a8bdbca8d889a868cdad8dad8dad9dbde)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286188078 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286188079 2023.10.25 22:09:48)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code eceabdbfb6bab0fbeabbf9b6b8eab9e9baeaeeeae5)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286188097 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286188098 2023.10.25 22:09:48)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code fcfaadaca6aaa0ebfaf9e9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286188114 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286188115 2023.10.25 22:09:48)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1b1c1c1d4c4d470e4d4e0a41481d121c1f1d4f1c1e)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286188128 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286188129 2023.10.25 22:09:48)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1b1c1c1d4c4d470e4f1f0a444c1d191d121c1f1d4f)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4017          1698286188142 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286188143 2023.10.25 22:09:48)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2a2d782e287c7b3c2c2e69717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 66(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(2))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__94(_arch 1 0 94(_prcs(_simple)(_trgt(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . structural 2 -1)
)
I 000051 55 2107          1698286188168 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286188169 2023.10.25 22:09:48)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 4a4c1a48121c165d4d185f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286188182 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286188183 2023.10.25 22:09:48)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 595e0b5a030f084c0c584d030a5f585f0a5e5c5c0f)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286208977 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286208978 2023.10.25 22:10:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9696c399c5c1c683c0c481ccc691929093909790c3)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286208983 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286208984 2023.10.25 22:10:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9697ca99c6c0c083c0c381ccc691929093919e90c0)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286208989 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286208990 2023.10.25 22:10:08)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9696ca9991c1918092c5d0ccc69092909290939194)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286209008 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286209009 2023.10.25 22:10:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code b5b5e7e0b5e2b2a3e4e1f3efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286209022 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286209023 2023.10.25 22:10:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code c5c49290c99399d2c392d09f91c390c093c3c7c3cc)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286209044 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286209045 2023.10.25 22:10:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code d5d48287d98389c2d3d0c08f81d380d083d3d7d3dc)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286209062 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286209063 2023.10.25 22:10:09)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e4e4e4b6e5b2b8f1b2b1f5beb7e2ede3e0e2b0e3e1)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286209078 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286209079 2023.10.25 22:10:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code f4f4f4a5f5a2a8e1a0f0e5aba3f2f6f2fdf3f0f2a0)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4102          1698286209092 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286209093 2023.10.25 22:10:09)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 04045002535255120206475f500205025703010205)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 66(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__93(_arch 1 0 93(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__96(_arch 2 0 96(_prcs(_simple)(_trgt(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698286209120 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286209121 2023.10.25 22:10:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2322752729757f342471367977257626752521252a)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286209136 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286209137 2023.10.25 22:10:09)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 323266376364632767332668613433346135373764)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286303790 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286303791 2023.10.25 22:11:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f3a1a4a3a5a4a3e6a5a1e4a9a3f4f7f5f6f5f2f5a6)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286303797 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286303798 2023.10.25 22:11:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f3a0ada3a6a5a5e6a5a6e4a9a3f4f7f5f6f4fbf5a5)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286303803 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286303804 2023.10.25 22:11:43)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f3a1ada3f1a4f4e5f7a0b5a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286303822 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286303823 2023.10.25 22:11:43)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 124114141545150443465448421416141614171510)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286303835 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286303836 2023.10.25 22:11:43)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2270212629747e352475377876247727742420242b)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286303854 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286303855 2023.10.25 22:11:43)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3163323439676d263734246b653764346737333738)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286303881 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286303882 2023.10.25 22:11:43)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5003045255060c450605410a035659575456045755)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286303898 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286303899 2023.10.25 22:11:43)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 6033346165363c753464713f376662666967646634)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698286303931 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286303932 2023.10.25 22:11:43)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7f2d7c7e20292368782d6a252b792a7a29797d7976)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286303964 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286303965 2023.10.25 22:11:43)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9fcc9e909ac9ce8aca9e8bc5cc999e99cc989a9ac9)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286403244 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286403245 2023.10.25 22:13:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 70707571252720652622672a207774767576717625)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286403251 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286403252 2023.10.25 22:13:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 70717c71262626652625672a207774767577787626)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286403258 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286403259 2023.10.25 22:13:23)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 7f7f737e282878697b2c39252f797b797b797a787d)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286403285 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286403286 2023.10.25 22:13:23)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9f9f9d91ccc89889cecbd9c5cf999b999b999a989d)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286403301 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286403302 2023.10.25 22:13:23)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code aeafa9f9f2f8f2b9a8f9bbf4faa8fbabf8a8aca8a7)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286403320 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286403321 2023.10.25 22:13:23)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code bebfb9eae2e8e2a9b8bbabe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286403338 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286403339 2023.10.25 22:13:23)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code cece9e9a9e9892db989bdf949dc8c7c9cac89ac9cb)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286403353 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286403354 2023.10.25 22:13:23)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code dddd8d8e8c8b81c889d9cc828adbdfdbd4dad9db89)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698286403370 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286403371 2023.10.25 22:13:23)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code edeceabeb0bbb1faeabff8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286403390 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286403391 2023.10.25 22:13:23)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code fcfcf9acfcaaade9a9fde8a6affafdfaaffbf9f9aa)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286441652 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286441653 2023.10.25 22:14:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 76262677252126632024612c267172707370777023)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286441659 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286441660 2023.10.25 22:14:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 76272f77262020632023612c2671727073717e7020)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286441665 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286441666 2023.10.25 22:14:01)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 86d6df8881d1819082d5c0dcd68082808280838184)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286441687 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286441688 2023.10.25 22:14:01)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 95c5c29b95c29283c4c1d3cfc59391939193909297)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286441703 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286441704 2023.10.25 22:14:01)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a5f4f7f2a9f3f9b2a3f2b0fff1a3f0a0f3a3a7a3ac)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286441723 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286441724 2023.10.25 22:14:01)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c4959691c99298d3c2c1d19e90c291c192c2c6c2cd)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286441741 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286441742 2023.10.25 22:14:01)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code d484d187d58288c18281c58e87d2ddd3d0d280d3d1)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286441756 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286441757 2023.10.25 22:14:01)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e3b3e6b1e5b5bff6b7e7f2bcb4e5e1e5eae4e7e5b7)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4159          1698286441770 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286441771 2023.10.25 22:14:01)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f3a3a3a3a3a5a2e5f5f1b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 66(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__93(_arch 1 0 93(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__96(_arch 2 0 96(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(3)(5)(6)(8))(_mon)(_read(0(15))(1(15))(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698286441800 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286441801 2023.10.25 22:14:01)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 0352520509555f140451165957055606550501050a)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286441824 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286441825 2023.10.25 22:14:01)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 227271267374733777233678712423247125272774)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286799860 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286799861 2023.10.25 22:19:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code b1b0b1e5e5e6e1a4e7e3a6ebe1b6b5b7b4b7b0b7e4)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286799868 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286799869 2023.10.25 22:19:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c1c1c894969797d49794d69b91c6c5c7c4c6c9c797)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286799874 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286799875 2023.10.25 22:19:59)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code c1c0c894c196c6d7c592879b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286799892 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286799893 2023.10.25 22:19:59)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code d0d1d783d587d7c68184968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286799910 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286799911 2023.10.25 22:19:59)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code e0e0e2b3e9b6bcf7e6b7f5bab4e6b5e5b6e6e2e6e9)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286799932 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286799933 2023.10.25 22:19:59)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code fffffdafa0a9a3e8f9faeaa5abf9aafaa9f9fdf9f6)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286799949 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286799950 2023.10.25 22:19:59)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 0f0e59085c59531a595a1e555c0906080b095b080a)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286799964 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286799965 2023.10.25 22:19:59)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1f1e49194c49430a4b1b0e4048191d1916181b194b)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4159          1698286799977 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286799978 2023.10.25 22:19:59)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2e2f2d2a28787f38282c6d757a282f287d292b282f)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 66(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__93(_arch 1 0 93(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__96(_arch 2 0 96(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698286799997 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286799998 2023.10.25 22:19:59)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 3e3e3f3b62686229396c2b646a386b3b68383c3837)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286800016 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286800017 2023.10.25 22:20:00)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4d4c4e4f4a1b1c58184c59171e4b4c4b1e4a48481b)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286877994 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286877995 2023.10.25 22:21:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eeb9edbdeeb9befbb8bcf9b4bee9eae8ebe8efe8bb)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286878001 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286878002 2023.10.25 22:21:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eeb8e4bdedb8b8fbb8bbf9b4bee9eae8ebe9e6e8b8)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286878007 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286878008 2023.10.25 22:21:18)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code eeb9e4bdbab9e9f8eabda8b4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286878025 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286878026 2023.10.25 22:21:18)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 0d5a080a5c5a0a1b5c594b575d0b090b090b080a0f)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286878041 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286878042 2023.10.25 22:21:18)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1d4b1d1a404b410a1b4a0847491b48184b1b1f1b14)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286878069 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286878070 2023.10.25 22:21:18)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3c6a3c39666a602b3a392966683a69396a3a3e3a35)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286878087 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286878088 2023.10.25 22:21:18)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4c1b1b4f1a1a10591a195d161f4a454b484a184b49)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286878102 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286878103 2023.10.25 22:21:18)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5b0c0c590c0d074e0f5f4a040c5d595d525c5f5d0f)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4164          1698286878116 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286878117 2023.10.25 22:21:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6b3c696b6a3d3a7d6d6b28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 66(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__71(_arch 1 0 71(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__98(_arch 2 0 98(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 2107          1698286878144 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286878145 2023.10.25 22:21:18)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 7a2c7a7b222c266d7d286f202e7c2f7f2c7c787c73)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286878160 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286878161 2023.10.25 22:21:18)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8add888488dcdb9fdf8b9ed0d98c8b8cd98d8f8fdc)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698286914620 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698286914621 2023.10.25 22:21:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code fffaffaffca8afeaa9ade8a5aff8fbf9faf9fef9aa)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698286914629 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698286914630 2023.10.25 22:21:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0e0a04080d58581b585b19545e090a080b09060858)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698286914635 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698286914636 2023.10.25 22:21:54)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0e0b04085a5909180a5d48545e080a080a080b090c)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698286914654 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698286914655 2023.10.25 22:21:54)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 1e1b1a184e4919084f4a58444e181a181a181b191c)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698286914668 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698286914669 2023.10.25 22:21:54)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 2e2a2f2a7278723928793b747a287b2b78282c2827)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698286914688 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698286914689 2023.10.25 22:21:54)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3d393c38606b612a3b382867693b68386b3b3f3b34)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698286914705 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698286914706 2023.10.25 22:21:54)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 4d481b4e1c1b11581b185c171e4b444a494b194a48)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698286914720 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698286914721 2023.10.25 22:21:54)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5d580b5f0c0b014809594c020a5b5f5b545a595b09)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4243          1698286914733 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286914734 2023.10.25 22:21:54)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6c696f6c6c3a3d7a6a6d2f37386a6d6a3f6b696a6d)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 65(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 66(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 67(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__72(_arch 1 0 72(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)))))
			(line__96(_arch 2 0 96(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__99(_arch 3 0 99(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 4 -1)
)
I 000051 55 2107          1698286914761 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698286914762 2023.10.25 22:21:54)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8b8f8a85d0ddd79c8cd99ed1df8dde8edd8d898d82)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698286914776 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698286914777 2023.10.25 22:21:54)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9b9e98949acdca8ece9a8fc1c89d9a9dc89c9e9ecd)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 4296          1698286958727 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286958728 2023.10.25 22:22:38)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4c1e184e4c1a1d5a4a420f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 68(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 69(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_sig(_int temp 9 0 63(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_alias((temp)(adder_result)))(_trgt(21))(_sens(5)))))
			(line__73(_arch 1 0 73(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(0)(1)(6)(8(d_15_0))(21)))))
			(line__97(_arch 2 0 97(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__100(_arch 3 0 100(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(3)(5)(6)(8))(_mon)(_read(0(15))(1(15))(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 4 -1)
)
I 000051 55 4291          1698286977848 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286977849 2023.10.25 22:22:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0105090753575017070f425a550700075206040700)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 68(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 69(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_sig(_int temp 9 0 63(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__73(_arch 1 0 73(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__97(_arch 2 0 97(_assignment(_alias((R)(result)))(_trgt(2))(_sens(20)))))
			(line__100(_arch 3 0 100(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(3)(5)(6)(8))(_mon)(_read(0(15))(1(15))(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 4 -1)
)
I 000051 55 4207          1698286986655 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698286986656 2023.10.25 22:23:06)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5e5c0d5d58080f4858501d050a585f580d595b585f)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 68(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 69(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_sig(_int temp 9 0 63(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_alias((R)(adder_result)))(_trgt(2))(_sens(5)))))
			(line__73(_arch 1 0 73(_prcs(_simple)(_trgt(20))(_sens(3))(_mon)(_read(0)(1)(5)(6)(8(d_15_0))))))
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(3)(5)(6)(8))(_mon)(_read(0(15))(1(15))(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 3 -1)
)
I 000051 55 605           1698287093092 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698287093093 2023.10.25 22:24:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 24777720757374317276337e742320222122252271)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698287093099 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698287093100 2023.10.25 22:24:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3361693666656526656624696334373536343b3565)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698287093105 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698287093106 2023.10.25 22:24:53)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 336069363164342537607569633537353735363431)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698287093123 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698287093124 2023.10.25 22:24:53)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 431017404514445512170519134547454745464441)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698287093136 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698287093137 2023.10.25 22:24:53)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5200035159040e455405470806540757045450545b)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698287093156 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698287093157 2023.10.25 22:24:53)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6230336269343e756467773836643767346460646b)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698287093173 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698287093174 2023.10.25 22:24:53)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7221747275242e672427632821747b757674267577)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698287093187 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698287093188 2023.10.25 22:24:53)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 81d2878e85d7dd94d58590ded687838788868587d5)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698287093235 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698287093236 2023.10.25 22:24:53)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code b0e2e1e4b9e6eca7b7e2a5eae4b6e5b5e6b6b2b6b9)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698287093268 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698287093269 2023.10.25 22:24:53)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code cf9c9c9aca999eda9acedb959cc9cec99cc8caca99)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
I 000051 55 605           1698287104200 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698287104201 2023.10.25 22:25:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 898e8e87d5ded99cdfdb9ed3d98e8d8f8c8f888fdc)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698287104208 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698287104209 2023.10.25 22:25:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 999f9796c6cfcf8ccfcc8ec3c99e9d9f9c9e919fcf)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698287104214 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698287104215 2023.10.25 22:25:04)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 999e979691ce9e8f9dcadfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698287104235 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698287104236 2023.10.25 22:25:04)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code a8afa8fea5ffafbef9fceef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1698287104249 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698287104250 2023.10.25 22:25:04)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b8bebdecb9eee4afbeefade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1418          1698287104268 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698287104269 2023.10.25 22:25:04)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code c7c1c292c9919bd0c1c2d29d93c192c291c1c5c1ce)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 657           1698287104285 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698287104286 2023.10.25 22:25:04)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e7e0b5b5e5b1bbf2b1b2f6bdb4e1eee0e3e1b3e0e2)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1142          1698287104300 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698287104301 2023.10.25 22:25:04)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e7e0b5b5e5b1bbf2b3e3f6b8b0e1e5e1eee0e3e1b3)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 2107          1698287104345 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698287104346 2023.10.25 22:25:04)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 1610121119404a011144034c42104313401014101f)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000050 55 1249          1698287104377 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698287104378 2023.10.25 22:25:04)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 35323330636364206034216f663334336632303063)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
V 000051 55 605           1698287167241 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698287167242 2023.10.25 22:26:07)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d0d68282858780c58682c78a80d7d4d6d5d6d1d685)
	(_ent
		(_time 1698274015069)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1698287167248 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698287167249 2023.10.25 22:26:07)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d0d78b82868686c58685c78a80d7d4d6d5d7d8d686)
	(_ent
		(_time 1698274015083)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1698287167254 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698287167255 2023.10.25 22:26:07)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code d0d68b82d187d7c6d483968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1698274015095)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1698287167277 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698287167278 2023.10.25 22:26:07)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code efe9babdbcb8e8f9bebba9b5bfe9ebe9ebe9eae8ed)
	(_ent
		(_time 1698274015138)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1698287167292 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698287167293 2023.10.25 22:26:07)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code fff8afafa0a9a3e8f9a8eaa5abf9aafaa9f9fdf9f6)
	(_ent
		(_time 1698274015177)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 1418          1698287167312 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1698287167313 2023.10.25 22:26:07)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0e09590852585219080b1b545a085b0b58080c0807)
	(_ent
		(_time 1698274015211)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 657           1698287167329 structural
(_unit VHDL(mux_1bit 0 18(structural 0 25))
	(_version ve8)
	(_time 1698287167330 2023.10.25 22:26:07)
	(_source(\../src/one_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1e181e184e48420b484b0f444d1817191a184a191b)
	(_ent
		(_time 1698274015243)
	)
	(_object
		(_port(_int a -1 0 20(_ent(_in))))
		(_port(_int b -1 0 20(_ent(_in))))
		(_port(_int sel -1 0 20(_ent(_in))))
		(_port(_int y -1 0 21(_ent(_out))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1142          1698287167344 structural
(_unit VHDL(mux_16bit 0 24(structural 0 32))
	(_version ve8)
	(_time 1698287167345 2023.10.25 22:26:07)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 2e282e2b7e78723b7a2a3f7179282c2827292a287a)
	(_ent
		(_time 1698285342429)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 26(_ent(_in))))
		(_port(_int A1 0 0 26(_ent(_in))))
		(_port(_int A2 0 0 26(_ent(_in))))
		(_port(_int A3 0 0 26(_ent(_in))))
		(_port(_int A4 0 0 26(_ent(_in))))
		(_port(_int A5 0 0 26(_ent(_in))))
		(_port(_int A6 0 0 26(_ent(_in))))
		(_port(_int A7 0 0 26(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 27(_ent(_in))))
		(_port(_int result 0 0 28(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 4102          1698287167369 structural
(_unit VHDL(alu 0 7(structural 0 15))
	(_version ve8)
	(_time 1698287167370 2023.10.25 22:26:07)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4d4b184f4a1b1c5b4b420e16194b4c4b1e4a484b4c)
	(_ent
		(_time 1698282203916)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 19(_ent (_in))))
				(_port(_int B 3 0 19(_ent (_in))))
				(_port(_int Sum 3 0 20(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 26(_ent (_in))))
				(_port(_int B 4 0 26(_ent (_in))))
				(_port(_int D 4 0 27(_ent (_out))))
				(_port(_int Borrow -1 0 28(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 34(_ent (_in))))
				(_port(_int B 5 0 34(_ent (_in))))
				(_port(_int Result 6 0 35(_ent (_out))))
				(_port(_int Overflow -1 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 68(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 69(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 49(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 49(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 50(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 51(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 52(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 52(_arch(_uni))))
		(_sig(_int overflow_result -1 0 53(_arch(_uni))))
		(_sig(_int mux_A0 9 0 57(_arch(_uni))))
		(_sig(_int mux_A1 9 0 57(_arch(_uni))))
		(_sig(_int mux_A2 9 0 57(_arch(_uni))))
		(_sig(_int mux_A3 9 0 57(_arch(_uni))))
		(_sig(_int mux_A4 9 0 57(_arch(_uni))))
		(_sig(_int mux_A5 9 0 57(_arch(_uni))))
		(_sig(_int mux_A6 9 0 57(_arch(_uni))))
		(_sig(_int mux_A7 9 0 57(_arch(_uni))))
		(_sig(_int mux_R 9 0 58(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 59(_arch(_uni))))
		(_sig(_int result 9 0 61(_arch(_uni))))
		(_sig(_int temp 9 0 63(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_trgt(20))(_mon)(_read(5)(6)(8(d_15_0))(0)(1)(3)))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 2 -1)
)
V 000051 55 2107          1698287167398 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1698287167399 2023.10.25 22:26:07)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6c6b3b6c363a307b6b3e7936386a39693a6a6e6a65)
	(_ent
		(_time 1698275645049)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000050 55 1249          1698287167419 testbench
(_unit VHDL(alu_tb 0 18(testbench 0 21))
	(_version ve8)
	(_time 1698287167420 2023.10.25 22:26:07)
	(_source(\../src/Test Bench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7c7a297d7c2a2d69297d68262f7a7d7a2f7b79792a)
	(_ent
		(_time 1698274015335)
	)
	(_inst uut 0 32(_ent . alu)
		(_port
			((A)(A))
			((B)(B))
			((R)(R))
			((sel)(sel))
			((status)(status))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 0 0 23(_arch(_uni))))
		(_sig(_int B 0 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sel 1 0 24(_arch(_uni))))
		(_sig(_int R 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int status 2 0 28(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_wait_for))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . testbench 2 -1)
)
