Printing EDIFCell(s) in EDIFNetlist: 
	CARRY4
	EDIFPortInst(s): 
		NAME: CI                   FULL NAME: count_reg[0]_i_2/CI            INDEX: -1
		NAME: CO[0]                FULL NAME: count_reg[0]_i_2/CO[0]         INDEX: 3
		NAME: CO[1]                FULL NAME: count_reg[0]_i_2/CO[1]         INDEX: 2
		NAME: CO[2]                FULL NAME: count_reg[0]_i_2/CO[2]         INDEX: 1
		NAME: CYINIT               FULL NAME: count_reg[0]_i_2/CYINIT        INDEX: -1
		NAME: DI[0]                FULL NAME: count_reg[0]_i_2/DI[0]         INDEX: 3
		NAME: DI[1]                FULL NAME: count_reg[0]_i_2/DI[1]         INDEX: 2
		NAME: DI[2]                FULL NAME: count_reg[0]_i_2/DI[2]         INDEX: 1
		NAME: DI[3]                FULL NAME: count_reg[0]_i_2/DI[3]         INDEX: 0
		NAME: O[0]                 FULL NAME: count_reg[0]_i_2/O[0]          INDEX: 3
		NAME: O[1]                 FULL NAME: count_reg[0]_i_2/O[1]          INDEX: 2
		NAME: O[2]                 FULL NAME: count_reg[0]_i_2/O[2]          INDEX: 1
		NAME: O[3]                 FULL NAME: count_reg[0]_i_2/O[3]          INDEX: 0
		NAME: S[0]                 FULL NAME: count_reg[0]_i_2/S[0]          INDEX: 3
		NAME: S[1]                 FULL NAME: count_reg[0]_i_2/S[1]          INDEX: 2
		NAME: S[2]                 FULL NAME: count_reg[0]_i_2/S[2]          INDEX: 1
		NAME: S[3]                 FULL NAME: count_reg[0]_i_2/S[3]          INDEX: 0
	LUT4
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: count[3]_i_1/I0                INDEX: -1
		NAME: I1                   FULL NAME: count[3]_i_1/I1                INDEX: -1
		NAME: I2                   FULL NAME: count[3]_i_1/I2                INDEX: -1
		NAME: I3                   FULL NAME: count[3]_i_1/I3                INDEX: -1
		NAME: O                    FULL NAME: count[3]_i_1/O                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[3]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[3]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[3]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[3]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[3]/R                 INDEX: -1
	LUT5
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: count[0]_i_1__0/I0             INDEX: -1
		NAME: I1                   FULL NAME: count[0]_i_1__0/I1             INDEX: -1
		NAME: I2                   FULL NAME: count[0]_i_1__0/I2             INDEX: -1
		NAME: I3                   FULL NAME: count[0]_i_1__0/I3             INDEX: -1
		NAME: I4                   FULL NAME: count[0]_i_1__0/I4             INDEX: -1
		NAME: O                    FULL NAME: count[0]_i_1__0/O              INDEX: -1
	LUT3
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: count[2]_i_1/I0                INDEX: -1
		NAME: I1                   FULL NAME: count[2]_i_1/I1                INDEX: -1
		NAME: I2                   FULL NAME: count[2]_i_1/I2                INDEX: -1
		NAME: O                    FULL NAME: count[2]_i_1/O                 INDEX: -1
	LUT1
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: count[0]_i_1/I0                INDEX: -1
		NAME: O                    FULL NAME: count[0]_i_1/O                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[0]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[0]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[0]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[0]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[0]/R                 INDEX: -1
	VCC
	EDIFPortInst(s): 
		NAME: P                    FULL NAME: VCC/P                          INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[2]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[2]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[2]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[2]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[2]/R                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[1]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[1]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[1]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[1]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[1]/R                 INDEX: -1
	LUT2
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: count[1]_i_1/I0                INDEX: -1
		NAME: I1                   FULL NAME: count[1]_i_1/I1                INDEX: -1
		NAME: O                    FULL NAME: count[1]_i_1/O                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: o_pulse_reg/C                  INDEX: -1
		NAME: CE                   FULL NAME: o_pulse_reg/CE                 INDEX: -1
		NAME: D                    FULL NAME: o_pulse_reg/D                  INDEX: -1
		NAME: Q                    FULL NAME: o_pulse_reg/Q                  INDEX: -1
		NAME: R                    FULL NAME: o_pulse_reg/R                  INDEX: -1
	GND
	EDIFPortInst(s): 
		NAME: G                    FULL NAME: GND/G                          INDEX: -1
	LUT1
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: count[0]_i_3/I0                INDEX: -1
		NAME: O                    FULL NAME: count[0]_i_3/O                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[0]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[0]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[0]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[0]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[0]/R                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[1]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[1]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[1]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[1]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[1]/R                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[2]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[2]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[2]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[2]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[2]/R                 INDEX: -1
	FDRE
	EDIFPortInst(s): 
		NAME: C                    FULL NAME: count_reg[3]/C                 INDEX: -1
		NAME: CE                   FULL NAME: count_reg[3]/CE                INDEX: -1
		NAME: D                    FULL NAME: count_reg[3]/D                 INDEX: -1
		NAME: Q                    FULL NAME: count_reg[3]/Q                 INDEX: -1
		NAME: R                    FULL NAME: count_reg[3]/R                 INDEX: -1
	LUT5
	EDIFPortInst(s): 
		NAME: I0                   FULL NAME: o_pulse_i_1/I0                 INDEX: -1
		NAME: I1                   FULL NAME: o_pulse_i_1/I1                 INDEX: -1
		NAME: I2                   FULL NAME: o_pulse_i_1/I2                 INDEX: -1
		NAME: I3                   FULL NAME: o_pulse_i_1/I3                 INDEX: -1
		NAME: I4                   FULL NAME: o_pulse_i_1/I4                 INDEX: -1
		NAME: O                    FULL NAME: o_pulse_i_1/O                  INDEX: -1

Printing EDIFHierNet(s): 
	 COUNTER/plusOp[3]                                   =>		 COUNTER/plusOp[3]                                 
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_7               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_7             
	 COUNTER/Q[0]                                        =>		 COUNTER/Q[0]                                      
	 COUNTER/plusOp[1]                                   =>		 COUNTER/plusOp[1]                                 
	 ov_led[1]                                           =>		 COUNTER/Q[1]                                      
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_1               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_1             
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_2               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_2             
	 CLOCK_ENABLE_GEN/<const1>                           =>		 CLOCK_ENABLE_GEN/<const1>                         
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_5               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_5             
	 COUNTER/E[0]                                        =>		 CLOCK_ENABLE_GEN/E[0]                             
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_6               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_6             
	 CLOCK_ENABLE_GEN/o_pulse_i_1_n_0                    =>		 CLOCK_ENABLE_GEN/o_pulse_i_1_n_0                  
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_3               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_3             
	 CLOCK_ENABLE_GEN/count[0]_i_3_n_0                   =>		 CLOCK_ENABLE_GEN/count[0]_i_3_n_0                 
	 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_4               =>		 CLOCK_ENABLE_GEN/count_reg[0]_i_2_n_4             
	 o_pulse                                             =>		 CLOCK_ENABLE_GEN/E[0]                             
	 COUNTER/i_rst                                       =>		 i_rst                                             
	 CLOCK_ENABLE_GEN/count_reg[1]                       =>		 CLOCK_ENABLE_GEN/count_reg[1]                     
	 CLOCK_ENABLE_GEN/count_reg[3]                       =>		 CLOCK_ENABLE_GEN/count_reg[3]                     
	 COUNTER/Q[2]                                        =>		 COUNTER/Q[2]                                      
	 i_rst                                               =>		 i_rst                                             
	 COUNTER/i_clk                                       =>		 i_clk                                             
	 CLOCK_ENABLE_GEN/E[0]                               =>		 CLOCK_ENABLE_GEN/E[0]                             
	 ov_led[0]                                           =>		 COUNTER/Q[0]                                      
	 COUNTER/plusOp[0]                                   =>		 COUNTER/plusOp[0]                                 
	 ov_led[2]                                           =>		 COUNTER/Q[2]                                      
	 COUNTER/plusOp[2]                                   =>		 COUNTER/plusOp[2]                                 
	 CLOCK_ENABLE_GEN/i_rst                              =>		 i_rst                                             
	 CLOCK_ENABLE_GEN/<const0>                           =>		 CLOCK_ENABLE_GEN/<const0>                         
	 CLOCK_ENABLE_GEN/count_reg[0]                       =>		 CLOCK_ENABLE_GEN/count_reg[0]                     
	 i_clk                                               =>		 i_clk                                             
	 CLOCK_ENABLE_GEN/count_reg[2]                       =>		 CLOCK_ENABLE_GEN/count_reg[2]                     
	 CLOCK_ENABLE_GEN/count[0]_i_1__0_n_0                =>		 CLOCK_ENABLE_GEN/count[0]_i_1__0_n_0              
	 CLOCK_ENABLE_GEN/i_clk                              =>		 i_clk                                             
	 ov_led[3]                                           =>		 COUNTER/Q[3]                                      
	 COUNTER/Q[1]                                        =>		 COUNTER/Q[1]                                      
	 COUNTER/Q[3]                                        =>		 COUNTER/Q[3]                                      

Printing EDIFNet(s): Net map contains 43 nets.
	Net #0: 
	EDIFPortInst(s): 
		Net is null!
	Net #1: 
	EDIFPortInst(s): 
		Net is null!
	Net #2: 
	EDIFPortInst(s): 
		Net is null!
	Net #3: 
	EDIFPortInst(s): 
		Net is null!
	Net #4: 
	EDIFPortInst(s): 
		Net is null!
	Net #5: 
	EDIFPortInst(s): 
		Net is null!
	Net #6: 
	EDIFPortInst(s): 
		Net is null!
	Net #7: 
	EDIFPortInst(s): 
		Net is null!
	Net #8: 
	EDIFPortInst(s): 
		Net is null!
	Net #9: 
	EDIFPortInst(s): 
		Net is null!
	Net #10: 
	EDIFPortInst(s): 
		Net is null!
	Net #11: 
	EDIFPortInst(s): 
		Net is null!
	Net #12: 
	EDIFPortInst(s): 
		Net is null!
	Net #13: 
	EDIFPortInst(s): 
		Net is null!
	Net #14: 
	EDIFPortInst(s): 
		Net is null!
	Net #15: 
	EDIFPortInst(s): 
		Net is null!
	Net #16: 
	EDIFPortInst(s): 
		Net is null!
	Net #17: 
	EDIFPortInst(s): 
		Net is null!
	Net #18: 
	EDIFPortInst(s): 
		Net is null!
	Net #19: 
	EDIFPortInst(s): 
		Net is null!
	Net #20: 
	EDIFPortInst(s): 
		Net is null!
	Net #21: 
	EDIFPortInst(s): 
		Net is null!
	Net #22: 
	EDIFPortInst(s): 
		Net is null!
	Net #23: 
	EDIFPortInst(s): 
		Net is null!
	Net #24: 
	EDIFPortInst(s): 
		Net is null!
	Net #25: 
	EDIFPortInst(s): 
		Net is null!
	Net #26: 
	EDIFPortInst(s): 
		Net is null!
	Net #27: 
	EDIFPortInst(s): 
		Net is null!
	Net #28: 
	EDIFPortInst(s): 
		Net is null!
	Net #29: 
	EDIFPortInst(s): 
		Net is null!
	Net #30: 
	EDIFPortInst(s): 
		Net is null!
	Net #31: 
	EDIFPortInst(s): 
		Net is null!
	Net #32: 
	EDIFPortInst(s): 
		Net is null!
	Net #33: 
	EDIFPortInst(s): 
		Net is null!
	Net #34: 
	EDIFPortInst(s): 
		Net is null!
	Net #35: 
	EDIFPortInst(s): 
		Net is null!
	Net #36: 
	EDIFPortInst(s): 
		Net is null!
	Net #37: 
	EDIFPortInst(s): 
		Net is null!
	Net #38: 
	EDIFPortInst(s): 
		Net is null!
	Net #39: 
	EDIFPortInst(s): 
		Net is null!
	Net #40: 
	EDIFPortInst(s): 
		Net is null!
	Net #41: 
	EDIFPortInst(s): 
		Net is null!
	Net #42: 
	EDIFPortInst(s): 
		Net is null!