============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:40 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6530 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) waddr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1420                  
             Slack:=    6530                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_26_1 

#----------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                               (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  waddr_reg[5]/CK -       -      R     (arrival)           520     0     0       0 
  waddr_reg[5]/QN -       CK->QN R     DFFRPQN_X1M_A9TL      4   249   356     356 
  g42739/Y        -       A->Y   F     INV_X3M_A9TL          8   126   133     489 
  g76101/Y        -       C->Y   R     NAND3_X2M_A9TL        3   238   193     682 
  g74031/Y        -       B->Y   F     NOR2_X1M_A9TL         1   122   140     822 
  g73996/Y        -       A->Y   R     NAND3_X2M_A9TL        6   226   168     991 
  g72863/Y        -       B->Y   R     OR2_X1P4M_A9TL       12   298   301    1292 
  g34025/Y        -       A->Y   F     INV_X1M_A9TL          1   116   128    1420 
  out_wait        -       -      F     (port)                -     -     0    1420 
#----------------------------------------------------------------------------------

