{
  "3814322656":
  {
    "nodes":
    [
      {
        "name":"Cluster 1"
        , "id":3817164368
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":3817171152
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":3817328176
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"64"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":3825006256
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"matvec.B4, matvec.B1.start"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":27
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":3817171152
        , "to":3817328176
      }
      , {
        "from":3825006256
        , "to":3817171152
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "3814322736":
  {
    "nodes":
    [
      {
        "name":"Cluster 2"
        , "id":3817454816
        , "start":"1.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec1"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"13"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":3817461264
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"10"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":3818090528
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Start Cycle":"11"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"192"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":3824441280
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":30
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":3817461264
        , "to":3818090528
      }
      , {
        "from":3824441280
        , "to":3817461264
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":3824441280
        , "to":3817461264
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":3824441280
        , "to":3817461264
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "3814322816":
  {
    "nodes":
    [
      {
        "name":"ST"
        , "id":3817809760
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":33
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Input"
        , "id":3818755280
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input"
            , "Preceding Blocks":"matvec.B3"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":3820578944
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":33
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":3820578944
        , "to":3817809760
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":3818755280
        , "to":3817809760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":3818755280
        , "to":3820578944
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "3814322896":
  {
    "nodes":
    [
      {
        "name":"WR"
        , "id":3817685776
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"return.matvec"
            , "Stall-free":"No"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":40
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "3814376704":
  {
    "nodes":
    [
      {
        "name":"?"
        , "id":3818331264
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":3819918688
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":9
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":3819918688
        , "to":3818331264
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "3814376848":
  {
    "nodes":
    [
      {
        "name":"Cluster 0"
        , "id":3816935520
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0"
            , "Cluster Type":"Stall-Enable"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"0"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":3816942576
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":3817158672
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"192 bits"
            , "Depth":"0"
            , "Stream Name":"call.matvec"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/dirren/IntelHLS/matvec/matvec.cpp"
              , "line":9
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
}
