
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'debug'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'uart_clock_div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'comp1/MEMORY1/debug'
INFO: [Netlist 29-17] Analyzing 2476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, uart_clock_div/inst/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'uart_clock_div/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: comp1/MEMORY1/debug UUID: 7fb40bb8-f280-57ce-9b0c-ddfd3c79d3c4 
INFO: [Chipscope 16-324] Core: debug UUID: e313ba21-ca7c-51c6-bf86-30a4a461d9af 
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'uart_clock_div/inst'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'uart_clock_div/inst'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uart_clock_div/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.164 ; gain = 571.441
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uart_clock_div/inst'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'debug/U0'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debug/U0'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'comp1/MEMORY1/debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'comp1/MEMORY1/debug/U0'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'comp1/MEMORY1/debug/U0'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'comp1/MEMORY1/debug/U0'
Parsing XDC File [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1397.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1564 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1492 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1397.891 ; gain = 977.426
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.891 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1dd7925bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1409.535 ; gain = 11.645

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "d066757e36918b83".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "fb008e3f6c7aa2c2".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1609.563 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16e88789c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1609.563 ; gain = 107.793

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 107262b9f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1609.563 ; gain = 107.793
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Retarget, 365 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 18987cb86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1609.563 ; gain = 107.793
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 310 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 159fdf86a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1609.563 ; gain = 107.793
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 134 cells
INFO: [Opt 31-1021] In phase Sweep, 1850 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG uart_clock_div/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net uart_clock_div/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG CLK_IBUF_BUFG_inst to drive 17895 load(s) on clock net CLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 12c33522e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1609.563 ; gain = 107.793
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 16d7fef21

Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1609.563 ; gain = 107.793
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 110a4115b

Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1609.563 ; gain = 107.793
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              23  |                                            365  |
|  Constant propagation         |               0  |              48  |                                            310  |
|  Sweep                        |               0  |             134  |                                           1850  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             88  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1609.563 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d5aa849a

Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1609.563 ; gain = 107.793

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.208 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 141d8ddb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1941.500 ; gain = 0.000
Ending Power Optimization Task | Checksum: 141d8ddb6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1941.500 ; gain = 331.938

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 141d8ddb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.500 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1941.500 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ea9a1447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:22 . Memory (MB): peak = 1941.500 ; gain = 543.609
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1941.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d682529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1941.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1593a68fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ce47ba5c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ce47ba5c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ce47ba5c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e1537475

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1941.500 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20176b3dc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d13a0692

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d13a0692

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c8bad2e4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d90dbd5c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2762e2aeb

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d8308726

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17a9981e6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181967eba

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 181967eba

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20b9614f1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20b9614f1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.198. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20f6ba809

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20f6ba809

Time (s): cpu = 00:01:42 ; elapsed = 00:01:16 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20f6ba809

Time (s): cpu = 00:01:42 ; elapsed = 00:01:16 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20f6ba809

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 24430182c

Time (s): cpu = 00:01:43 ; elapsed = 00:01:17 . Memory (MB): peak = 1941.500 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24430182c

Time (s): cpu = 00:01:43 ; elapsed = 00:01:17 . Memory (MB): peak = 1941.500 ; gain = 0.000
Ending Placer Task | Checksum: 1737b0314

Time (s): cpu = 00:01:43 ; elapsed = 00:01:17 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 1941.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1941.500 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1941.500 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 929f59cb ConstDB: 0 ShapeSum: e0dba949 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f6ed6d0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1941.500 ; gain = 0.000
Post Restoration Checksum: NetGraph: a602f9f9 NumContArr: 696bdcd7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10f6ed6d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10f6ed6d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1941.500 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10f6ed6d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1941.500 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fa639a18

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1941.500 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.366  | TNS=0.000  | WHS=-0.206 | THS=-755.981|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: ee1bb848

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1957.504 ; gain = 16.004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.366  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 128433cda

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.105 ; gain = 24.605
Phase 2 Router Initialization | Checksum: 17fa3d516

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2068c81a4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2911
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.160  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f53d16ee

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.160  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e000221d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1966.105 ; gain = 24.605
Phase 4 Rip-up And Reroute | Checksum: 1e000221d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e000221d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e000221d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1966.105 ; gain = 24.605
Phase 5 Delay and Skew Optimization | Checksum: 1e000221d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1549857c8

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 1966.105 ; gain = 24.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.177  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 144b8a229

Time (s): cpu = 00:01:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1966.105 ; gain = 24.605
Phase 6 Post Hold Fix | Checksum: 144b8a229

Time (s): cpu = 00:01:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.58439 %
  Global Horizontal Routing Utilization  = 9.93311 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 134c5f42f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 134c5f42f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1479a1f73

Time (s): cpu = 00:01:50 ; elapsed = 00:01:20 . Memory (MB): peak = 1966.105 ; gain = 24.605

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.177  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1479a1f73

Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 1966.105 ; gain = 24.605
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 1966.105 ; gain = 24.605

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 1966.105 ; gain = 24.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1966.105 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1966.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1966.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1966.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1966.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2044.859 ; gain = 78.754
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2139.758 ; gain = 94.898
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net comp1/CPU1/control_unit1/illegal_op is a gated clock net sourced by a combinational pin comp1/CPU1/control_unit1/illegal_op_INST_0/O, cell comp1/CPU1/control_unit1/illegal_op_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net comp1/CPU1/control_unit1/interrupt_clr_reg_i_2_n_0 is a gated clock net sourced by a combinational pin comp1/CPU1/control_unit1/interrupt_clr_reg_i_2/O, cell comp1/CPU1/control_unit1/interrupt_clr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[10] (net: comp1/MEMORY1/RW/address[6]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[4] (net: comp1/MEMORY1/RW/address[0]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[5] (net: comp1/MEMORY1/RW/address[1]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[6] (net: comp1/MEMORY1/RW/address[2]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[7] (net: comp1/MEMORY1/RW/address[3]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[8] (net: comp1/MEMORY1/RW/address[4]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[9] (net: comp1/MEMORY1/RW/address[5]) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/control_unit1/current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 comp1/MEMORY1/RW/RW_reg has an input control pin comp1/MEMORY1/RW/RW_reg/ENARDEN (net: comp1/MEMORY1/RW/p_0_in6_out) which is driven by a register (comp1/CPU1/data_path1/MAR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, debug/U0/trig_in_reg, comp1/MEMORY1/debug/U0/trig_in_reg... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 5690816 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2586.305 ; gain = 428.602
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 19:25:45 2019...
