; Top Design: "EE6347_lib:RRAM_PROJ:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="EE6347_lib:RRAM_PROJ:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
simulator lang = spectre
global 0
ahdl_include "D:/Reading/EE6347 Neuromorphic/CMOS Binary Neural Network/CMOS-Binary-Neural-Network/ADS Simulation/EE6347_wrk/EE6347_lib/rram/veriloga/veriloga.va"


simulator lang = ads
V_Source:SRC32  WL0 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 50us, 0V, 55us, 0.1V, 150us, 0.1V, 155us, 0V, 250us, 0V, 255us, 1V, 350us, 1V, 355us, 0V, 450us, 0V, 455us, 0.1V, 550us, 0.1V, 555us, 0V, 650us, 0V, 655us, 3V, 750us, 3V, 755us, 0V, 850us, 0V, 855us, 0.1V, 950us, 0.1V, 955us, 0V, 1000us, 0V) SaveCurrent=1 
Tran:Tran1 StartTime=0.0 nsec StopTime=1000.0 usec MaxTimeStep=10.0 nsec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

V_Source:SRC36  WL1 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 50us, 0V, 55us, 0.1V, 150us, 0.1V, 155us, 0V, 250us, 0V, 255us, 3V, 350us, 3V, 355us, 0V, 450us, 0V, 455us, 0.1V, 550us, 0.1V, 555us, 0V, 650us, 0V, 655us, 1V, 750us, 1V, 755us, 0V, 850us, 0V, 855us, 0.1V, 950us, 0.1V, 955us, 0V, 1000us, 0V) SaveCurrent=1 
V_Source:SRC35  BL1 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 250us, 0V, 255us, 2V, 350us, 2V, 355us, 0V, 1000us, 0V) SaveCurrent=1 
V_Source:SRC34  BL0 0 Type="VtPWL" V_Tran=pwl(time, 0us, 0V, 650us, 0V, 655us, 2V, 750us, 2V, 755us, 0V, 1000us, 0V) SaveCurrent=1 
simulator lang = spectre
X1 (N__102 BL0 0 0) RRAM k=1.38e-23 q=1.602e-19 g0=9.4e-10 V0=0.21 I0=1.95e-5 ve0=10e6 Eam=1.29 a=0.8e-10 gamma0=30 b=9.0 c=0.5 L=10e-9 gmax=3.3e-9 gmin=0.2e-9 gini=3.3e-9 r_cf=4e-9 rho=1e-3 Rth=3e6 Tamb=300.0 CC=5e-4
X2 (N__95 BL0 0 0) RRAM k=1.38e-23 q=1.602e-19 g0=9.4e-10 V0=0.21 I0=1.95e-5 ve0=10e6 Eam=1.29 a=0.8e-10 gamma0=30 b=9.0 c=0.5 L=10e-9 gmax=3.3e-9 gmin=0.2e-9 gini=3.3e-9 r_cf=4e-9 rho=1e-3 Rth=3e6 Tamb=300.0 CC=5e-4
X3 (N__101 BL1 0 0) RRAM k=1.38e-23 q=1.602e-19 g0=9.4e-10 V0=0.21 I0=1.95e-5 ve0=10e6 Eam=1.29 a=0.8e-10 gamma0=30 b=9.0 c=0.5 L=10e-9 gmax=3.3e-9 gmin=0.2e-9 gini=3.3e-9 r_cf=4e-9 rho=1e-3 Rth=3e6 Tamb=300.0 CC=5e-4
X4 (N__98 BL1 0 0) RRAM k=1.38e-23 q=1.602e-19 g0=9.4e-10 V0=0.21 I0=1.95e-5 ve0=10e6 Eam=1.29 a=0.8e-10 gamma0=30 b=9.0 c=0.5 L=10e-9 gmax=3.3e-9 gmin=0.2e-9 gini=3.3e-9 r_cf=4e-9 rho=1e-3 Rth=3e6 Tamb=300.0 CC=5e-4
simulator lang = ads
Short:I_Probe1  WL1 N__95 Mode=0 SaveCurrent=yes 
Short:I_Probe2  WL1 N__98 Mode=0 SaveCurrent=yes 
Short:I_Probe3  WL0 N__101 Mode=0 SaveCurrent=yes 
Short:I_Probe4  WL0 N__102 Mode=0 SaveCurrent=yes 
