#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560444e86930 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x560444ed97b0_0 .var "Clk", 0 0;
v0x560444ed9960_0 .var "Reset", 0 0;
v0x560444ed9a00_0 .var "Start", 0 0;
v0x560444ed9aa0_0 .var/i "counter", 31 0;
v0x560444ed9b40_0 .var/i "flush", 31 0;
v0x560444ed9c00_0 .var/i "i", 31 0;
v0x560444ed9ce0_0 .var/i "outfile", 31 0;
v0x560444ed9dc0_0 .var/i "stall", 31 0;
S_0x560444e7b560 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x560444e86930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x560444ed9040_0 .net "Branch", 0 0, v0x560444eca670_0;  1 drivers
v0x560444ed90e0_0 .net "Jump", 0 0, v0x560444eca820_0;  1 drivers
v0x560444ed91a0_0 .net "MUXforward2_data", 31 0, v0x560444ed63e0_0;  1 drivers
v0x560444ed9240_0 .net "Zero", 0 0, L_0x560444eee8c0;  1 drivers
v0x560444ed92e0_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  1 drivers
v0x560444ed93d0_0 .net "inst", 31 0, v0x560444ed03b0_0;  1 drivers
v0x560444ed94c0_0 .net "inst_addr", 31 0, v0x560444ed6b90_0;  1 drivers
v0x560444ed9580_0 .net "rst_i", 0 0, v0x560444ed9960_0;  1 drivers
v0x560444ed9620_0 .net "start_i", 0 0, v0x560444ed9a00_0;  1 drivers
L_0x560444ed9ea0 .part v0x560444ed03b0_0, 21, 5;
L_0x560444ed9f40 .part v0x560444ed03b0_0, 16, 5;
L_0x560444eda070 .part v0x560444ed03b0_0, 11, 5;
L_0x560444edb340 .part v0x560444ed03b0_0, 0, 26;
L_0x560444eec4c0 .part v0x560444ed03b0_0, 21, 5;
L_0x560444eec5b0 .part v0x560444ed03b0_0, 16, 5;
L_0x560444eec740 .part v0x560444ed03b0_0, 26, 6;
L_0x560444eecd30 .part v0x560444ed03b0_0, 0, 16;
S_0x560444e7b1e0 .scope module, "ALU" "ALU" 3 239, 4 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x560444eed5e0 .functor AND 32, v0x560444ed5bb0_0, L_0x560444eed190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x560444eed790 .functor OR 32, v0x560444ed5bb0_0, L_0x560444eed190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560444e75620_0 .net "ALUCtrl_i", 2 0, L_0x560444ef0ae0;  1 drivers
v0x560444ec50b0_0 .net "Zero_o", 0 0, L_0x560444eee8c0;  alias, 1 drivers
L_0x7fee404da2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560444ec5170_0 .net/2u *"_s0", 2 0, L_0x7fee404da2a0;  1 drivers
v0x560444ec5260_0 .net *"_s10", 31 0, L_0x560444eed790;  1 drivers
L_0x7fee404da330 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560444ec5340_0 .net/2u *"_s12", 2 0, L_0x7fee404da330;  1 drivers
v0x560444ec5470_0 .net *"_s14", 0 0, L_0x560444eed890;  1 drivers
v0x560444ec5530_0 .net *"_s16", 31 0, L_0x560444eed9c0;  1 drivers
L_0x7fee404da378 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x560444ec5610_0 .net/2u *"_s18", 2 0, L_0x7fee404da378;  1 drivers
v0x560444ec56f0_0 .net *"_s2", 0 0, L_0x560444eed4a0;  1 drivers
v0x560444ec5840_0 .net *"_s20", 0 0, L_0x560444eedb60;  1 drivers
v0x560444ec5900_0 .net *"_s22", 31 0, L_0x560444eedc00;  1 drivers
L_0x7fee404da3c0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x560444ec59e0_0 .net/2u *"_s24", 2 0, L_0x7fee404da3c0;  1 drivers
v0x560444ec5ac0_0 .net *"_s26", 0 0, L_0x560444eedca0;  1 drivers
v0x560444ec5b80_0 .net *"_s29", 31 0, L_0x560444eedd40;  1 drivers
L_0x7fee404da408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560444ec5c60_0 .net/2u *"_s30", 31 0, L_0x7fee404da408;  1 drivers
v0x560444ec5d40_0 .net *"_s32", 31 0, L_0x560444eede30;  1 drivers
v0x560444ec5e20_0 .net *"_s34", 31 0, L_0x560444eedfc0;  1 drivers
v0x560444ec5fd0_0 .net *"_s36", 31 0, L_0x560444eee100;  1 drivers
v0x560444ec6070_0 .net *"_s38", 31 0, L_0x560444eee290;  1 drivers
v0x560444ec6150_0 .net *"_s4", 31 0, L_0x560444eed5e0;  1 drivers
v0x560444ec6230_0 .net *"_s42", 0 0, L_0x560444eee600;  1 drivers
L_0x7fee404da450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560444ec62f0_0 .net/2u *"_s44", 0 0, L_0x7fee404da450;  1 drivers
L_0x7fee404da498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560444ec63d0_0 .net/2u *"_s46", 0 0, L_0x7fee404da498;  1 drivers
L_0x7fee404da2e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560444ec64b0_0 .net/2u *"_s6", 2 0, L_0x7fee404da2e8;  1 drivers
v0x560444ec6590_0 .net *"_s8", 0 0, L_0x560444eed6a0;  1 drivers
v0x560444ec6650_0 .net "data1_i", 31 0, v0x560444ed5bb0_0;  1 drivers
v0x560444ec6730_0 .net "data2_i", 31 0, L_0x560444eed190;  1 drivers
v0x560444ec6810_0 .net "data_o", 31 0, L_0x560444eee420;  1 drivers
L_0x560444eed4a0 .cmp/eq 3, L_0x560444ef0ae0, L_0x7fee404da2a0;
L_0x560444eed6a0 .cmp/eq 3, L_0x560444ef0ae0, L_0x7fee404da2e8;
L_0x560444eed890 .cmp/eq 3, L_0x560444ef0ae0, L_0x7fee404da330;
L_0x560444eed9c0 .arith/sum 32, v0x560444ed5bb0_0, L_0x560444eed190;
L_0x560444eedb60 .cmp/eq 3, L_0x560444ef0ae0, L_0x7fee404da378;
L_0x560444eedc00 .arith/sub 32, v0x560444ed5bb0_0, L_0x560444eed190;
L_0x560444eedca0 .cmp/eq 3, L_0x560444ef0ae0, L_0x7fee404da3c0;
L_0x560444eedd40 .arith/mult 32, v0x560444ed5bb0_0, L_0x560444eed190;
L_0x560444eede30 .functor MUXZ 32, L_0x7fee404da408, L_0x560444eedd40, L_0x560444eedca0, C4<>;
L_0x560444eedfc0 .functor MUXZ 32, L_0x560444eede30, L_0x560444eedc00, L_0x560444eedb60, C4<>;
L_0x560444eee100 .functor MUXZ 32, L_0x560444eedfc0, L_0x560444eed9c0, L_0x560444eed890, C4<>;
L_0x560444eee290 .functor MUXZ 32, L_0x560444eee100, L_0x560444eed790, L_0x560444eed6a0, C4<>;
L_0x560444eee420 .functor MUXZ 32, L_0x560444eee290, L_0x560444eed5e0, L_0x560444eed4a0, C4<>;
L_0x560444eee600 .cmp/eq 32, v0x560444ed5bb0_0, L_0x560444eed190;
L_0x560444eee8c0 .functor MUXZ 1, L_0x7fee404da498, L_0x7fee404da450, L_0x560444eee600, C4<>;
S_0x560444ec6990 .scope module, "ALU_Control" "ALU_Control" 3 247, 5 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x560444eeda60 .functor AND 1, L_0x560444eeea00, L_0x560444eeeaf0, C4<1>, C4<1>;
L_0x560444eeef00 .functor AND 1, L_0x560444eeec80, L_0x560444eeedc0, C4<1>, C4<1>;
L_0x560444eef1f0 .functor AND 1, L_0x560444eef010, L_0x560444eef100, C4<1>, C4<1>;
L_0x560444eef5b0 .functor AND 1, L_0x560444eef300, L_0x560444eef430, C4<1>, C4<1>;
L_0x560444eef8a0 .functor AND 1, L_0x560444eef6c0, L_0x560444eef7b0, C4<1>, C4<1>;
v0x560444ec6b80_0 .net "ALUCtrl_o", 2 0, L_0x560444ef0ae0;  alias, 1 drivers
v0x560444ec6c60_0 .net "ALUOp_i", 1 0, L_0x560444ef0d10;  1 drivers
L_0x7fee404da4e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560444ec6d20_0 .net/2u *"_s0", 1 0, L_0x7fee404da4e0;  1 drivers
L_0x7fee404da570 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560444ec6e10_0 .net/2u *"_s10", 2 0, L_0x7fee404da570;  1 drivers
L_0x7fee404da5b8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560444ec6ef0_0 .net/2u *"_s12", 1 0, L_0x7fee404da5b8;  1 drivers
v0x560444ec7020_0 .net *"_s14", 0 0, L_0x560444eeec80;  1 drivers
L_0x7fee404da600 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x560444ec70e0_0 .net/2u *"_s16", 5 0, L_0x7fee404da600;  1 drivers
v0x560444ec71c0_0 .net *"_s18", 0 0, L_0x560444eeedc0;  1 drivers
v0x560444ec7280_0 .net *"_s2", 0 0, L_0x560444eeea00;  1 drivers
v0x560444ec73d0_0 .net *"_s20", 0 0, L_0x560444eeef00;  1 drivers
L_0x7fee404da648 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x560444ec7490_0 .net/2u *"_s22", 2 0, L_0x7fee404da648;  1 drivers
L_0x7fee404da690 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560444ec7570_0 .net/2u *"_s24", 1 0, L_0x7fee404da690;  1 drivers
v0x560444ec7650_0 .net *"_s26", 0 0, L_0x560444eef010;  1 drivers
L_0x7fee404da6d8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x560444ec7710_0 .net/2u *"_s28", 5 0, L_0x7fee404da6d8;  1 drivers
v0x560444ec77f0_0 .net *"_s30", 0 0, L_0x560444eef100;  1 drivers
v0x560444ec78b0_0 .net *"_s32", 0 0, L_0x560444eef1f0;  1 drivers
L_0x7fee404da720 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560444ec7970_0 .net/2u *"_s34", 2 0, L_0x7fee404da720;  1 drivers
L_0x7fee404da768 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560444ec7b20_0 .net/2u *"_s36", 1 0, L_0x7fee404da768;  1 drivers
v0x560444ec7bc0_0 .net *"_s38", 0 0, L_0x560444eef300;  1 drivers
L_0x7fee404da528 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x560444ec7c80_0 .net/2u *"_s4", 5 0, L_0x7fee404da528;  1 drivers
L_0x7fee404da7b0 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x560444ec7d60_0 .net/2u *"_s40", 5 0, L_0x7fee404da7b0;  1 drivers
v0x560444ec7e40_0 .net *"_s42", 0 0, L_0x560444eef430;  1 drivers
v0x560444ec7f00_0 .net *"_s44", 0 0, L_0x560444eef5b0;  1 drivers
L_0x7fee404da7f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560444ec7fc0_0 .net/2u *"_s46", 2 0, L_0x7fee404da7f8;  1 drivers
L_0x7fee404da840 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560444ec8060_0 .net/2u *"_s48", 1 0, L_0x7fee404da840;  1 drivers
v0x560444ec8120_0 .net *"_s50", 0 0, L_0x560444eef6c0;  1 drivers
L_0x7fee404da888 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x560444ec81e0_0 .net/2u *"_s52", 5 0, L_0x7fee404da888;  1 drivers
v0x560444ec82c0_0 .net *"_s54", 0 0, L_0x560444eef7b0;  1 drivers
v0x560444ec8380_0 .net *"_s56", 0 0, L_0x560444eef8a0;  1 drivers
L_0x7fee404da8d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x560444ec8440_0 .net/2u *"_s58", 2 0, L_0x7fee404da8d0;  1 drivers
v0x560444ec8520_0 .net *"_s6", 0 0, L_0x560444eeeaf0;  1 drivers
L_0x7fee404da918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560444ec85e0_0 .net/2u *"_s60", 1 0, L_0x7fee404da918;  1 drivers
v0x560444ec86c0_0 .net *"_s62", 0 0, L_0x560444eee7b0;  1 drivers
L_0x7fee404da960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x560444ec7a30_0 .net/2u *"_s64", 2 0, L_0x7fee404da960;  1 drivers
L_0x7fee404da9a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560444ec8970_0 .net/2u *"_s66", 1 0, L_0x7fee404da9a8;  1 drivers
v0x560444ec8a50_0 .net *"_s68", 0 0, L_0x560444eefb70;  1 drivers
L_0x7fee404da9f0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x560444ec8b10_0 .net/2u *"_s70", 2 0, L_0x7fee404da9f0;  1 drivers
L_0x7fee404daa38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560444ec8bf0_0 .net/2u *"_s72", 1 0, L_0x7fee404daa38;  1 drivers
v0x560444ec8cd0_0 .net *"_s74", 0 0, L_0x560444eefcd0;  1 drivers
L_0x7fee404daa80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560444ec8d90_0 .net/2u *"_s76", 2 0, L_0x7fee404daa80;  1 drivers
L_0x7fee404daac8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560444ec8e70_0 .net/2u *"_s78", 2 0, L_0x7fee404daac8;  1 drivers
v0x560444ec8f50_0 .net *"_s8", 0 0, L_0x560444eeda60;  1 drivers
v0x560444ec9010_0 .net *"_s80", 2 0, L_0x560444eefe80;  1 drivers
v0x560444ec90f0_0 .net *"_s82", 2 0, L_0x560444ef0090;  1 drivers
v0x560444ec91d0_0 .net *"_s84", 2 0, L_0x560444ef0220;  1 drivers
v0x560444ec92b0_0 .net *"_s86", 2 0, L_0x560444ef0440;  1 drivers
v0x560444ec9390_0 .net *"_s88", 2 0, L_0x560444ef05d0;  1 drivers
v0x560444ec9470_0 .net *"_s90", 2 0, L_0x560444ef07b0;  1 drivers
v0x560444ec9550_0 .net *"_s92", 2 0, L_0x560444ef0940;  1 drivers
v0x560444ec9630_0 .net "funct_i", 5 0, L_0x560444ef0c70;  1 drivers
L_0x560444eeea00 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da4e0;
L_0x560444eeeaf0 .cmp/eq 6, L_0x560444ef0c70, L_0x7fee404da528;
L_0x560444eeec80 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da5b8;
L_0x560444eeedc0 .cmp/eq 6, L_0x560444ef0c70, L_0x7fee404da600;
L_0x560444eef010 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da690;
L_0x560444eef100 .cmp/eq 6, L_0x560444ef0c70, L_0x7fee404da6d8;
L_0x560444eef300 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da768;
L_0x560444eef430 .cmp/eq 6, L_0x560444ef0c70, L_0x7fee404da7b0;
L_0x560444eef6c0 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da840;
L_0x560444eef7b0 .cmp/eq 6, L_0x560444ef0c70, L_0x7fee404da888;
L_0x560444eee7b0 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da918;
L_0x560444eefb70 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404da9a8;
L_0x560444eefcd0 .cmp/eq 2, L_0x560444ef0d10, L_0x7fee404daa38;
L_0x560444eefe80 .functor MUXZ 3, L_0x7fee404daac8, L_0x7fee404daa80, L_0x560444eefcd0, C4<>;
L_0x560444ef0090 .functor MUXZ 3, L_0x560444eefe80, L_0x7fee404da9f0, L_0x560444eefb70, C4<>;
L_0x560444ef0220 .functor MUXZ 3, L_0x560444ef0090, L_0x7fee404da960, L_0x560444eee7b0, C4<>;
L_0x560444ef0440 .functor MUXZ 3, L_0x560444ef0220, L_0x7fee404da8d0, L_0x560444eef8a0, C4<>;
L_0x560444ef05d0 .functor MUXZ 3, L_0x560444ef0440, L_0x7fee404da7f8, L_0x560444eef5b0, C4<>;
L_0x560444ef07b0 .functor MUXZ 3, L_0x560444ef05d0, L_0x7fee404da720, L_0x560444eef1f0, C4<>;
L_0x560444ef0940 .functor MUXZ 3, L_0x560444ef07b0, L_0x7fee404da648, L_0x560444eeef00, C4<>;
L_0x560444ef0ae0 .functor MUXZ 3, L_0x560444ef0940, L_0x7fee404da570, L_0x560444eeda60, C4<>;
S_0x560444ec9790 .scope module, "Add_PC" "Adder" 3 164, 6 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x560444ec99e0_0 .net "data1_in", 31 0, v0x560444ed6b90_0;  alias, 1 drivers
L_0x7fee404da0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560444ec9ac0_0 .net "data2_in", 31 0, L_0x7fee404da0f0;  1 drivers
v0x560444ec9ba0_0 .net "data_o", 31 0, L_0x560444edb6d0;  1 drivers
L_0x560444edb6d0 .arith/sum 32, v0x560444ed6b90_0, L_0x7fee404da0f0;
S_0x560444ec9d10 .scope module, "Add_address" "Adder" 3 157, 6 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x560444ec9f30_0 .net "data1_in", 31 0, v0x560444ed0570_0;  1 drivers
v0x560444eca030_0 .net "data2_in", 31 0, v0x560444ed88e0_0;  1 drivers
v0x560444eca110_0 .net "data_o", 31 0, L_0x560444edb540;  1 drivers
L_0x560444edb540 .arith/sum 32, v0x560444ed0570_0, v0x560444ed88e0_0;
S_0x560444eca280 .scope module, "Control" "Control" 3 213, 7 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 10 "ctrl_signal_o"
    .port_info 2 /OUTPUT 1 "branch_o"
    .port_info 3 /OUTPUT 1 "jump_o"
v0x560444eca570_0 .net "Op_i", 5 0, L_0x560444eec740;  1 drivers
v0x560444eca670_0 .var "branch_o", 0 0;
v0x560444eca730_0 .var "ctrl_signal_o", 9 0;
v0x560444eca820_0 .var "jump_o", 0 0;
E_0x560444eca510 .event edge, v0x560444eca570_0;
S_0x560444eca990 .scope module, "DataMemory" "DataMemory" 3 138, 8 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "Writedata_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "Readdata_o"
v0x560444ecad20_0 .net "MemRead_i", 0 0, L_0x560444edb070;  1 drivers
v0x560444ecae00_0 .net "MemWrite_i", 0 0, L_0x560444edb110;  1 drivers
v0x560444ecaec0_0 .var "Readdata_o", 31 0;
v0x560444ecaf80_0 .net "Writedata_i", 31 0, v0x560444ecbe90_0;  1 drivers
v0x560444ecb060_0 .net "addr_i", 31 0, v0x560444ecbc50_0;  1 drivers
v0x560444ecb190_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ecb250 .array "memory", 31 0, 7 0;
E_0x560444ecac40 .event edge, v0x560444ecad20_0;
E_0x560444ecacc0 .event posedge, v0x560444ecb190_0;
S_0x560444ecb410 .scope module, "EXMEM" "EXMEM" 3 51, 9 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 2 "M_i"
    .port_info 4 /INPUT 32 "addr_i"
    .port_info 5 /INPUT 32 "data_i"
    .port_info 6 /INPUT 5 "rd_i"
    .port_info 7 /OUTPUT 2 "WB_o"
    .port_info 8 /OUTPUT 2 "M_o"
    .port_info 9 /OUTPUT 32 "addr_o"
    .port_info 10 /OUTPUT 32 "data_o"
    .port_info 11 /OUTPUT 5 "rd_o"
v0x560444ecb7c0_0 .net "M_i", 1 0, v0x560444eceb90_0;  1 drivers
v0x560444ecb8c0_0 .var "M_o", 1 0;
v0x560444ecb9a0_0 .net "WB_i", 1 0, v0x560444eced90_0;  1 drivers
v0x560444ecba60_0 .var "WB_o", 1 0;
v0x560444ecbb40_0 .net "addr_i", 31 0, L_0x560444eee420;  alias, 1 drivers
v0x560444ecbc50_0 .var "addr_o", 31 0;
v0x560444ecbd20_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ecbdf0_0 .net "data_i", 31 0, v0x560444ed63e0_0;  alias, 1 drivers
v0x560444ecbe90_0 .var "data_o", 31 0;
v0x560444ecc010_0 .net "rd_i", 4 0, L_0x560444eebc60;  1 drivers
v0x560444ecc0d0_0 .var "rd_o", 4 0;
v0x560444ecc1b0_0 .net "rst_i", 0 0, v0x560444ed9960_0;  alias, 1 drivers
E_0x560444ecab60/0 .event negedge, v0x560444ecc1b0_0;
E_0x560444ecab60/1 .event posedge, v0x560444ecb190_0;
E_0x560444ecab60 .event/or E_0x560444ecab60/0, E_0x560444ecab60/1;
L_0x560444eda140 .part v0x560444ecba60_0, 1, 1;
L_0x560444edb070 .part v0x560444ecb8c0_0, 1, 1;
L_0x560444edb110 .part v0x560444ecb8c0_0, 0, 1;
S_0x560444ecc460 .scope module, "Flush" "Flush" 3 220, 10 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Jump_i"
    .port_info 1 /INPUT 1 "Branch_i"
    .port_info 2 /INPUT 1 "Zero_i"
    .port_info 3 /OUTPUT 1 "flush_o"
L_0x560444eec7e0 .functor AND 1, L_0x560444eee8c0, v0x560444eca670_0, C4<1>, C4<1>;
L_0x560444eec970 .functor OR 1, L_0x560444eec7e0, v0x560444eca820_0, C4<0>, C4<0>;
v0x560444ecc610_0 .net "Branch_i", 0 0, v0x560444eca670_0;  alias, 1 drivers
v0x560444ecc700_0 .net "Jump_i", 0 0, v0x560444eca820_0;  alias, 1 drivers
v0x560444ecc7d0_0 .net "Zero_i", 0 0, L_0x560444eee8c0;  alias, 1 drivers
v0x560444ecc8d0_0 .net *"_s0", 0 0, L_0x560444eec7e0;  1 drivers
v0x560444ecc970_0 .net "flush_o", 0 0, L_0x560444eec970;  1 drivers
S_0x560444eccac0 .scope module, "ForwardUnit" "ForwardUnit" 3 79, 11 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS_i"
    .port_info 1 /INPUT 5 "IDEX_RT_i"
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i"
    .port_info 3 /INPUT 5 "EXMEM_RD_i"
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i"
    .port_info 5 /INPUT 5 "MEMWB_RD_i"
    .port_info 6 /OUTPUT 2 "Forward1_o"
    .port_info 7 /OUTPUT 2 "Forward2_o"
v0x560444ecce90_0 .net "EXMEM_RD_i", 4 0, v0x560444ecc0d0_0;  1 drivers
v0x560444eccf70_0 .net "EXMEM_RegWrite_i", 0 0, L_0x560444eda140;  1 drivers
v0x560444ecd010_0 .var "Forward1_o", 1 0;
v0x560444ecd100_0 .var "Forward2_o", 1 0;
v0x560444ecd1e0_0 .net "IDEX_RS_i", 4 0, v0x560444ecf5d0_0;  1 drivers
v0x560444ecd310_0 .net "IDEX_RT_i", 4 0, v0x560444ecf910_0;  1 drivers
v0x560444ecd3f0_0 .net "MEMWB_RD_i", 4 0, v0x560444ed1ad0_0;  1 drivers
v0x560444ecd4d0_0 .net "MEMWB_RegWrite_i", 0 0, L_0x560444eda210;  1 drivers
E_0x560444eccdf0/0 .event edge, v0x560444ecd3f0_0, v0x560444ecc0d0_0, v0x560444ecd310_0, v0x560444ecd1e0_0;
E_0x560444eccdf0/1 .event edge, v0x560444ecd4d0_0, v0x560444eccf70_0;
E_0x560444eccdf0 .event/or E_0x560444eccdf0/0, E_0x560444eccdf0/1;
S_0x560444ecd6e0 .scope module, "HazardDetection" "HazardDetection" 3 106, 12 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /INPUT 5 "rt_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /OUTPUT 1 "hazard_o"
    .port_info 4 /OUTPUT 1 "IFIDhazard_o"
    .port_info 5 /OUTPUT 1 "MUX_Control_hazard_o"
L_0x560444eda6d0 .functor OR 1, L_0x560444eda3b0, L_0x560444eda600, C4<0>, C4<0>;
L_0x560444eda950 .functor BUFZ 1, L_0x560444eda810, C4<0>, C4<0>, C4<0>;
L_0x560444edaa10 .functor BUFZ 1, L_0x560444eda810, C4<0>, C4<0>, C4<0>;
v0x560444ecd940_0 .net "IFIDhazard_o", 0 0, L_0x560444eda950;  1 drivers
v0x560444ecda20_0 .net "MUX_Control_hazard_o", 0 0, L_0x560444edaa10;  1 drivers
v0x560444ecdae0_0 .net "MemRead_i", 0 0, L_0x560444edab60;  1 drivers
v0x560444ecdb80_0 .net *"_s1", 4 0, L_0x560444eda2e0;  1 drivers
L_0x7fee404da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560444ecdc60_0 .net/2u *"_s10", 0 0, L_0x7fee404da018;  1 drivers
v0x560444ecdd90_0 .net *"_s2", 0 0, L_0x560444eda3b0;  1 drivers
v0x560444ecde50_0 .net *"_s5", 4 0, L_0x560444eda560;  1 drivers
v0x560444ecdf30_0 .net *"_s6", 0 0, L_0x560444eda600;  1 drivers
v0x560444ecdff0_0 .net *"_s8", 0 0, L_0x560444eda6d0;  1 drivers
v0x560444ece160_0 .net "hazard_o", 0 0, L_0x560444eda810;  1 drivers
v0x560444ece220_0 .net "inst_i", 31 0, v0x560444ed03b0_0;  alias, 1 drivers
v0x560444ece300_0 .net "rt_i", 4 0, v0x560444ecf910_0;  alias, 1 drivers
L_0x560444eda2e0 .part v0x560444ed03b0_0, 21, 5;
L_0x560444eda3b0 .cmp/eq 5, L_0x560444eda2e0, v0x560444ecf910_0;
L_0x560444eda560 .part v0x560444ed03b0_0, 16, 5;
L_0x560444eda600 .cmp/eq 5, L_0x560444eda560, v0x560444ecf910_0;
L_0x560444eda810 .functor MUXZ 1, L_0x7fee404da018, L_0x560444edab60, L_0x560444eda6d0, C4<>;
S_0x560444ece4a0 .scope module, "IDEX" "IDEX" 3 28, 13 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 2 "M_i"
    .port_info 4 /INPUT 4 "EX_i"
    .port_info 5 /INPUT 32 "data1_i"
    .port_info 6 /INPUT 32 "data2_i"
    .port_info 7 /INPUT 32 "signextend_i"
    .port_info 8 /INPUT 5 "rs_i"
    .port_info 9 /INPUT 5 "rt_i"
    .port_info 10 /INPUT 5 "rd_i"
    .port_info 11 /OUTPUT 2 "WB_o"
    .port_info 12 /OUTPUT 2 "M_o"
    .port_info 13 /OUTPUT 4 "EX_o"
    .port_info 14 /OUTPUT 32 "data1_o"
    .port_info 15 /OUTPUT 32 "data2_o"
    .port_info 16 /OUTPUT 32 "signextend_o"
    .port_info 17 /OUTPUT 5 "rs_o"
    .port_info 18 /OUTPUT 5 "rt_o"
    .port_info 19 /OUTPUT 5 "rd_o"
v0x560444ece8c0_0 .net "EX_i", 3 0, v0x560444ed3c20_0;  1 drivers
v0x560444ece9c0_0 .var "EX_o", 3 0;
v0x560444eceaa0_0 .net "M_i", 1 0, v0x560444ed3cf0_0;  1 drivers
v0x560444eceb90_0 .var "M_o", 1 0;
v0x560444ecec80_0 .net "WB_i", 1 0, v0x560444ed4240_0;  1 drivers
v0x560444eced90_0 .var "WB_o", 1 0;
v0x560444ecee50_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ecef40_0 .net "data1_i", 31 0, L_0x560444eec0c0;  1 drivers
v0x560444ecf000_0 .var "data1_o", 31 0;
v0x560444ecf170_0 .net "data2_i", 31 0, L_0x560444eec3b0;  1 drivers
v0x560444ecf250_0 .var "data2_o", 31 0;
v0x560444ecf330_0 .net "rd_i", 4 0, L_0x560444eda070;  1 drivers
v0x560444ecf410_0 .var "rd_o", 4 0;
v0x560444ecf4f0_0 .net "rs_i", 4 0, L_0x560444ed9ea0;  1 drivers
v0x560444ecf5d0_0 .var "rs_o", 4 0;
v0x560444ecf690_0 .net "rst_i", 0 0, v0x560444ed9960_0;  alias, 1 drivers
v0x560444ecf760_0 .net "rt_i", 4 0, L_0x560444ed9f40;  1 drivers
v0x560444ecf910_0 .var "rt_o", 4 0;
v0x560444ecf9b0_0 .net "signextend_i", 31 0, L_0x560444eecc40;  1 drivers
v0x560444ecfa50_0 .var "signextend_o", 31 0;
L_0x560444edab60 .part v0x560444eceb90_0, 1, 1;
L_0x560444eebdf0 .part v0x560444ece9c0_0, 0, 1;
L_0x560444eed3b0 .part v0x560444ece9c0_0, 3, 1;
L_0x560444ef0c70 .part v0x560444ecfa50_0, 0, 6;
L_0x560444ef0d10 .part v0x560444ece9c0_0, 1, 2;
S_0x560444ecfe40 .scope module, "IFID" "IFID" 3 17, 14 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "hazard_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /INPUT 32 "inst_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 32 "pc_o"
v0x560444ed0090_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ed0150_0 .net "flush_i", 0 0, L_0x560444eec970;  alias, 1 drivers
v0x560444ed0210_0 .net "hazard_i", 0 0, L_0x560444eda950;  alias, 1 drivers
v0x560444ed0310_0 .net "inst_i", 31 0, L_0x560444eeba90;  1 drivers
v0x560444ed03b0_0 .var "inst_o", 31 0;
v0x560444ed04a0_0 .net "pc_i", 31 0, L_0x560444edb6d0;  alias, 1 drivers
v0x560444ed0570_0 .var "pc_o", 31 0;
v0x560444ed0640_0 .net "rst_i", 0 0, v0x560444ed9960_0;  alias, 1 drivers
S_0x560444ed0840 .scope module, "Instruction_Memory" "Instruction_Memory" 3 182, 15 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x560444eeba90 .functor BUFZ 32, L_0x560444eeb810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560444ed0a30_0 .net *"_s0", 31 0, L_0x560444eeb810;  1 drivers
v0x560444ed0b30_0 .net *"_s2", 31 0, L_0x560444eeb950;  1 drivers
v0x560444ed0c10_0 .net *"_s4", 29 0, L_0x560444eeb8b0;  1 drivers
L_0x7fee404da138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560444ed0cd0_0 .net *"_s6", 1 0, L_0x7fee404da138;  1 drivers
v0x560444ed0db0_0 .net "addr_i", 31 0, v0x560444ed6b90_0;  alias, 1 drivers
v0x560444ed0ec0_0 .net "instr_o", 31 0, L_0x560444eeba90;  alias, 1 drivers
v0x560444ed0f90 .array "memory", 255 0, 31 0;
L_0x560444eeb810 .array/port v0x560444ed0f90, L_0x560444eeb950;
L_0x560444eeb8b0 .part v0x560444ed6b90_0, 2, 30;
L_0x560444eeb950 .concat [ 30 2 0 0], L_0x560444eeb8b0, L_0x7fee404da138;
S_0x560444ed1090 .scope module, "MEMWB" "MEMWB" 3 66, 16 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 32 "addr_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /INPUT 5 "rd_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "addr_o"
    .port_info 8 /OUTPUT 32 "data_o"
    .port_info 9 /OUTPUT 5 "rd_o"
v0x560444ed1360_0 .net "WB_i", 1 0, v0x560444ecba60_0;  1 drivers
v0x560444ed1450_0 .var "WB_o", 1 0;
v0x560444ed1510_0 .net "addr_i", 31 0, v0x560444ecbc50_0;  alias, 1 drivers
v0x560444ed1630_0 .var "addr_o", 31 0;
v0x560444ed1710_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ed1890_0 .net "data_i", 31 0, v0x560444ecaec0_0;  1 drivers
v0x560444ed1950_0 .var "data_o", 31 0;
v0x560444ed1a10_0 .net "rd_i", 4 0, v0x560444ecc0d0_0;  alias, 1 drivers
v0x560444ed1ad0_0 .var "rd_o", 4 0;
v0x560444ed1c20_0 .net "rst_i", 0 0, v0x560444ed9960_0;  alias, 1 drivers
L_0x560444eda210 .part v0x560444ed1450_0, 1, 1;
L_0x560444edaf30 .part v0x560444ed1450_0, 0, 1;
L_0x560444eec6a0 .part v0x560444ed1450_0, 1, 1;
S_0x560444ed1e40 .scope module, "MUX32" "MUX32" 3 232, 17 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fee404da258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560444eed0d0 .functor XNOR 1, L_0x560444eed3b0, L_0x7fee404da258, C4<0>, C4<0>;
v0x560444ed2030_0 .net/2u *"_s0", 0 0, L_0x7fee404da258;  1 drivers
v0x560444ed2130_0 .net *"_s2", 0 0, L_0x560444eed0d0;  1 drivers
v0x560444ed21f0_0 .net "data1_i", 31 0, v0x560444ed63e0_0;  alias, 1 drivers
v0x560444ed22f0_0 .net "data2_i", 31 0, v0x560444ecfa50_0;  1 drivers
v0x560444ed23c0_0 .net "data_o", 31 0, L_0x560444eed190;  alias, 1 drivers
v0x560444ed24b0_0 .net "select_i", 0 0, L_0x560444eed3b0;  1 drivers
L_0x560444eed190 .functor MUXZ 32, v0x560444ecfa50_0, v0x560444ed63e0_0, L_0x560444eed0d0, C4<>;
S_0x560444ed2600 .scope module, "MUX5" "MUX5" 3 187, 18 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x7fee404da180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560444eebba0 .functor XNOR 1, L_0x560444eebdf0, L_0x7fee404da180, C4<0>, C4<0>;
v0x560444ed2840_0 .net/2u *"_s0", 0 0, L_0x7fee404da180;  1 drivers
v0x560444ed2940_0 .net *"_s2", 0 0, L_0x560444eebba0;  1 drivers
v0x560444ed2a00_0 .net "data1_i", 4 0, v0x560444ecf910_0;  alias, 1 drivers
v0x560444ed2ad0_0 .net "data2_i", 4 0, v0x560444ecf410_0;  1 drivers
v0x560444ed2bc0_0 .net "data_o", 4 0, L_0x560444eebc60;  alias, 1 drivers
v0x560444ed2cb0_0 .net "select_i", 0 0, L_0x560444eebdf0;  1 drivers
L_0x560444eebc60 .functor MUXZ 5, v0x560444ecf410_0, v0x560444ecf910_0, L_0x560444eebba0, C4<>;
S_0x560444ed2e00 .scope module, "MUX_Add" "MUX_Add" 3 115, 19 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /INPUT 1 "Zero_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x560444ed3170_0 .net "Zero_i", 0 0, L_0x560444eee8c0;  alias, 1 drivers
v0x560444ed3280_0 .net "data1_i", 31 0, L_0x560444edb6d0;  alias, 1 drivers
v0x560444ed3390_0 .net "data2_i", 31 0, L_0x560444edb540;  alias, 1 drivers
v0x560444ed3430_0 .var "data_o", 31 0;
v0x560444ed34f0_0 .var "select", 0 0;
v0x560444ed3600_0 .net "select_i", 0 0, v0x560444eca670_0;  alias, 1 drivers
E_0x560444ed30e0 .event edge, v0x560444ec50b0_0, v0x560444eca670_0, v0x560444eca110_0, v0x560444ec9ba0_0;
S_0x560444ed3790 .scope module, "MUX_Control" "MUX_Control" 3 205, 20 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hazard_i"
    .port_info 1 /INPUT 10 "ctrl_sig_i"
    .port_info 2 /OUTPUT 2 "WB_o"
    .port_info 3 /OUTPUT 2 "M_o"
    .port_info 4 /OUTPUT 4 "EX_o"
v0x560444ed3a60_0 .var "ALUOp", 1 0;
v0x560444ed3b60_0 .var "ALUSrc", 0 0;
v0x560444ed3c20_0 .var "EX_o", 3 0;
v0x560444ed3cf0_0 .var "M_o", 1 0;
v0x560444ed3dc0_0 .var "MemRead", 0 0;
v0x560444ed3eb0_0 .var "MemWrite", 0 0;
v0x560444ed3f70_0 .var "MemtoReg", 0 0;
v0x560444ed4030_0 .var "RegDst", 0 0;
v0x560444ed40f0_0 .var "RegWrite", 0 0;
v0x560444ed4240_0 .var "WB_o", 1 0;
v0x560444ed4300_0 .net "ctrl_sig_i", 9 0, v0x560444eca730_0;  1 drivers
v0x560444ed43d0_0 .net "hazard_i", 0 0, L_0x560444edaa10;  alias, 1 drivers
E_0x560444ed39e0 .event edge, v0x560444eca730_0, v0x560444ecda20_0;
S_0x560444ed4530 .scope module, "MUX_Jump" "MUX_Jump" 3 123, 21 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "data1_28_i"
    .port_info 1 /INPUT 32 "data1_32_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x560444ed47b0_0 .var "data1", 31 0;
v0x560444ed48b0_0 .net "data1_28_i", 27 0, L_0x560444edb200;  1 drivers
v0x560444ed4990_0 .net "data1_32_i", 31 0, v0x560444ed3430_0;  1 drivers
v0x560444ed4a90_0 .net "data2_i", 31 0, v0x560444ed3430_0;  alias, 1 drivers
v0x560444ed4b80_0 .var "data_o", 31 0;
v0x560444ed4cb0_0 .net "select_i", 0 0, v0x560444eca820_0;  alias, 1 drivers
E_0x560444ed4730 .event edge, v0x560444eca820_0, v0x560444ed3430_0, v0x560444ed48b0_0;
S_0x560444ed4e40 .scope module, "MUX_Write" "MUX_Write" 3 131, 22 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fee404da060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560444edaca0 .functor XNOR 1, L_0x560444edaf30, L_0x7fee404da060, C4<0>, C4<0>;
v0x560444ed5080_0 .net/2u *"_s0", 0 0, L_0x7fee404da060;  1 drivers
v0x560444ed5180_0 .net *"_s2", 0 0, L_0x560444edaca0;  1 drivers
v0x560444ed5240_0 .net "data1_i", 31 0, v0x560444ed1950_0;  1 drivers
v0x560444ed52e0_0 .net "data2_i", 31 0, v0x560444ed1630_0;  1 drivers
v0x560444ed53b0_0 .net "data_o", 31 0, L_0x560444edad60;  1 drivers
v0x560444ed54c0_0 .net "select_i", 0 0, L_0x560444edaf30;  1 drivers
L_0x560444edad60 .functor MUXZ 32, v0x560444ed1630_0, v0x560444ed1950_0, L_0x560444edaca0, C4<>;
S_0x560444ed5600 .scope module, "MUXforward_1" "MUXForward" 3 90, 23 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x560444ed58e0_0 .net "EXMEM_addr_i", 31 0, v0x560444ecbc50_0;  alias, 1 drivers
v0x560444ed59c0_0 .net "MEMWB_data_i", 31 0, L_0x560444edad60;  alias, 1 drivers
v0x560444ed5ab0_0 .net "data_i", 31 0, v0x560444ecf000_0;  1 drivers
v0x560444ed5bb0_0 .var "data_o", 31 0;
v0x560444ed5c80_0 .net "select_i", 1 0, v0x560444ecd010_0;  1 drivers
E_0x560444ed5850 .event edge, v0x560444ed53b0_0, v0x560444ecb060_0, v0x560444ecf000_0, v0x560444ecd010_0;
S_0x560444ed5e00 .scope module, "MUXforward_2" "MUXForward" 3 98, 23 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x560444ed60e0_0 .net "EXMEM_addr_i", 31 0, v0x560444ecbc50_0;  alias, 1 drivers
v0x560444ed6250_0 .net "MEMWB_data_i", 31 0, L_0x560444edad60;  alias, 1 drivers
v0x560444ed6310_0 .net "data_i", 31 0, v0x560444ecf250_0;  1 drivers
v0x560444ed63e0_0 .var "data_o", 31 0;
v0x560444ed64d0_0 .net "select_i", 1 0, v0x560444ecd100_0;  1 drivers
E_0x560444ed6050 .event edge, v0x560444ed53b0_0, v0x560444ecb060_0, v0x560444ecf250_0, v0x560444ecd100_0;
S_0x560444ed6660 .scope module, "PC" "PC" 3 172, 24 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /INPUT 1 "hazard_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x560444ed6910_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ed69d0_0 .net "hazard_i", 0 0, L_0x560444eda810;  alias, 1 drivers
v0x560444ed6a90_0 .net "pc_i", 31 0, v0x560444ed4b80_0;  1 drivers
v0x560444ed6b90_0 .var "pc_o", 31 0;
v0x560444ed6c80_0 .net "rst_i", 0 0, v0x560444ed9960_0;  alias, 1 drivers
v0x560444ed6e00_0 .net "start_i", 0 0, v0x560444ed9a00_0;  alias, 1 drivers
S_0x560444ed6f80 .scope module, "Registers" "Registers" 3 194, 25 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x560444eec0c0 .functor BUFZ 32, L_0x560444eebee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560444eec3b0 .functor BUFZ 32, L_0x560444eec1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560444ed7260_0 .net "RDaddr_i", 4 0, v0x560444ed1ad0_0;  alias, 1 drivers
v0x560444ed7390_0 .net "RDdata_i", 31 0, L_0x560444edad60;  alias, 1 drivers
v0x560444ed7450_0 .net "RSaddr_i", 4 0, L_0x560444eec4c0;  1 drivers
v0x560444ed7510_0 .net "RSdata_o", 31 0, L_0x560444eec0c0;  alias, 1 drivers
v0x560444ed75d0_0 .net "RTaddr_i", 4 0, L_0x560444eec5b0;  1 drivers
v0x560444ed76e0_0 .net "RTdata_o", 31 0, L_0x560444eec3b0;  alias, 1 drivers
v0x560444ed77a0_0 .net "RegWrite_i", 0 0, L_0x560444eec6a0;  1 drivers
v0x560444ed7840_0 .net *"_s0", 31 0, L_0x560444eebee0;  1 drivers
v0x560444ed7920_0 .net *"_s10", 6 0, L_0x560444eec270;  1 drivers
L_0x7fee404da210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560444ed7a90_0 .net *"_s13", 1 0, L_0x7fee404da210;  1 drivers
v0x560444ed7b70_0 .net *"_s2", 6 0, L_0x560444eebf80;  1 drivers
L_0x7fee404da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560444ed7c50_0 .net *"_s5", 1 0, L_0x7fee404da1c8;  1 drivers
v0x560444ed7d30_0 .net *"_s8", 31 0, L_0x560444eec1d0;  1 drivers
v0x560444ed7e10_0 .net "clk_i", 0 0, v0x560444ed97b0_0;  alias, 1 drivers
v0x560444ed7eb0 .array "register", 31 0, 31 0;
E_0x560444ed6830 .event negedge, v0x560444ecb190_0;
L_0x560444eebee0 .array/port v0x560444ed7eb0, L_0x560444eebf80;
L_0x560444eebf80 .concat [ 5 2 0 0], L_0x560444eec4c0, L_0x7fee404da1c8;
L_0x560444eec1d0 .array/port v0x560444ed7eb0, L_0x560444eec270;
L_0x560444eec270 .concat [ 5 2 0 0], L_0x560444eec5b0, L_0x7fee404da210;
S_0x560444ed8070 .scope module, "ShiftLeft26" "ShiftLeft26" 3 147, 26 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
L_0x7fee404da0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560444ed8250_0 .net/2u *"_s0", 1 0, L_0x7fee404da0a8;  1 drivers
v0x560444ed8350_0 .net "data_i", 25 0, L_0x560444edb340;  1 drivers
v0x560444ed8430_0 .net "data_o", 27 0, L_0x560444edb200;  alias, 1 drivers
L_0x560444edb200 .concat [ 2 26 0 0], L_0x7fee404da0a8, L_0x560444edb340;
S_0x560444ed8540 .scope module, "ShiftLeft32" "ShiftLeft32" 3 152, 27 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x560444ed87d0_0 .net "data_i", 31 0, L_0x560444eecc40;  alias, 1 drivers
v0x560444ed88e0_0 .var "data_o", 31 0;
E_0x560444ed8750 .event edge, v0x560444ecf9b0_0;
S_0x560444ed89f0 .scope module, "Sign_Extend" "Sign_Extend" 3 227, 28 1 0, S_0x560444e7b560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x560444ed8c00_0 .net *"_s1", 0 0, L_0x560444eeca70;  1 drivers
v0x560444ed8d00_0 .net *"_s2", 15 0, L_0x560444eecb10;  1 drivers
v0x560444ed8de0_0 .net "data_i", 15 0, L_0x560444eecd30;  1 drivers
v0x560444ed8ed0_0 .net "data_o", 31 0, L_0x560444eecc40;  alias, 1 drivers
L_0x560444eeca70 .part L_0x560444eecd30, 15, 1;
LS_0x560444eecb10_0_0 .concat [ 1 1 1 1], L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70;
LS_0x560444eecb10_0_4 .concat [ 1 1 1 1], L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70;
LS_0x560444eecb10_0_8 .concat [ 1 1 1 1], L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70;
LS_0x560444eecb10_0_12 .concat [ 1 1 1 1], L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70, L_0x560444eeca70;
L_0x560444eecb10 .concat [ 4 4 4 4], LS_0x560444eecb10_0_0, LS_0x560444eecb10_0_4, LS_0x560444eecb10_0_8, LS_0x560444eecb10_0_12;
L_0x560444eecc40 .concat [ 16 16 0 0], L_0x560444eecd30, L_0x560444eecb10;
    .scope S_0x560444ecfe40;
T_0 ;
    %wait E_0x560444ecab60;
    %load/vec4 v0x560444ed0640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed0570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed03b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560444ed0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ed0570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ed03b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x560444ed0210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x560444ed04a0_0;
    %assign/vec4 v0x560444ed0570_0, 0;
    %load/vec4 v0x560444ed0310_0;
    %assign/vec4 v0x560444ed03b0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560444ece4a0;
T_1 ;
    %wait E_0x560444ecab60;
    %load/vec4 v0x560444ecf690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444eced90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444eceb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560444ece9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ecf000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ecf250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ecfa50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560444ecf5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560444ecf910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560444ecf410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560444ecec80_0;
    %assign/vec4 v0x560444eced90_0, 0;
    %load/vec4 v0x560444eceaa0_0;
    %assign/vec4 v0x560444eceb90_0, 0;
    %load/vec4 v0x560444ece8c0_0;
    %assign/vec4 v0x560444ece9c0_0, 0;
    %load/vec4 v0x560444ecef40_0;
    %assign/vec4 v0x560444ecf000_0, 0;
    %load/vec4 v0x560444ecf170_0;
    %assign/vec4 v0x560444ecf250_0, 0;
    %load/vec4 v0x560444ecf9b0_0;
    %assign/vec4 v0x560444ecfa50_0, 0;
    %load/vec4 v0x560444ecf4f0_0;
    %assign/vec4 v0x560444ecf5d0_0, 0;
    %load/vec4 v0x560444ecf760_0;
    %assign/vec4 v0x560444ecf910_0, 0;
    %load/vec4 v0x560444ecf330_0;
    %assign/vec4 v0x560444ecf410_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560444ecb410;
T_2 ;
    %wait E_0x560444ecab60;
    %load/vec4 v0x560444ecc1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444ecba60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444ecb8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ecbc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ecbe90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560444ecc0d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560444ecb9a0_0;
    %assign/vec4 v0x560444ecba60_0, 0;
    %load/vec4 v0x560444ecb7c0_0;
    %assign/vec4 v0x560444ecb8c0_0, 0;
    %load/vec4 v0x560444ecbb40_0;
    %assign/vec4 v0x560444ecbc50_0, 0;
    %load/vec4 v0x560444ecbdf0_0;
    %assign/vec4 v0x560444ecbe90_0, 0;
    %load/vec4 v0x560444ecc010_0;
    %assign/vec4 v0x560444ecc0d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560444ed1090;
T_3 ;
    %wait E_0x560444ecacc0;
    %load/vec4 v0x560444ed1c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444ed1450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ed1630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ed1950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560444ed1ad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560444ed1360_0;
    %assign/vec4 v0x560444ed1450_0, 0;
    %load/vec4 v0x560444ed1510_0;
    %assign/vec4 v0x560444ed1630_0, 0;
    %load/vec4 v0x560444ed1890_0;
    %assign/vec4 v0x560444ed1950_0, 0;
    %load/vec4 v0x560444ed1a10_0;
    %assign/vec4 v0x560444ed1ad0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560444eccac0;
T_4 ;
    %wait E_0x560444eccdf0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560444ecd010_0, 0, 2;
    %load/vec4 v0x560444eccf70_0;
    %load/vec4 v0x560444ecce90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x560444ecce90_0;
    %load/vec4 v0x560444ecd1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560444ecd010_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560444ecd4d0_0;
    %load/vec4 v0x560444ecd3f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x560444ecd3f0_0;
    %load/vec4 v0x560444ecd1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560444ecd010_0, 0, 2;
T_4.2 ;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560444ecd100_0, 0, 2;
    %load/vec4 v0x560444eccf70_0;
    %load/vec4 v0x560444ecce90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x560444ecce90_0;
    %load/vec4 v0x560444ecd310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560444ecd100_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x560444ecd4d0_0;
    %load/vec4 v0x560444ecd3f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x560444ecd3f0_0;
    %load/vec4 v0x560444ecd310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560444ecd100_0, 0, 2;
T_4.6 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560444ed5600;
T_5 ;
    %wait E_0x560444ed5850;
    %load/vec4 v0x560444ed5c80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x560444ed58e0_0;
    %cassign/vec4 v0x560444ed5bb0_0;
    %cassign/link v0x560444ed5bb0_0, v0x560444ed58e0_0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x560444ed59c0_0;
    %cassign/vec4 v0x560444ed5bb0_0;
    %cassign/link v0x560444ed5bb0_0, v0x560444ed59c0_0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x560444ed5ab0_0;
    %cassign/vec4 v0x560444ed5bb0_0;
    %cassign/link v0x560444ed5bb0_0, v0x560444ed5ab0_0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560444ed5e00;
T_6 ;
    %wait E_0x560444ed6050;
    %load/vec4 v0x560444ed64d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x560444ed60e0_0;
    %cassign/vec4 v0x560444ed63e0_0;
    %cassign/link v0x560444ed63e0_0, v0x560444ed60e0_0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x560444ed6250_0;
    %cassign/vec4 v0x560444ed63e0_0;
    %cassign/link v0x560444ed63e0_0, v0x560444ed6250_0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x560444ed6310_0;
    %cassign/vec4 v0x560444ed63e0_0;
    %cassign/link v0x560444ed63e0_0, v0x560444ed6310_0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560444ed2e00;
T_7 ;
    %wait E_0x560444ed30e0;
    %load/vec4 v0x560444ed3600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560444ed3170_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x560444ed34f0_0, 0, 1;
    %load/vec4 v0x560444ed34f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x560444ed3390_0;
    %store/vec4 v0x560444ed3430_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x560444ed3280_0;
    %store/vec4 v0x560444ed3430_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560444ed4530;
T_8 ;
    %wait E_0x560444ed4730;
    %load/vec4 v0x560444ed4990_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %load/vec4 v0x560444ed48b0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x560444ed47b0_0, 0, 32;
    %load/vec4 v0x560444ed4cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x560444ed47b0_0;
    %store/vec4 v0x560444ed4b80_0, 0, 32;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x560444ed4a90_0;
    %store/vec4 v0x560444ed4b80_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560444eca990;
T_9 ;
    %wait E_0x560444ecacc0;
    %load/vec4 v0x560444ecae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x560444ecaf80_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x560444ecb060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560444ecb250, 0, 4;
    %load/vec4 v0x560444ecaf80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x560444ecb060_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560444ecb250, 0, 4;
    %load/vec4 v0x560444ecaf80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x560444ecb060_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560444ecb250, 0, 4;
    %load/vec4 v0x560444ecaf80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x560444ecb060_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560444ecb250, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560444eca990;
T_10 ;
    %wait E_0x560444ecac40;
    %load/vec4 v0x560444ecad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x560444ecb060_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560444ecb250, 4;
    %load/vec4 v0x560444ecb060_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560444ecb060_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x560444ecb060_0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560444ecaec0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560444ed8540;
T_11 ;
    %wait E_0x560444ed8750;
    %load/vec4 v0x560444ed88e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560444ed88e0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560444ed6660;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed6b90_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x560444ed6660;
T_13 ;
    %wait E_0x560444ecab60;
    %load/vec4 v0x560444ed6c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560444ed6b90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560444ed6e00_0;
    %load/vec4 v0x560444ed69d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x560444ed6a90_0;
    %assign/vec4 v0x560444ed6b90_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560444ed6f80;
T_14 ;
    %wait E_0x560444ed6830;
    %load/vec4 v0x560444ed77a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x560444ed7390_0;
    %load/vec4 v0x560444ed7260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560444ed7eb0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560444ed3790;
T_15 ;
    %wait E_0x560444ed39e0;
    %load/vec4 v0x560444ed43d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444ed4240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560444ed3cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560444ed3c20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x560444ed3a60_0, 0, 2;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x560444ed4030_0, 0, 1;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x560444ed3b60_0, 0, 1;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x560444ed3f70_0, 0, 1;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x560444ed40f0_0, 0, 1;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x560444ed3eb0_0, 0, 1;
    %load/vec4 v0x560444ed4300_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x560444ed3dc0_0, 0, 1;
    %load/vec4 v0x560444ed40f0_0;
    %load/vec4 v0x560444ed3f70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560444ed4240_0, 0;
    %load/vec4 v0x560444ed3dc0_0;
    %load/vec4 v0x560444ed3eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560444ed3cf0_0, 0;
    %load/vec4 v0x560444ed3b60_0;
    %load/vec4 v0x560444ed3a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560444ed4030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560444ed3c20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560444eca280;
T_16 ;
    %wait E_0x560444eca510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560444eca670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560444eca820_0, 0, 1;
    %load/vec4 v0x560444eca570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 912, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %jmp T_16.8;
T_16.1 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 116, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 72, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 258, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560444eca670_0, 0, 1;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 592, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x560444eca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560444eca820_0, 0, 1;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x560444e86930;
T_17 ;
    %delay 25, 0;
    %load/vec4 v0x560444ed97b0_0;
    %inv;
    %store/vec4 v0x560444ed97b0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560444e86930;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed9aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed9dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed9b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed9c00_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x560444ed9c00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x560444ed9c00_0;
    %store/vec4a v0x560444ed0f90, 4, 0;
    %load/vec4 v0x560444ed9c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560444ed9c00_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed9c00_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x560444ed9c00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x560444ed9c00_0;
    %store/vec4a v0x560444ecb250, 4, 0;
    %load/vec4 v0x560444ed9c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560444ed9c00_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560444ed9c00_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x560444ed9c00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x560444ed9c00_0;
    %store/vec4a v0x560444ed7eb0, 4, 0;
    %load/vec4 v0x560444ed9c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560444ed9c00_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x560444ed0f90 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x560444ed9ce0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560444ecb250, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560444ed97b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560444ed9960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560444ed9a00_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560444ed9960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560444ed9a00_0, 0, 1;
    %vpi_call 2 55 "$dumpfile", "gg.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x560444e86930;
T_19 ;
    %wait E_0x560444ed6830;
    %load/vec4 v0x560444ed9aa0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_19.0 ;
    %load/vec4 v0x560444ecda20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560444eca820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560444eca670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x560444ed9dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560444ed9dc0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x560444ecc970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0x560444ed9b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560444ed9b40_0, 0, 32;
T_19.4 ;
    %vpi_call 2 69 "$fdisplay", v0x560444ed9ce0_0, "cycle = %d, Start = %d, Stall = %-1d, Flush = %-1d\012PC = %d", v0x560444ed9aa0_0, v0x560444ed9a00_0, v0x560444ed9dc0_0, v0x560444ed9b40_0, v0x560444ed6b90_0 {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x560444ed9ce0_0, "Registers" {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x560444ed9ce0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x560444ed7eb0, 0>, &A<v0x560444ed7eb0, 8>, &A<v0x560444ed7eb0, 16>, &A<v0x560444ed7eb0, 24> {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x560444ed9ce0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x560444ed7eb0, 1>, &A<v0x560444ed7eb0, 9>, &A<v0x560444ed7eb0, 17>, &A<v0x560444ed7eb0, 25> {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x560444ed9ce0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x560444ed7eb0, 2>, &A<v0x560444ed7eb0, 10>, &A<v0x560444ed7eb0, 18>, &A<v0x560444ed7eb0, 26> {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x560444ed9ce0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x560444ed7eb0, 3>, &A<v0x560444ed7eb0, 11>, &A<v0x560444ed7eb0, 19>, &A<v0x560444ed7eb0, 27> {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x560444ed9ce0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x560444ed7eb0, 4>, &A<v0x560444ed7eb0, 12>, &A<v0x560444ed7eb0, 20>, &A<v0x560444ed7eb0, 28> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x560444ed9ce0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x560444ed7eb0, 5>, &A<v0x560444ed7eb0, 13>, &A<v0x560444ed7eb0, 21>, &A<v0x560444ed7eb0, 29> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x560444ed9ce0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x560444ed7eb0, 6>, &A<v0x560444ed7eb0, 14>, &A<v0x560444ed7eb0, 22>, &A<v0x560444ed7eb0, 30> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x560444ed9ce0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x560444ed7eb0, 7>, &A<v0x560444ed7eb0, 15>, &A<v0x560444ed7eb0, 23>, &A<v0x560444ed7eb0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 83 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 84 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 85 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 86 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560444ecb250, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x560444ed9ce0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 92 "$fdisplay", v0x560444ed9ce0_0, "\012" {0 0 0};
    %load/vec4 v0x560444ed9aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560444ed9aa0_0, 0, 32;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "DataMemory.v";
    "EXMEM.v";
    "Flush.v";
    "ForwardUnit.v";
    "HazardDetection.v";
    "IDEX.v";
    "IFID.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX_Add.v";
    "MUX_Control.v";
    "MUX_Jump.v";
    "MUX_Write.v";
    "MUXForward.v";
    "PC.v";
    "Registers.v";
    "ShiftLeft26.v";
    "ShiftLeft32.v";
    "Sign_Extend.v";
