

================================================================
== Vitis HLS Report for 'gau'
================================================================
* Date:           Sun Dec 10 20:56:09 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.750 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68110|    68110| 0.170 ms | 0.170 ms |  68111|  68111|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      768|      768|         2|          1|          1|   768|    yes   |
        |- Loop 2            |        9|        9|         1|          1|          1|     9|    yes   |
        |- VITIS_LOOP_31_1   |    67328|    67328|       263|          -|          -|   256|    no    |
        | + VITIS_LOOP_32_2  |      260|      260|         6|          1|          1|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      545|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      236|     -|
|Register             |        -|      -|      463|       96|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      0|      463|      877|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |  Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |line_buf  |        1|  0|   0|    0|   256|   24|     1|         6144|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |          |        1|  0|   0|    0|   256|   24|     1|         6144|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_543_p2       |     +    |   0|  0|  16|           9|           1|
    |add_ln32_fu_576_p2       |     +    |   0|  0|  16|           9|           1|
    |add_ln44_fu_582_p2       |     +    |   0|  0|  23|          16|          16|
    |add_ln62_1_fu_768_p2     |     +    |   0|  0|  18|          11|          11|
    |add_ln62_2_fu_778_p2     |     +    |   0|  0|  20|          12|          12|
    |add_ln62_3_fu_666_p2     |     +    |   0|  0|  17|          10|          10|
    |add_ln62_4_fu_672_p2     |     +    |   0|  0|  16|           9|           9|
    |add_ln62_5_fu_682_p2     |     +    |   0|  0|  17|          10|          10|
    |add_ln62_6_fu_790_p2     |     +    |   0|  0|  18|          11|          11|
    |add_ln62_7_fu_800_p2     |     +    |   0|  0|  20|          12|          12|
    |add_ln62_fu_758_p2       |     +    |   0|  0|  17|          10|          10|
    |empty_19_fu_301_p2       |     +    |   0|  0|  17|          10|           1|
    |empty_35_fu_437_p2       |     +    |   0|  0|  12|           4|           1|
    |next_mul_fu_443_p2       |     +    |   0|  0|  15|           5|           8|
    |next_urem_fu_493_p2      |     +    |   0|  0|  12|           4|           1|
    |empty_25_fu_349_p2       |     -    |   0|  0|  15|           5|           5|
    |empty_31_fu_396_p2       |    and   |   0|  0|  24|          24|           1|
    |p_demorgan_fu_390_p2     |    and   |   0|  0|  24|          24|          24|
    |empty_22_fu_335_p2       |   icmp   |   0|  0|  11|           5|           5|
    |empty_37_fu_499_p2       |   icmp   |   0|  0|   9|           4|           2|
    |exitcond4512_fu_431_p2   |   icmp   |   0|  0|   9|           4|           4|
    |exitcond4613_fu_295_p2   |   icmp   |   0|  0|  13|          10|          10|
    |icmp_ln31_fu_537_p2      |   icmp   |   0|  0|  13|           9|          10|
    |icmp_ln32_fu_570_p2      |   icmp   |   0|  0|  13|           9|          10|
    |empty_30_fu_384_p2       |   lshr   |   0|  0|  63|           2|          24|
    |empty_21_fu_329_p2       |    or    |   0|  0|   5|           5|           3|
    |empty_23_fu_341_p3       |  select  |   0|  0|   5|           1|           5|
    |empty_24_fu_359_p3       |  select  |   0|  0|   5|           1|           5|
    |empty_28_fu_371_p3       |  select  |   0|  0|   2|           1|           1|
    |idx_urem_fu_505_p3       |  select  |   0|  0|   4|           1|           4|
    |empty_29_fu_378_p2       |    shl   |   0|  0|  63|           2|          24|
    |mask_fu_406_p2           |    shl   |   0|  0|   7|           1|           3|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 545|         254|         259|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter4  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter5  |  15|          3|    1|          3|
    |empty_33_reg_240         |   9|          2|    4|          8|
    |empty_reg_229            |   9|          2|   10|         20|
    |line_buf_address0        |  15|          3|    8|         24|
    |line_buf_d0              |  15|          3|   24|         72|
    |line_buf_we0             |  15|          3|    3|          9|
    |phi_mul_reg_251          |   9|          2|    8|         16|
    |phi_urem_reg_262         |   9|          2|    4|          8|
    |window_buf_0_1_1_fu_162  |   9|          2|    8|         16|
    |window_buf_0_1_fu_158    |   9|          2|    8|         16|
    |window_buf_1_1_1_fu_170  |   9|          2|    8|         16|
    |window_buf_1_1_fu_166    |   9|          2|    8|         16|
    |window_buf_2_1_1_fu_178  |   9|          2|    8|         16|
    |window_buf_2_1_fu_174    |   9|          2|    8|         16|
    |xi_reg_284               |   9|          2|    9|         18|
    |yi_reg_273               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 236|         50|  131|        306|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln31_reg_1001                      |   9|   0|    9|          0|
    |add_ln44_reg_1026                      |  16|   0|   16|          0|
    |add_ln62_3_reg_1070                    |  10|   0|   10|          0|
    |add_ln62_5_reg_1075                    |  10|   0|   10|          0|
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                |   1|   0|    1|          0|
    |empty_20_reg_834                       |   8|   0|    8|          0|
    |empty_21_reg_849                       |   2|   0|    5|          3|
    |empty_22_reg_854                       |   1|   0|    1|          0|
    |empty_25_reg_860                       |   5|   0|    5|          0|
    |empty_33_reg_240                       |   4|   0|    4|          0|
    |empty_reg_229                          |  10|   0|   10|          0|
    |exitcond4613_reg_825                   |   1|   0|    1|          0|
    |icmp_ln32_reg_1011                     |   1|   0|    1|          0|
    |line_buf_addr_1_reg_1020               |   8|   0|    8|          0|
    |phi_mul_reg_251                        |   8|   0|    8|          0|
    |phi_urem_reg_262                       |   4|   0|    4|          0|
    |tmp_1_reg_1060                         |  16|   0|   16|          0|
    |tmp_2_reg_839                          |   2|   0|    2|          0|
    |tmp_3_reg_844                          |   2|   0|    5|          3|
    |tmp_6_reg_1006                         |   8|   0|   16|          8|
    |trunc_ln_reg_1080                      |   8|   0|    8|          0|
    |window_buf_0_1_1_fu_162                |   8|   0|    8|          0|
    |window_buf_0_1_2_reg_1065              |   8|   0|    8|          0|
    |window_buf_0_1_fu_158                  |   8|   0|    8|          0|
    |window_buf_0_2_reg_1041                |   8|   0|    8|          0|
    |window_buf_1_1_1_fu_170                |   8|   0|    8|          0|
    |window_buf_1_1_fu_166                  |   8|   0|    8|          0|
    |window_buf_1_2_reg_1047                |   8|   0|    8|          0|
    |window_buf_1_2_reg_1047_pp2_iter3_reg  |   8|   0|    8|          0|
    |window_buf_2_1_1_fu_178                |   8|   0|    8|          0|
    |window_buf_2_1_fu_174                  |   8|   0|    8|          0|
    |window_buf_2_2_reg_1053                |   8|   0|    8|          0|
    |xi_reg_284                             |   9|   0|    9|          0|
    |yi_reg_273                             |   9|   0|    9|          0|
    |zext_ln44_reg_1031                     |  16|   0|   64|         48|
    |icmp_ln32_reg_1011                     |  64|  32|    1|          0|
    |line_buf_addr_1_reg_1020               |  64|  32|    8|          0|
    |zext_ln44_reg_1031                     |  64|  32|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 463|  96|  406|        110|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      gau     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      gau     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      gau     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      gau     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      gau     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      gau     | return value |
|data_address0   | out |   16|  ap_memory |     data     |     array    |
|data_ce0        | out |    1|  ap_memory |     data     |     array    |
|data_q0         |  in |    8|  ap_memory |     data     |     array    |
|out_r_address0  | out |   16|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |    8|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

