1     TP_POWER_ON      SFCS_CHECK_ROUTE                               20231023_10:07:16 20231023_10:07:17    1  [[32m Pass [0;39m]
2     TP_POWER_ON      SFCS_PASS                                      20231023_10:07:19 20231023_10:07:20    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_10:16:33 20231023_10:16:33    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_10:16:35 20231023_10:17:36    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_10:17:37 20231023_11:03:56    1  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_11:04:03 20231023_11:04:03    2  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_11:04:05 20231023_11:05:06    2  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_11:05:08 20231023_11:07:04    2  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_11:57:33 20231023_11:57:34    3  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_11:57:36 20231023_11:58:36    3  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_11:58:38 20231023_13:02:35    3  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_13:17:22 20231023_13:17:23    4  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_13:17:25 20231023_13:18:25    4  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_13:20:19 20231023_13:52:45    4  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_15:14:55 20231023_15:14:56    5  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_15:14:57 20231023_15:15:58    5  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_15:16:00 20231023_15:24:36    5  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231023_15:24:38 20231023_15:26:16    1  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_15:26:38 20231023_15:26:39    6  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_15:26:40 20231023_15:27:41    6  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_15:27:43 20231023_15:37:17    6  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_15:38:46 20231023_15:38:47    7  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_15:38:48 20231023_15:39:49    7  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_15:39:51 20231023_15:43:13    7  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231023_15:43:15 20231023_15:44:25    2  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_15:44:31 20231023_15:44:32    8  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_15:44:34 20231023_15:45:34    8  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_15:45:36 20231023_15:53:21    8  [[33m Term [0;39m]
1     Teton_BS         SFCS_CHECK_ROUTE                               20231023_21:35:34 20231023_21:35:35    1  [[32m Pass [0;39m]
2     Teton_BS         AB_BOOTSTRAP                                   20231023_21:35:36 20231023_21:47:21    1  [[32m Pass [0;39m]
3     Teton_BS         IDLE                                           20231023_21:47:23 20231023_21:55:24    1  [[32m Pass [0;39m]
4     Teton_BS         AB_K2V4_VER                                    20231023_21:55:26 20231023_22:29:21    1  [[32m Pass [0;39m]
5     Teton_BS         SFCS_PASS                                      20231023_22:29:22 20231023_22:29:23    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_22:53:17 20231023_22:53:18    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_22:53:19 20231023_22:54:20    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_22:54:22 20231023_23:20:37    1  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231023_23:23:17 20231023_23:23:18    2  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231023_23:23:20 20231023_23:24:21    2  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231023_23:24:22 20231023_23:55:43    2  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231023_23:55:45 20231024_00:03:45    1  [[32m Pass [0;39m]
5     TP_BS            AB_K2V4_VER                                    20231024_00:03:47 20231024_00:05:45    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231024_01:28:53 20231024_01:28:54    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231024_01:28:56 20231024_01:29:56    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231024_01:29:58 20231024_01:46:22    1  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231024_01:46:24 20231024_01:54:25    1  [[32m Pass [0;39m]
5     TP_BS            AB_K2V4_VER                                    20231024_01:54:27 20231024_01:59:23    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231024_09:35:39 20231024_09:35:40    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231024_09:35:42 20231024_09:36:42    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231024_09:36:44 20231024_09:44:05    1  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231024_09:44:12 20231024_09:44:13    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231024_09:44:15 20231024_09:45:16    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231024_09:45:17 20231024_09:47:24    1  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231024_09:47:30 20231024_09:47:31    2  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231024_09:47:33 20231024_09:48:33    2  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231024_09:48:35 20231024_09:55:54    2  [[33m Term [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231024_16:17:15 20231024_16:17:16    3  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231024_16:17:18 20231024_16:18:18    3  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231024_16:18:20 20231024_16:24:33    3  [[33m Term [0;39m]
1     TP_POWER_ON      SFCS_CHECK_ROUTE                               20231025_22:08:05 20231025_22:08:05    1  [[32m Pass [0;39m]
2     TP_POWER_ON      SFCS_PASS                                      20231025_22:08:07 20231025_22:08:08    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231025_22:09:07 20231025_22:09:08    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231025_22:09:10 20231025_22:10:10    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231025_22:10:12 20231025_22:41:43    1  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231025_22:41:45 20231025_22:49:45    1  [[32m Pass [0;39m]
5     TP_BS            AB_K2V4_VER                                    20231025_22:49:47 20231025_22:50:52    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231025_22:56:39 20231025_22:56:40    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231025_22:56:42 20231025_22:57:42    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231025_22:57:44 20231025_23:29:02    1  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231025_23:29:04 20231025_23:37:04    1  [[32m Pass [0;39m]
5     TP_BS            AB_K2V4_VER                                    20231025_23:37:06 20231025_23:38:12    1  [[32m Pass [0;39m]
1     TP_BS            SFCS_CHECK_ROUTE                               20231026_08:15:58 20231026_08:15:59    1  [[32m Pass [0;39m]
2     TP_BS            IDLE                                           20231026_08:16:00 20231026_08:17:01    1  [[32m Pass [0;39m]
3     TP_BS            AB_BOOTSTRAP                                   20231026_08:17:03 20231026_08:38:19    1  [[32m Pass [0;39m]
4     TP_BS            IDLE                                           20231026_08:38:21 20231026_08:46:22    1  [[32m Pass [0;39m]
5     TP_BS            AB_K2V4_VER                                    20231026_08:46:23 20231026_08:47:29    1  [[32m Pass [0;39m]
1     BS_fw            TT_CPLD_UPDATE                                 20231026_09:05:13 20231026_09:13:35    1  [[32m Pass [0;39m]
2     BS_fw            TT_CPLD_UPDATE                                 20231026_09:21:12 20231026_09:21:14    1  [[32m Pass [0;39m]
3     BS_fw            TT_BMC_UPDATE                                  20231026_09:21:15 20231026_09:31:34    1  [[32m Pass [0;39m]
4     BS_fw            TT_BIOS_UPDATE                                 20231026_09:38:20 20231026_09:40:49    1  [[32m Pass [0;39m]
5     BS_fw            BIOS_CHECK                                     20231026_09:53:42 20231026_09:53:43    1  [[32m Pass [0;39m]
6     BS_fw            TT_BMC_CHECK                                   20231026_09:53:44 20231026_09:53:47    1  [[32m Pass [0;39m]
7     BS_fw            SFCS_UPLOAD_TIME                               20231026_09:53:48 20231026_09:53:50    1  [[33m Term [0;39m]
1     BS_fw            TT_CPLD_UPDATE                                 20231026_09:59:13 20231026_09:59:14    2  [[32m Pass [0;39m]
2     BS_fw            TT_CPLD_UPDATE                                 20231026_09:59:16 20231026_09:59:17    2  [[32m Pass [0;39m]
3     BS_fw            TT_BMC_UPDATE                                  20231026_09:59:19 20231026_09:59:20    2  [[32m Pass [0;39m]
4     BS_fw            TT_BIOS_UPDATE                                 20231026_09:59:21 20231026_09:59:22    2  [[32m Pass [0;39m]
5     BS_fw            BIOS_CHECK                                     20231026_09:59:23 20231026_09:59:25    2  [[32m Pass [0;39m]
6     BS_fw            TT_BMC_CHECK                                   20231026_09:59:26 20231026_09:59:28    2  [[32m Pass [0;39m]
7     BS_fw            SFCS_UPLOAD_TIME                               20231026_09:59:30 20231026_09:59:31    2  [[32m Pass [0;39m]
8     BS_fw            SFCS_PASS                                      20231026_09:59:33 20231026_09:59:33    1  [[32m Pass [0;39m]
9     BS_fw            POWER_OFF                                      20231026_09:59:35 20231026_09:59:35    1  [[32m Pass [0;39m]
1     HN_RETIMER       TT_FRU_WRITE                                   20231026_10:18:38 20231026_10:22:02    1  [[32m Pass [0;39m]
2     HN_RETIMER       TT_FRU_WRITE                                   20231026_10:22:04 20231026_10:25:17    1  [[32m Pass [0;39m]
3     HN_RETIMER       TT_FRU_WRITE                                   20231026_10:25:18 20231026_10:28:35    1  [[32m Pass [0;39m]
4     HN_RETIMER       TT_FRU_CHECK                                   20231026_10:28:37 20231026_10:33:44    1  [[32m Pass [0;39m]
1     TN_START         INIT_CLEAR                                     20231026_10:37:36 20231026_10:37:58    1  [[32m Pass [0;39m]
2     TN_START         BFT_RTC_TEST                                   20231026_10:38:00 20231026_10:38:09    1  [[32m Pass [0;39m]
3     TN_START         DB_LOG_IP                                      20231026_10:38:10 20231026_10:38:12    1  [[32m Pass [0;39m]
4     TN_START         SFCS_CHECK_ROUTE                               20231026_10:38:14 20231026_10:38:14    1  [[32m Pass [0;39m]
5     TN_START         SFCS_UPLOAD_TIME                               20231026_10:38:16 20231026_10:38:16    1  [[32m Pass [0;39m]
6     TN_FWUPDATE1     TT_K2XN_VER                                    20231026_10:38:17 20231026_10:43:50    1  [[32m Pass [0;39m]
6     TN_FWUPDATE1     TT_K2XN_VER                                    20231026_10:43:50 20231026_11:51:08    1  [[32m Pass [0;39m]
7     TN_FWUPDATE1     TT_K2XN_VER                                    20231026_12:29:15 20231026_12:29:20    1  [[32m Pass [0;39m]
8     TN_FWUPDATE1     TT_K2XN_VER                                    20231026_12:29:22 20231026_12:29:28    1  [[32m Pass [0;39m]
9     TN_FWUPDATE1     AB_NVME_CHECK                                  20231026_12:29:29 20231026_12:29:43    1  [[32m Pass [0;39m]
10    TN_FWUPDATE      TT_CPLD_UPDATE                                 20231026_12:29:44 20231026_12:29:46    1  [[32m Pass [0;39m]
11    TN_FWUPDATE      TT_CPLD_UPDATE                                 20231026_12:29:47 20231026_12:29:48    1  [[32m Pass [0;39m]
12    TN_FWUPDATE      TT_BMC_UPDATE                                  20231026_12:29:50 20231026_12:29:51    1  [[32m Pass [0;39m]
13    TN_FWUPDATE      TT_FRU_WRITE                                   20231026_12:29:53 20231026_12:33:18    1  [[32m Pass [0;39m]
14    TN_FWUPDATE      AB_POWER_AC                                    20231026_12:33:19 20231026_12:33:19    1  [[32m Pass [0;39m]
15    TN_FWUPDATE      TT_FRU_CHECK                                   20231026_13:18:00 20231026_13:23:42    1  [[32m Pass [0;39m]
16    TN_FWUPDATE      TT_BIOS_UPDATE                                 20231026_13:23:43 20231026_13:23:44    1  [[32m Pass [0;39m]
17    TN_FWUPDATE      BIOS_CHECK                                     20231026_13:23:45 20231026_13:23:47    1  [[32m Pass [0;39m]
18    TN_FWUPDATE      TT_BMC_CHECK                                   20231026_13:23:48 20231026_13:23:51    1  [[32m Pass [0;39m]
19    TN_FWUPDATE      IDLE                                           20231026_13:23:53 20231026_13:33:53    1  [[32m Pass [0;39m]
20    TN_FWUPDATE      TTP_RETIMER_UPDATE                             20231026_13:33:55 20231026_14:04:14    1  [[32m Pass [0;39m]
21    TN_FWUPDATE      AB_POWER_AC                                    20231026_14:04:16 20231026_14:04:16    1  [[32m Pass [0;39m]
22    TN_FWUPDATE      TTP_RETIMER_CHECK                              20231026_17:34:24 20231026_17:34:36    1  [[32m Pass [0;39m]
23    TN_FWUPDATE      TT_SMI_CHECK                                   20231026_17:34:37 20231026_17:38:50    1  [[32m Pass [0;39m]
24    TN_FWUPDATE      SEL_CLEAR                                      20231026_17:38:51 20231026_17:38:52    1  [[32m Pass [0;39m]
25    TN_LOG           TT_SDR_CHECK                                   20231026_17:38:53 20231026_17:39:07    1  [[32m Pass [0;39m]
26    TN_LOG           TT_SEL_CHECK                                   20231026_17:39:09 20231026_17:39:09    1  [[32m Pass [0;39m]
27    TN_LOG           TT_DMESG_CHECK                                 20231026_17:39:11 20231026_17:39:12    1  [[32m Pass [0;39m]
28    TN_LOG           TT_MESSAGES_CHECK                              20231026_17:39:13 20231026_17:39:14    1  [[32m Pass [0;39m]
29    TN_LOG           MCE_CHECK                                      20231026_17:39:15 20231026_17:39:15    1  [[32m Pass [0;39m]
30    TN_LOG           SEL_CLEAR                                      20231026_17:39:17 20231026_17:39:17    1  [[32m Pass [0;39m]
31    TN_FW            AB_K2V4_VER                                    20231026_17:39:19 20231026_17:40:23    1  [[32m Pass [0;39m]
32    TN_FW            SEQ_CPLD_CHECK                                 20231026_17:40:24 20231026_17:40:26    1  [[32m Pass [0;39m]
33    TN_FW            MGMT_CPLD_CHECK                                20231026_17:40:27 20231026_17:40:28    1  [[32m Pass [0;39m]
34    TN_FW            TTP_RETIMER_CHECK                              20231026_17:40:30 20231026_17:40:41    1  [[32m Pass [0;39m]
35    TN_HW            TT_PCI_CHECK                                   20231026_17:40:42 20231026_17:40:45    1  [[32m Pass [0;39m]
36    TN_HW            MEMORY_CONFIG_CHECK                            20231026_17:40:46 20231026_17:40:48    1  [[32m Pass [0;39m]
37    TN_HW            CPU_CONFIG_CHECK                               20231026_17:40:49 20231026_17:40:50    1  [[32m Pass [0;39m]
38    TN_HW            BMC_MAC_CHECK                                  20231026_17:40:51 20231026_17:40:53    1  [[32m Pass [0;39m]
39    TN_HW            BMC_SELF_TEST                                  20231026_17:40:54 20231026_17:40:55    1  [[32m Pass [0;39m]
40    TN_HW            TT_FAN_CHECK                                   20231026_17:40:56 20231026_17:45:04    1  [[32m Pass [0;39m]
41    TN_HW            TT_FSC_TEST                                    20231026_17:45:06 20231026_17:46:50    1  [[32m Pass [0;39m]
42    TN_HW            TT_HSC_CHECK                                   20231026_17:46:52 20231026_17:46:56    1  [[32m Pass [0;39m]
43    TN_HW            TT_DMI_CHECK                                   20231026_17:46:58 20231026_17:47:02    1  [[32m Pass [0;39m]
44    TN_HW            UUID_CHECK                                     20231026_17:47:03 20231026_17:47:03    1  [[32m Pass [0;39m]
45    TN_HW            AB_INTER_LINK                                  20231026_17:47:05 20231026_17:47:38    1  [[32m Pass [0;39m]
46    TN_END           DB_LOG_IP                                      20231026_17:47:39 20231026_17:47:43    1  [[32m Pass [0;39m]
47    TN_END           SFCS_UPLOAD_TIME                               20231026_17:47:44 20231026_17:47:46    1  [[32m Pass [0;39m]
48    TN_END           SFCS_PASS                                      20231026_17:47:47 20231026_17:47:48    1  [[32m Pass [0;39m]
49    TO_START         SFCS_UPLOAD_TIME                               20231026_17:47:49 20231026_17:47:50    1  [[32m Pass [0;39m]
50    TO_DC_1          SEL_CLEAR                                      20231026_17:47:51 20231026_17:47:52    1  [[32m Pass [0;39m]
51    TO_DC_1          POWER_CYCLE_DC                                 20231026_17:47:53 20231026_17:47:53    1  [[32m Pass [0;39m]
52    TO_DC_1          TT_SDR_CHECK                                   20231026_21:02:37 20231026_21:02:50    1  [[32m Pass [0;39m]
53    TO_DC_1          TT_SEL_CHECK                                   20231026_21:02:51 20231026_21:03:16    1  [[32m Pass [0;39m]
54    TO_DC_1          TT_DMESG_CHECK                                 20231026_21:03:17 20231026_21:03:19    1  [[32m Pass [0;39m]
55    TO_DC_1          TT_MESSAGES_CHECK                              20231026_21:03:20 20231026_21:03:21    1  [[32m Pass [0;39m]
56    TO_DC_1          MCE_CHECK                                      20231026_21:03:22 20231026_21:03:23    1  [[32m Pass [0;39m]
57    TO_DC_1          AB_K2V4_VER                                    20231026_21:03:24 20231026_21:04:28    1  [[32m Pass [0;39m]
58    TO_DC_1          SEQ_CPLD_CHECK                                 20231026_21:04:30 20231026_21:04:31    1  [[32m Pass [0;39m]
59    TO_DC_1          MGMT_CPLD_CHECK                                20231026_21:04:33 20231026_21:04:34    1  [[32m Pass [0;39m]
60    TO_DC_1          TT_PCI_CHECK                                   20231026_21:04:35 20231026_21:04:38    1  [[32m Pass [0;39m]
61    TO_DC_1          MEMORY_CONFIG_CHECK                            20231026_21:04:40 20231026_21:04:41    1  [[32m Pass [0;39m]
62    TO_DC_1          CPU_CONFIG_CHECK                               20231026_21:04:43 20231026_21:04:43    1  [[32m Pass [0;39m]
63    TO_DC_1          BMC_MAC_CHECK                                  20231026_21:04:45 20231026_21:04:46    1  [[32m Pass [0;39m]
64    TO_DC_1          BMC_SELF_TEST                                  20231026_21:04:48 20231026_21:04:48    1  [[32m Pass [0;39m]
65    TO_DC_1          TT_FAN_CHECK                                   20231026_21:04:50 20231026_21:08:59    1  [[32m Pass [0;39m]
66    TO_DC_1          TT_HSC_CHECK                                   20231026_21:09:00 20231026_21:09:05    1  [[32m Pass [0;39m]
67    TO_DC_1          TT_DMI_CHECK                                   20231026_21:09:06 20231026_21:09:10    1  [[32m Pass [0;39m]
68    TO_DC_1          UUID_CHECK                                     20231026_21:09:12 20231026_21:09:12    1  [[32m Pass [0;39m]
69    TO_DC_2          SEL_CLEAR                                      20231026_21:09:14 20231026_21:09:14    1  [[32m Pass [0;39m]
70    TO_DC_2          POWER_CYCLE_DC                                 20231026_21:09:15 20231026_21:09:16    1  [[32m Pass [0;39m]
71    TO_DC_2          TT_SDR_CHECK                                   20231026_21:46:59 20231026_21:47:13    1  [[32m Pass [0;39m]
72    TO_DC_2          TT_SEL_CHECK                                   20231026_21:47:14 20231026_21:47:29    1  [[32m Pass [0;39m]
73    TO_DC_2          TT_DMESG_CHECK                                 20231026_21:47:31 20231026_21:47:32    1  [[32m Pass [0;39m]
74    TO_DC_2          TT_MESSAGES_CHECK                              20231026_21:47:34 20231026_21:47:34    1  [[32m Pass [0;39m]
75    TO_DC_2          MCE_CHECK                                      20231026_21:47:36 20231026_21:47:36    1  [[32m Pass [0;39m]
76    TO_DC_2          AB_K2V4_VER                                    20231026_21:47:38 20231026_21:48:42    1  [[32m Pass [0;39m]
77    TO_DC_2          SEQ_CPLD_CHECK                                 20231026_21:48:43 20231026_21:48:44    1  [[32m Pass [0;39m]
78    TO_DC_2          MGMT_CPLD_CHECK                                20231026_21:48:46 20231026_21:48:47    1  [[32m Pass [0;39m]
79    TO_DC_2          TT_PCI_CHECK                                   20231026_21:48:49 20231026_21:48:52    1  [[32m Pass [0;39m]
80    TO_DC_2          MEMORY_CONFIG_CHECK                            20231026_21:48:53 20231026_21:48:55    1  [[32m Pass [0;39m]
81    TO_DC_2          CPU_CONFIG_CHECK                               20231026_21:48:56 20231026_21:48:57    1  [[32m Pass [0;39m]
82    TO_DC_2          BMC_MAC_CHECK                                  20231026_21:48:58 20231026_21:49:00    1  [[32m Pass [0;39m]
83    TO_DC_2          BMC_SELF_TEST                                  20231026_21:49:01 20231026_21:49:02    1  [[32m Pass [0;39m]
84    TO_DC_2          TT_FAN_CHECK                                   20231026_21:49:03 20231026_21:53:11    1  [[32m Pass [0;39m]
85    TO_DC_2          TT_HSC_CHECK                                   20231026_21:53:13 20231026_21:53:17    1  [[32m Pass [0;39m]
86    TO_DC_2          TT_DMI_CHECK                                   20231026_21:53:19 20231026_21:53:23    1  [[32m Pass [0;39m]
87    TO_DC_2          UUID_CHECK                                     20231026_21:53:24 20231026_21:53:25    1  [[32m Pass [0;39m]
88    TO_DC_3          SEL_CLEAR                                      20231026_21:53:26 20231026_21:53:27    1  [[32m Pass [0;39m]
89    TO_DC_3          POWER_CYCLE_DC                                 20231026_21:53:28 20231026_21:53:28    1  [[32m Pass [0;39m]
90    TO_DC_3          TT_SDR_CHECK                                   20231026_22:31:13 20231026_22:31:25    1  [[32m Pass [0;39m]
91    TO_DC_3          TT_SEL_CHECK                                   20231026_22:31:27 20231026_22:31:41    1  [[32m Pass [0;39m]
92    TO_DC_3          TT_DMESG_CHECK                                 20231026_22:31:43 20231026_22:31:44    1  [[32m Pass [0;39m]
93    TO_DC_3          TT_MESSAGES_CHECK                              20231026_22:31:46 20231026_22:31:46    1  [[32m Pass [0;39m]
94    TO_DC_3          MCE_CHECK                                      20231026_22:31:48 20231026_22:31:48    1  [[32m Pass [0;39m]
95    TO_DC_3          AB_K2V4_VER                                    20231026_22:31:50 20231026_22:32:54    1  [[32m Pass [0;39m]
96    TO_DC_3          SEQ_CPLD_CHECK                                 20231026_22:32:55 20231026_22:32:57    1  [[32m Pass [0;39m]
97    TO_DC_3          MGMT_CPLD_CHECK                                20231026_22:32:58 20231026_22:33:00    1  [[32m Pass [0;39m]
98    TO_DC_3          TT_PCI_CHECK                                   20231026_22:33:02 20231026_22:33:04    1  [[32m Pass [0;39m]
99    TO_DC_3          MEMORY_CONFIG_CHECK                            20231026_22:33:06 20231026_22:33:08    1  [[32m Pass [0;39m]
100   TO_DC_3          CPU_CONFIG_CHECK                               20231026_22:33:09 20231026_22:33:10    1  [[32m Pass [0;39m]
101   TO_DC_3          BMC_MAC_CHECK                                  20231026_22:33:11 20231026_22:33:13    1  [[32m Pass [0;39m]
102   TO_DC_3          BMC_SELF_TEST                                  20231026_22:33:14 20231026_22:33:15    1  [[32m Pass [0;39m]
103   TO_DC_3          TT_FAN_CHECK                                   20231026_22:33:17 20231026_22:37:25    1  [[32m Pass [0;39m]
104   TO_DC_3          TT_HSC_CHECK                                   20231026_22:37:27 20231026_22:37:32    1  [[32m Pass [0;39m]
105   TO_DC_3          TT_DMI_CHECK                                   20231026_22:37:33 20231026_22:37:37    1  [[32m Pass [0;39m]
106   TO_DC_3          UUID_CHECK                                     20231026_22:37:39 20231026_22:37:39    1  [[32m Pass [0;39m]
107   TO_AC_1          SEL_CLEAR                                      20231026_22:37:41 20231026_22:37:41    1  [[32m Pass [0;39m]
108   TO_AC_1          AB_POWER_AC                                    20231026_22:37:43 20231026_22:37:43    1  [[32m Pass [0;39m]
109   TO_AC_1          TT_SDR_CHECK                                   20231026_23:18:35 20231026_23:18:47    1  [[32m Pass [0;39m]
110   TO_AC_1          TT_SEL_CHECK                                   20231026_23:18:48 20231026_23:19:07    1  [[32m Pass [0;39m]
111   TO_AC_1          TT_DMESG_CHECK                                 20231026_23:19:08 20231026_23:19:10    1  [[32m Pass [0;39m]
112   TO_AC_1          TT_MESSAGES_CHECK                              20231026_23:19:11 20231026_23:19:12    1  [[32m Pass [0;39m]
113   TO_AC_1          MCE_CHECK                                      20231026_23:19:13 20231026_23:19:14    1  [[32m Pass [0;39m]
114   TO_AC_1          AB_K2V4_VER                                    20231026_23:19:15 20231026_23:20:19    1  [[32m Pass [0;39m]
115   TO_AC_1          SEQ_CPLD_CHECK                                 20231026_23:20:20 20231026_23:20:22    1  [[32m Pass [0;39m]
116   TO_AC_1          MGMT_CPLD_CHECK                                20231026_23:20:24 20231026_23:20:25    1  [[32m Pass [0;39m]
117   TO_AC_1          TT_PCI_CHECK                                   20231026_23:20:27 20231026_23:20:29    1  [[32m Pass [0;39m]
118   TO_AC_1          MEMORY_CONFIG_CHECK                            20231026_23:20:31 20231026_23:20:33    1  [[32m Pass [0;39m]
119   TO_AC_1          CPU_CONFIG_CHECK                               20231026_23:20:34 20231026_23:20:35    1  [[32m Pass [0;39m]
120   TO_AC_1          BMC_MAC_CHECK                                  20231026_23:20:36 20231026_23:20:38    1  [[32m Pass [0;39m]
121   TO_AC_1          BMC_SELF_TEST                                  20231026_23:20:39 20231026_23:20:40    1  [[32m Pass [0;39m]
122   TO_AC_1          TT_FAN_CHECK                                   20231026_23:20:42 20231026_23:24:48    1  [[32m Pass [0;39m]
123   TO_AC_1          TT_HSC_CHECK                                   20231026_23:24:50 20231026_23:24:54    1  [[32m Pass [0;39m]
124   TO_AC_1          TT_DMI_CHECK                                   20231026_23:24:56 20231026_23:25:00    1  [[32m Pass [0;39m]
125   TO_AC_1          UUID_CHECK                                     20231026_23:25:01 20231026_23:25:02    1  [[32m Pass [0;39m]
126   TO_AC_2          SEL_CLEAR                                      20231026_23:25:03 20231026_23:25:04    1  [[32m Pass [0;39m]
127   TO_AC_2          AB_POWER_AC                                    20231026_23:25:05 20231026_23:25:06    1  [[32m Pass [0;39m]
128   TO_AC_2          TT_SDR_CHECK                                   20231027_00:06:29 20231027_00:06:41    1  [[32m Pass [0;39m]
129   TO_AC_2          TT_SEL_CHECK                                   20231027_00:06:43 20231027_00:07:00    1  [[32m Pass [0;39m]
130   TO_AC_2          TT_DMESG_CHECK                                 20231027_00:07:01 20231027_00:07:03    1  [[32m Pass [0;39m]
131   TO_AC_2          TT_MESSAGES_CHECK                              20231027_00:07:04 20231027_00:07:05    1  [[32m Pass [0;39m]
132   TO_AC_2          MCE_CHECK                                      20231027_00:07:06 20231027_00:07:07    1  [[32m Pass [0;39m]
133   TO_AC_2          AB_K2V4_VER                                    20231027_00:07:08 20231027_00:08:13    1  [[32m Pass [0;39m]
134   TO_AC_2          SEQ_CPLD_CHECK                                 20231027_00:08:14 20231027_00:08:16    1  [[32m Pass [0;39m]
135   TO_AC_2          MGMT_CPLD_CHECK                                20231027_00:08:17 20231027_00:08:19    1  [[32m Pass [0;39m]
136   TO_AC_2          TT_PCI_CHECK                                   20231027_00:08:20 20231027_00:08:23    1  [[32m Pass [0;39m]
137   TO_AC_2          MEMORY_CONFIG_CHECK                            20231027_00:08:25 20231027_00:08:26    1  [[32m Pass [0;39m]
138   TO_AC_2          CPU_CONFIG_CHECK                               20231027_00:08:28 20231027_00:08:28    1  [[32m Pass [0;39m]
139   TO_AC_2          BMC_MAC_CHECK                                  20231027_00:08:30 20231027_00:08:32    1  [[32m Pass [0;39m]
140   TO_AC_2          BMC_SELF_TEST                                  20231027_00:08:33 20231027_00:08:34    1  [[32m Pass [0;39m]
141   TO_AC_2          TT_FAN_CHECK                                   20231027_00:08:36 20231027_00:12:43    1  [[32m Pass [0;39m]
142   TO_AC_2          TT_HSC_CHECK                                   20231027_00:12:45 20231027_00:12:50    1  [[32m Pass [0;39m]
143   TO_AC_2          TT_DMI_CHECK                                   20231027_00:12:51 20231027_00:12:55    1  [[32m Pass [0;39m]
144   TO_AC_2          UUID_CHECK                                     20231027_00:12:57 20231027_00:12:57    1  [[32m Pass [0;39m]
145   TO_AC_3          SEL_CLEAR                                      20231027_00:12:59 20231027_00:13:00    1  [[32m Pass [0;39m]
146   TO_AC_3          AB_POWER_AC                                    20231027_00:13:01 20231027_00:13:02    1  [[32m Pass [0;39m]
147   TO_AC_3          TT_SDR_CHECK                                   20231027_00:54:08 20231027_00:54:21    1  [[32m Pass [0;39m]
148   TO_AC_3          TT_SEL_CHECK                                   20231027_00:54:23 20231027_00:54:41    1  [[32m Pass [0;39m]
149   TO_AC_3          TT_DMESG_CHECK                                 20231027_00:54:43 20231027_00:54:44    1  [[32m Pass [0;39m]
150   TO_AC_3          TT_MESSAGES_CHECK                              20231027_00:54:46 20231027_00:54:46    1  [[32m Pass [0;39m]
151   TO_AC_3          MCE_CHECK                                      20231027_00:54:48 20231027_00:54:48    1  [[32m Pass [0;39m]
152   TO_AC_3          AB_K2V4_VER                                    20231027_00:54:50 20231027_00:55:54    1  [[32m Pass [0;39m]
153   TO_AC_3          SEQ_CPLD_CHECK                                 20231027_00:55:55 20231027_00:55:57    1  [[32m Pass [0;39m]
154   TO_AC_3          MGMT_CPLD_CHECK                                20231027_00:55:59 20231027_00:56:00    1  [[32m Pass [0;39m]
155   TO_AC_3          TT_PCI_CHECK                                   20231027_00:56:02 20231027_00:56:05    1  [[32m Pass [0;39m]
156   TO_AC_3          MEMORY_CONFIG_CHECK                            20231027_00:56:06 20231027_00:56:08    1  [[32m Pass [0;39m]
157   TO_AC_3          CPU_CONFIG_CHECK                               20231027_00:56:09 20231027_00:56:10    1  [[32m Pass [0;39m]
158   TO_AC_3          BMC_MAC_CHECK                                  20231027_00:56:12 20231027_00:56:13    1  [[32m Pass [0;39m]
159   TO_AC_3          BMC_SELF_TEST                                  20231027_00:56:15 20231027_00:56:16    1  [[32m Pass [0;39m]
160   TO_AC_3          TT_FAN_CHECK                                   20231027_00:56:17 20231027_01:00:25    1  [[32m Pass [0;39m]
161   TO_AC_3          TT_HSC_CHECK                                   20231027_01:00:26 20231027_01:00:31    1  [[32m Pass [0;39m]
162   TO_AC_3          TT_DMI_CHECK                                   20231027_01:00:33 20231027_01:00:37    1  [[32m Pass [0;39m]
163   TO_AC_3          UUID_CHECK                                     20231027_01:00:38 20231027_01:00:39    1  [[32m Pass [0;39m]
164   TO_RESET_1       SEL_CLEAR                                      20231027_01:00:40 20231027_01:00:41    1  [[32m Pass [0;39m]
165   TO_RESET_1       POWER_RESET                                    20231027_01:00:43 20231027_01:00:43    1  [[32m Pass [0;39m]
166   TO_RESET_1       TT_SDR_CHECK                                   20231027_01:13:17 20231027_01:13:29    1  [[32m Pass [0;39m]
167   TO_RESET_1       TT_SEL_CHECK                                   20231027_01:13:31 20231027_01:13:43    1  [[32m Pass [0;39m]
168   TO_RESET_1       TT_DMESG_CHECK                                 20231027_01:13:45 20231027_01:13:47    1  [[32m Pass [0;39m]
169   TO_RESET_1       TT_MESSAGES_CHECK                              20231027_01:13:48 20231027_01:13:49    1  [[32m Pass [0;39m]
170   TO_RESET_1       MCE_CHECK                                      20231027_01:13:51 20231027_01:13:52    1  [[32m Pass [0;39m]
171   TO_RESET_1       AB_K2V4_VER                                    20231027_01:13:53 20231027_01:14:58    1  [[32m Pass [0;39m]
172   TO_RESET_1       SEQ_CPLD_CHECK                                 20231027_01:14:59 20231027_01:15:01    1  [[32m Pass [0;39m]
173   TO_RESET_1       MGMT_CPLD_CHECK                                20231027_01:15:03 20231027_01:15:05    1  [[32m Pass [0;39m]
174   TO_RESET_1       TT_PCI_CHECK                                   20231027_01:15:06 20231027_01:15:10    1  [[32m Pass [0;39m]
175   TO_RESET_1       MEMORY_CONFIG_CHECK                            20231027_01:15:11 20231027_01:15:13    1  [[32m Pass [0;39m]
176   TO_RESET_1       CPU_CONFIG_CHECK                               20231027_01:15:15 20231027_01:15:16    1  [[32m Pass [0;39m]
177   TO_RESET_1       BMC_MAC_CHECK                                  20231027_01:15:17 20231027_01:15:20    1  [[32m Pass [0;39m]
178   TO_RESET_1       BMC_SELF_TEST                                  20231027_01:15:21 20231027_01:15:22    1  [[32m Pass [0;39m]
179   TO_RESET_1       TT_FAN_CHECK                                   20231027_01:15:24 20231027_01:19:31    1  [[32m Pass [0;39m]
180   TO_RESET_1       TT_HSC_CHECK                                   20231027_01:19:33 20231027_01:19:38    1  [[32m Pass [0;39m]
181   TO_RESET_1       TT_DMI_CHECK                                   20231027_01:19:40 20231027_01:19:44    1  [[32m Pass [0;39m]
182   TO_RESET_1       UUID_CHECK                                     20231027_01:19:46 20231027_01:19:47    1  [[32m Pass [0;39m]
183   TO_RESET_2       SEL_CLEAR                                      20231027_01:19:48 20231027_01:19:50    1  [[32m Pass [0;39m]
184   TO_RESET_2       POWER_RESET                                    20231027_01:19:51 20231027_01:19:52    1  [[32m Pass [0;39m]
185   TO_RESET_2       TT_SDR_CHECK                                   20231027_01:32:18 20231027_01:32:31    1  [[32m Pass [0;39m]
186   TO_RESET_2       TT_SEL_CHECK                                   20231027_01:32:33 20231027_01:32:44    1  [[32m Pass [0;39m]
187   TO_RESET_2       TT_DMESG_CHECK                                 20231027_01:32:45 20231027_01:32:47    1  [[32m Pass [0;39m]
188   TO_RESET_2       TT_MESSAGES_CHECK                              20231027_01:32:48 20231027_01:32:49    1  [[32m Pass [0;39m]
189   TO_RESET_2       MCE_CHECK                                      20231027_01:32:51 20231027_01:32:52    1  [[32m Pass [0;39m]
190   TO_RESET_2       AB_K2V4_VER                                    20231027_01:32:53 20231027_01:33:58    1  [[32m Pass [0;39m]
191   TO_RESET_2       SEQ_CPLD_CHECK                                 20231027_01:33:59 20231027_01:34:01    1  [[32m Pass [0;39m]
192   TO_RESET_2       MGMT_CPLD_CHECK                                20231027_01:34:02 20231027_01:34:04    1  [[32m Pass [0;39m]
193   TO_RESET_2       TT_PCI_CHECK                                   20231027_01:34:06 20231027_01:34:09    1  [[32m Pass [0;39m]
194   TO_RESET_2       MEMORY_CONFIG_CHECK                            20231027_01:34:10 20231027_01:34:12    1  [[32m Pass [0;39m]
195   TO_RESET_2       CPU_CONFIG_CHECK                               20231027_01:34:14 20231027_01:34:15    1  [[32m Pass [0;39m]
196   TO_RESET_2       BMC_MAC_CHECK                                  20231027_01:34:16 20231027_01:34:18    1  [[32m Pass [0;39m]
197   TO_RESET_2       BMC_SELF_TEST                                  20231027_01:34:20 20231027_01:34:21    1  [[32m Pass [0;39m]
198   TO_RESET_2       TT_FAN_CHECK                                   20231027_01:34:22 20231027_01:38:29    1  [[32m Pass [0;39m]
199   TO_RESET_2       TT_HSC_CHECK                                   20231027_01:38:31 20231027_01:38:36    1  [[32m Pass [0;39m]
200   TO_RESET_2       TT_DMI_CHECK                                   20231027_01:38:38 20231027_01:38:42    1  [[32m Pass [0;39m]
201   TO_RESET_2       UUID_CHECK                                     20231027_01:38:43 20231027_01:38:44    1  [[32m Pass [0;39m]
202   TO_MLC           INIT_CLEAR                                     20231027_01:38:46 20231027_01:39:09    1  [[32m Pass [0;39m]
203   TO_MLC           AB_MLC_CHECK                                   20231027_01:39:10 20231027_01:39:57    1  [[32m Pass [0;39m]
204   TO_MLC           IDLE                                           20231027_01:39:58 20231027_01:40:09    1  [[32m Pass [0;39m]
205   TO_MLC           TT_SDR_CHECK                                   20231027_01:40:11 20231027_01:40:24    1  [[32m Pass [0;39m]
206   TO_MLC           TT_SEL_CHECK                                   20231027_01:40:26 20231027_01:40:27    1  [[32m Pass [0;39m]
207   TO_MLC           TT_DMESG_CHECK                                 20231027_01:40:28 20231027_01:40:30    1  [[32m Pass [0;39m]
208   TO_MLC           TT_MESSAGES_CHECK                              20231027_01:40:31 20231027_01:40:32    1  [[32m Pass [0;39m]
209   TO_MLC           MCE_CHECK                                      20231027_01:40:34 20231027_01:40:35    1  [[32m Pass [0;39m]
210   TO_MLC           SEL_CLEAR                                      20231027_01:40:36 20231027_01:40:38    1  [[32m Pass [0;39m]
211   TO_END           SFCS_UPLOAD_TIME                               20231027_01:40:39 20231027_01:40:41    1  [[32m Pass [0;39m]
212   TO_END           SFCS_PASS                                      20231027_01:40:43 20231027_01:40:44    1  [[32m Pass [0;39m]
213   TP_START         SFCS_UPLOAD_TIME                               20231027_01:40:45 20231027_01:40:46    1  [[32m Pass [0;39m]
214   TP_FINAL         TT_FRU_CHECK                                   20231027_01:40:48 20231027_01:46:34    1  [[32m Pass [0;39m]
215   TP_FINAL         TT_SDR_CHECK                                   20231027_01:46:35 20231027_01:46:48    1  [[32m Pass [0;39m]
216   TP_FINAL         TT_SEL_CHECK                                   20231027_01:46:49 20231027_01:46:57    1  [[32m Pass [0;39m]
217   TP_FINAL         TT_DMESG_CHECK                                 20231027_01:46:58 20231027_01:47:00    1  [[32m Pass [0;39m]
218   TP_FINAL         TT_MESSAGES_CHECK                              20231027_01:47:01 20231027_01:47:02    1  [[32m Pass [0;39m]
219   TP_FINAL         MCE_CHECK                                      20231027_01:47:04 20231027_01:47:05    1  [[32m Pass [0;39m]
220   TP_FINAL         AB_K2V4_VER                                    20231027_01:47:06 20231027_01:48:11    1  [[32m Pass [0;39m]
221   TP_FINAL         TT_CPLD_UPDATE                                 20231027_01:48:12 20231027_01:48:14    1  [[32m Pass [0;39m]
222   TP_FINAL         SEQ_CPLD_CHECK                                 20231027_01:48:16 20231027_01:48:17    1  [[32m Pass [0;39m]
223   TP_FINAL         MGMT_CPLD_CHECK                                20231027_01:48:19 20231027_01:48:21    1  [[32m Pass [0;39m]
224   TP_FINAL         TTP_RETIMER_CHECK                              20231027_01:48:23 20231027_01:48:34    1  [[32m Pass [0;39m]
225   TP_FINAL         TT_PCI_CHECK                                   20231027_01:48:35 20231027_01:48:39    1  [[32m Pass [0;39m]
226   TP_FINAL         MEMORY_CONFIG_CHECK                            20231027_01:48:40 20231027_01:48:42    1  [[32m Pass [0;39m]
227   TP_FINAL         CPU_CONFIG_CHECK                               20231027_01:48:44 20231027_01:48:44    1  [[32m Pass [0;39m]
228   TP_FINAL         BMC_MAC_CHECK                                  20231027_01:48:46 20231027_01:48:48    1  [[32m Pass [0;39m]
229   TP_FINAL         BMC_SELF_TEST                                  20231027_01:48:49 20231027_01:48:51    1  [[32m Pass [0;39m]
230   TP_FINAL         TT_FAN_CHECK                                   20231027_01:48:52 20231027_01:53:01    1  [[32m Pass [0;39m]
231   TP_FINAL         TT_FSC_TEST                                    20231027_01:53:02 20231027_01:54:47    1  [[32m Pass [0;39m]
232   TP_FINAL         TT_HSC_CHECK                                   20231027_01:54:48 20231027_01:54:53    1  [[32m Pass [0;39m]
233   TP_FINAL         TT_DMI_CHECK                                   20231027_01:54:55 20231027_01:54:59    1  [[32m Pass [0;39m]
234   TP_FINAL         UUID_CHECK                                     20231027_01:55:01 20231027_01:55:02    1  [[32m Pass [0;39m]
235   TP_FINAL         AB_INTER_LINK                                  20231027_01:55:03 20231027_01:55:37    1  [[32m Pass [0;39m]
236   TP_END           DB_LOG_IP                                      20231027_01:55:38 20231027_01:55:42    1  [[32m Pass [0;39m]
237   TP_END           INIT_CLEAR                                     20231027_01:55:44 20231027_01:56:06    1  [[32m Pass [0;39m]
238   TP_END           SFCS_UPLOAD_TIME                               20231027_01:56:07 20231027_01:56:09    1  [[32m Pass [0;39m]
239   TP_END           SFCS_PASS                                      20231027_01:56:11 20231027_01:56:12    1  [[32m Pass [0;39m]
1     Teton_BS         AB_BOOTSTRAP                                   20231106_21:11:37 20231106_21:33:32    1  [[32m Pass [0;39m]
2     Teton_BS         IDLE                                           20231106_21:33:34 20231106_21:41:35    1  [[32m Pass [0;39m]
3     Teton_BS         AB_K2V4_VER                                    20231106_21:41:36 20231106_21:42:44    1  [[32m Pass [0;39m]
1     KR_START         INIT_CLEAR                                     20231106_21:58:56 20231106_22:02:26    1  [[32m Pass [0;39m]
2     KR_START         BFT_RTC_TEST                                   20231106_22:02:28 20231106_22:02:37    1  [[32m Pass [0;39m]
3     KR_START         DB_LOG_IP                                      20231106_22:02:38 20231106_22:02:40    1  [[32m Pass [0;39m]
4     KR_START         IDLE                                           20231106_22:02:42 20231106_22:02:43    1  [[32m Pass [0;39m]
5     KR_START         RACK_SFCS_PASS                                 20231106_22:02:45 20231106_22:02:45    1  [[32m Pass [0;39m]
6     KR_START         AB_K2V4_VER                                    20231106_22:02:47 20231106_22:03:51    1  [[32m Pass [0;39m]
7     KR_START         TT_SFCS_CHECK_ROUTE                            20231106_22:03:52 20231106_22:03:53    1  [[32m Pass [0;39m]
8     KR_START         SFCS_UPLOAD_TIME                               20231106_22:03:55 20231106_22:03:55    1  [[32m Pass [0;39m]
9     KR_FWUPDATE      TT_SMC_IP_CHECK                                20231106_22:03:56 20231106_22:04:00    1  [[32m Pass [0;39m]
10    KR_FWUPDATE      TT_CABLE_DETECT                                20231106_22:04:01 20231106_22:07:49    1  [[32m Pass [0;39m]
11    KR_FWUPDATE      TT_CPLD_UPDATE                                 20231106_22:07:50 20231106_22:07:52    1  [[32m Pass [0;39m]
12    KR_FWUPDATE      SEQ_CPLD_CHECK                                 20231106_22:07:53 20231106_22:08:50    1  [[31m Fail [0;39m]
9     KR_FWUPDATE      TT_SMC_IP_CHECK                                20231106_22:53:27 20231106_22:53:30    2  [[32m Pass [0;39m]
10    KR_FWUPDATE      TT_CABLE_DETECT                                20231106_22:53:32 20231106_22:57:41    2  [[32m Pass [0;39m]
11    KR_FWUPDATE      TT_CPLD_UPDATE                                 20231106_22:57:42 20231106_22:57:44    2  [[32m Pass [0;39m]
12    KR_FWUPDATE      SEQ_CPLD_CHECK                                 20231106_22:57:45 20231106_22:57:47    2  [[32m Pass [0;39m]
13    KR_FWUPDATE      MGMT_CPLD_CHECK                                20231106_22:57:48 20231106_22:57:50    1  [[32m Pass [0;39m]
14    KR_FWUPDATE      BIOS_CHECK                                     20231106_22:57:51 20231106_22:57:53    1  [[32m Pass [0;39m]
15    KR_FWUPDATE      TT_BMC_UPDATE                                  20231106_22:57:54 20231106_23:05:07    1  [[32m Pass [0;39m]
16    KR_FWUPDATE      TT_BMC_CHECK                                   20231106_23:19:59 20231106_23:20:10    1  [[32m Pass [0;39m]
17    KR_FWUPDATE      TT_JBOG_SMC_VER_L11                            20231106_23:20:12 20231106_23:20:15    1  [[32m Pass [0;39m]
18    KR_FWUPDATE      TTP_JBOG_FRU_CHECK_L11                         20231106_23:20:16 20231106_23:20:39    1  [[32m Pass [0;39m]
19    KR_FWUPDATE      TTP_JBOG_FRU_CHECK_L11                         20231106_23:20:41 20231106_23:21:03    1  [[32m Pass [0;39m]
20    KR_FWUPDATE      TT_FRU_CHECK                                   20231106_23:21:05 20231106_23:26:41    1  [[32m Pass [0;39m]
21    KR_FAN           TT_FAN_CHECK                                   20231106_23:26:42 20231106_23:31:22    1  [[32m Pass [0;39m]
22    KR_FAN           TT_FSC_TEST                                    20231106_23:31:24 20231106_23:34:06    1  [[32m Pass [0;39m]
23    KR_FAN           TT_HSC_CHECK                                   20231106_23:34:08 20231106_23:34:13    1  [[32m Pass [0;39m]
24    KR_RETIMER       TTP_RETIMER_CHECK                              20231106_23:34:14 20231106_23:34:25    1  [[32m Pass [0;39m]
25    KR_RETIMER       TT_JBOG_RETIMER_CHECK_L11                      20231106_23:34:27 20231106_23:38:07    1  [[32m Pass [0;39m]
26    KR_RETIMER       TT_JBOG_SWITCH_EEPROM_CHECK                    20231106_23:38:09 20231106_23:41:14    1  [[32m Pass [0;39m]
27    KR_RETIMER       TTP_JBOG_SWITCH_CHECK_L11                      20231106_23:41:16 20231106_23:41:22    1  [[32m Pass [0;39m]
28    KR_RETIMER       TTP_JBOG_SWITCH_VR_UPDATE                      20231106_23:41:23 20231106_23:41:27    1  [[32m Pass [0;39m]
29    KR_RETIMER       TTP_JBOG_RETIMER_VR_UPDATE                     20231106_23:41:28 20231106_23:41:57    1  [[32m Pass [0;39m]
30    KR_K2_RAMDISK    TT_SMC_IP_CHECK                                20231106_23:41:59 20231106_23:42:02    1  [[32m Pass [0;39m]
31    KR_K2_RAMDISK    TT_CABLE_DETECT                                20231106_23:42:04 20231106_23:45:51    1  [[32m Pass [0;39m]
32    KR_K2_RAMDISK    TT_PCI_HD_CHECK                                20231106_23:45:52 20231106_23:45:55    1  [[32m Pass [0;39m]
33    KR_K2_RAMDISK    TT_PCI_SPEED_CHECK                             20231106_23:45:56 20231106_23:45:58    1  [[32m Pass [0;39m]
34    KR_K2_RAMDISK    PSTORE_RESET                                   20231106_23:45:59 20231106_23:46:42    1  [[32m Pass [0;39m]
35    KR_K2_RAMDISK    TT_SET_RECOVERY                                20231106_23:46:44 20231106_23:46:44    1  [[32m Pass [0;39m]
36    KR_K2_RAMDISK    POWER_CYCLE_DC                                 20231106_23:46:46 20231106_23:46:46    1  [[32m Pass [0;39m]
37    KR_K2_RAMDISK    DB_LOG_IP                                      20231107_00:34:16 20231107_00:34:18    1  [[32m Pass [0;39m]
38    KR_K2_RAMDISK    PXE_BOOTMENU                                   20231107_00:34:20 20231107_00:34:30    1  [[32m Pass [0;39m]
39    KR_K2_RAMDISK    AP_RAMDISK_LOG_CHECK                           20231107_07:19:40 20231107_07:19:41    1  [[32m Pass [0;39m]
40    KR_K2_RAMDISK    SEL_CLEAR                                      20231107_07:19:42 20231107_07:19:43    1  [[32m Pass [0;39m]
41    KR_SFCS          SFCS_UPLOAD_TIME                               20231107_07:19:44 20231107_07:19:46    1  [[32m Pass [0;39m]
42    KR_SFCS          TT_SFCS_PASS                                   20231107_07:19:47 20231107_07:19:49    1  [[32m Pass [0;39m]
43    MR_SFCS          SFCS_UPLOAD_TIME                               20231107_07:19:50 20231107_07:19:51    1  [[32m Pass [0;39m]
44    MR_MLA_RAMDISK   TT_SMC_IP_CHECK                                20231107_07:19:52 20231107_07:19:56    1  [[32m Pass [0;39m]
45    MR_MLA_RAMDISK   TT_PCI_SPEED_CHECK                             20231107_07:19:57 20231107_07:20:00    1  [[32m Pass [0;39m]
46    MR_MLA_RAMDISK   PSTORE_RESET                                   20231107_07:20:02 20231107_07:20:44    1  [[32m Pass [0;39m]
47    MR_MLA_RAMDISK   TT_SET_RECOVERY                                20231107_07:20:46 20231107_07:20:47    1  [[32m Pass [0;39m]
48    MR_MLA_RAMDISK   POWER_CYCLE_DC                                 20231107_07:20:48 20231107_07:20:49    1  [[32m Pass [0;39m]
49    MR_MLA_RAMDISK   TT_CABLE_DETECT                                20231107_08:05:54 20231107_08:09:53    1  [[32m Pass [0;39m]
50    MR_MLA_RAMDISK   PXE_BOOTMENU                                   20231107_08:09:54 20231107_08:10:05    1  [[32m Pass [0;39m]
51    MR_MLA_RAMDISK   SEL_CLEAR                                      20231107_12:32:55 20231107_12:32:56    1  [[32m Pass [0;39m]
52    MR_MLA_RAMDISK   BMC_RESET                                      20231107_12:32:57 20231107_12:34:59    1  [[32m Pass [0;39m]
53    MR_MLA_RAMDISK   AP_RAMDISK_LOG_CHECK                           20231107_12:35:00 20231107_12:35:02    1  [[32m Pass [0;39m]
54    MR_SFCS          SFCS_UPLOAD_TIME                               20231107_12:35:04 20231107_12:35:06    1  [[32m Pass [0;39m]
55    MR_SFCS          TT_SFCS_PASS                                   20231107_12:35:07 20231107_12:35:10    1  [[32m Pass [0;39m]
56    SL_SLT           TT_SMC_IP_CHECK                                20231107_12:35:11 20231107_12:35:15    1  [[32m Pass [0;39m]
57    SL_SLT           SFCS_UPLOAD_TIME                               20231107_12:35:16 20231107_12:35:17    1  [[32m Pass [0;39m]
58    SL_SLT           PXE_BOOTMENU                                   20231107_12:35:18 20231107_12:35:29    1  [[32m Pass [0;39m]
59    SL_SLT           AWS_SLT_LOG_CHECK                              20231107_18:37:05 20231107_18:37:06    1  [[32m Pass [0;39m]
60    SL_LOG           INIT_CLEAR                                     20231107_18:37:08 20231107_18:39:29    1  [[32m Pass [0;39m]
61    SL_LOG           TTP_PCI_CHECK                                  20231107_18:39:31 20231107_18:39:34    1  [[32m Pass [0;39m]
62    SL_LOG           TT_SDR_CHECK                                   20231107_18:39:36 20231107_18:41:02    1  [[32m Pass [0;39m]
63    SL_LOG           TT_JBOG_SDR_CHECK                              20231107_18:41:04 20231107_18:44:58    1  [[32m Pass [0;39m]
64    SL_LOG           TT_SEL_CHECK                                   20231107_18:44:59 20231107_18:45:00    1  [[32m Pass [0;39m]
65    SL_LOG           TT_DMESG_CHECK                                 20231107_18:45:02 20231107_18:45:04    1  [[32m Pass [0;39m]
66    SL_LOG           TT_MESSAGES_CHECK                              20231107_18:45:05 20231107_18:45:06    1  [[32m Pass [0;39m]
67    SL_LOG           MCE_CHECK                                      20231107_18:45:07 20231107_18:45:08    1  [[32m Pass [0;39m]
68    SL_FW            AB_K2V4_VER                                    20231107_18:45:10 20231107_18:46:14    1  [[32m Pass [0;39m]
69    SL_FW            TT_CPLD_UPDATE                                 20231107_18:46:16 20231107_18:46:18    1  [[32m Pass [0;39m]
70    SL_FW            SEQ_CPLD_CHECK                                 20231107_18:46:19 20231107_18:46:21    1  [[32m Pass [0;39m]
71    SL_FW            MGMT_CPLD_CHECK                                20231107_18:46:23 20231107_18:46:24    1  [[32m Pass [0;39m]
72    SL_HW            TTP_PCI_CHECK                                  20231107_18:46:26 20231107_18:46:29    1  [[32m Pass [0;39m]
73    SL_HW            MEMORY_CONFIG_CHECK                            20231107_18:46:31 20231107_18:46:33    1  [[32m Pass [0;39m]
74    SL_HW            CPU_CONFIG_CHECK                               20231107_18:46:34 20231107_18:46:35    1  [[32m Pass [0;39m]
75    SL_HW            BMC_MAC_CHECK                                  20231107_18:46:37 20231107_18:46:39    1  [[32m Pass [0;39m]
76    SL_HW            BMC_SELF_TEST                                  20231107_18:46:40 20231107_18:46:41    1  [[32m Pass [0;39m]
77    SL_HW            TT_DMI_CHECK                                   20231107_18:46:43 20231107_18:46:47    1  [[32m Pass [0;39m]
78    SL_HW            UUID_CHECK                                     20231107_18:46:49 20231107_18:46:49    1  [[32m Pass [0;39m]
79    SL_HW            AB_INTER_LINK                                  20231107_18:46:51 20231107_18:47:08    1  [[32m Pass [0;39m]
80    SL_END           DB_LOG_IP                                      20231107_18:47:10 20231107_18:47:14    1  [[32m Pass [0;39m]
81    SL_SFCS_END      SFCS_UPLOAD_TIME                               20231107_18:47:15 20231107_18:47:17    1  [[32m Pass [0;39m]
82    SL_SFCS_END      TT_SFCS_PASS                                   20231107_18:47:19 20231107_18:47:21    1  [[32m Pass [0;39m]
1     TN_START         RACK_SFCS_PASS                                 20231108_10:22:10 20231108_10:22:11    1  [[32m Pass [0;39m]
2     TN_START         SFCS_CHECK_ROUTE                               20231108_10:22:13 20231108_10:22:13    1  [[32m Pass [0;39m]
3     TN_START         SFCS_UPLOAD_TIME                               20231108_10:22:15 20231108_10:22:16    1  [[32m Pass [0;39m]
4     TN_START         INIT_CLEAR                                     20231108_10:22:17 20231108_10:23:23    1  [[32m Pass [0;39m]
5     TN_START         BFT_RTC_TEST                                   20231108_10:23:24 20231108_10:23:34    1  [[32m Pass [0;39m]
6     TN_START         DB_LOG_IP                                      20231108_10:23:35 20231108_10:23:38    1  [[32m Pass [0;39m]
7     TN_START         SFCS_UPLOAD_TIME                               20231108_10:23:39 20231108_10:23:41    1  [[32m Pass [0;39m]
8     TN_START         SFCS_PASS                                      20231108_10:23:43 20231108_10:23:43    1  [[32m Pass [0;39m]
9     TO_START         SFCS_UPLOAD_TIME                               20231108_10:23:45 20231108_10:23:45    1  [[32m Pass [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_10:23:47 20231108_10:23:49    1  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_10:23:50 20231108_10:23:53    1  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_10:23:55 20231108_10:23:57    1  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_10:23:59 20231108_10:24:02    1  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:24:03 20231108_10:24:26    1  [[31m Fail [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_10:36:34 20231108_10:36:35    2  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_10:36:37 20231108_10:36:40    2  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_10:36:41 20231108_10:36:44    2  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_10:36:46 20231108_10:36:48    2  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:36:50 20231108_10:37:13    2  [[31m Fail [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_10:45:38 20231108_10:45:40    3  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_10:45:41 20231108_10:45:44    3  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_10:45:46 20231108_10:45:49    3  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_10:45:50 20231108_10:45:53    3  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:45:55 20231108_10:45:55    3  [[33m Term [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_10:52:52 20231108_10:52:54    4  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_10:52:55 20231108_10:52:58    4  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_10:53:00 20231108_10:53:03    4  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_10:53:05 20231108_10:53:08    4  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:53:09 20231108_10:53:32    4  [[32m Pass [0;39m]
15    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:53:33 20231108_10:53:56    1  [[32m Pass [0;39m]
16    TO_LOG           TT_FRU_CHECK                                   20231108_10:53:58 20231108_10:53:59    1  [[33m Term [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_10:58:18 20231108_10:58:20    5  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_10:58:22 20231108_10:58:24    5  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_10:58:26 20231108_10:58:28    5  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_10:58:30 20231108_10:58:33    5  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:58:34 20231108_10:58:58    5  [[32m Pass [0;39m]
15    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_10:58:59 20231108_10:59:23    2  [[32m Pass [0;39m]
16    TO_LOG           TT_FRU_CHECK                                   20231108_10:59:24 20231108_11:05:04    2  [[31m Fail [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_11:11:01 20231108_11:11:02    6  [[33m Term [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_11:14:17 20231108_11:14:19    7  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_11:14:21 20231108_11:14:23    6  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_11:14:25 20231108_11:14:28    6  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_11:14:30 20231108_11:14:32    6  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_11:14:34 20231108_11:14:58    6  [[32m Pass [0;39m]
15    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_11:14:59 20231108_11:15:22    3  [[32m Pass [0;39m]
16    TO_LOG           TT_FRU_CHECK                                   20231108_11:15:24 20231108_11:21:34    3  [[32m Pass [0;39m]
17    TO_LOG           TTP_JBOG_SWITCH_VR_UPDATE                      20231108_11:21:35 20231108_11:21:38    1  [[32m Pass [0;39m]
18    TO_LOG           TTP_JBOG_RETIMER_VR_UPDATE                     20231108_11:21:40 20231108_11:22:06    1  [[32m Pass [0;39m]
19    TO_LOG           TTP_JBOG_SWITCH_CHECK_L11                      20231108_11:22:08 20231108_11:22:12    1  [[32m Pass [0;39m]
20    TO_LOG           TT_JBOG_RETIMER_CHECK_L11                      20231108_11:22:14 20231108_11:25:56    1  [[32m Pass [0;39m]
21    TO_LOG           TT_JBOG_SDR_CHECK                              20231108_11:25:57 20231108_11:33:23    1  [[32m Pass [0;39m]
22    TO_LOG           TTP_RETIMER_CHECK                              20231108_11:33:25 20231108_11:33:36    1  [[32m Pass [0;39m]
23    TO_LOG           TTP_PCI_CHECK                                  20231108_11:33:37 20231108_11:33:41    1  [[32m Pass [0;39m]
24    TO_LOG           IDLE                                           20231108_11:33:43 20231108_11:33:45    1  [[32m Pass [0;39m]
25    TO_LOG           TT_SDR_CHECK                                   20231108_11:33:46 20231108_11:35:19    1  [[32m Pass [0;39m]
26    TO_LOG           MCE_CHECK                                      20231108_11:35:20 20231108_11:35:21    1  [[32m Pass [0;39m]
27    TO_LOG           AB_K2V4_VER                                    20231108_11:35:22 20231108_11:36:27    1  [[32m Pass [0;39m]
28    TO_LOG           TT_CPLD_UPDATE                                 20231108_11:36:28 20231108_11:36:30    1  [[32m Pass [0;39m]
29    TO_LOG           SEQ_CPLD_CHECK                                 20231108_11:36:32 20231108_11:36:33    1  [[32m Pass [0;39m]
30    TO_LOG           MGMT_CPLD_CHECK                                20231108_11:36:35 20231108_11:36:37    1  [[32m Pass [0;39m]
31    TO_LOG           MEMORY_CONFIG_CHECK                            20231108_11:36:38 20231108_11:36:40    1  [[32m Pass [0;39m]
32    TO_LOG           CPU_CONFIG_CHECK                               20231108_11:36:42 20231108_11:36:42    1  [[32m Pass [0;39m]
33    TO_LOG           BMC_MAC_CHECK                                  20231108_11:36:44 20231108_11:36:46    1  [[32m Pass [0;39m]
34    TO_LOG           BMC_SELF_TEST                                  20231108_11:36:47 20231108_11:36:48    1  [[32m Pass [0;39m]
35    TO_LOG           TT_FAN_CHECK                                   20231108_11:36:50 20231108_11:41:28    1  [[32m Pass [0;39m]
36    TO_LOG           TT_FSC_TEST                                    20231108_11:41:29 20231108_11:44:07    1  [[32m Pass [0;39m]
37    TO_LOG           TT_HSC_CHECK                                   20231108_11:44:09 20231108_11:44:14    1  [[32m Pass [0;39m]
38    TO_LOG           TT_DMI_CHECK                                   20231108_11:44:16 20231108_11:44:20    1  [[32m Pass [0;39m]
39    TO_LOG           UUID_CHECK                                     20231108_11:44:21 20231108_11:44:22    1  [[32m Pass [0;39m]
40    TO_LOG           AB_INTER_LINK                                  20231108_11:44:24 20231108_11:44:42    1  [[32m Pass [0;39m]
41    TO_LOG           IDLE                                           20231108_11:44:44 20231108_11:46:44    1  [[32m Pass [0;39m]
42    TO_LOG           TT_CABLE_DETECT                                20231108_11:46:46 20231108_11:50:36    1  [[32m Pass [0;39m]
43    TO_LOG           TT_JBOG_CPLD_CHECK_L11                         20231108_11:50:38 20231108_11:50:41    1  [[32m Pass [0;39m]
44    TO_LOG           TT_JBOG_SMC_MAC                                20231108_11:50:43 20231108_11:50:51    1  [[31m Fail [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_12:25:29 20231108_12:25:31    8  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_12:25:33 20231108_12:25:35    7  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_12:25:37 20231108_12:25:40    7  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_12:25:42 20231108_12:25:45    7  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_12:25:46 20231108_12:26:09    7  [[32m Pass [0;39m]
15    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_12:26:11 20231108_12:26:33    4  [[32m Pass [0;39m]
16    TO_LOG           TT_FRU_CHECK                                   20231108_12:26:35 20231108_12:32:13    4  [[32m Pass [0;39m]
17    TO_LOG           TTP_JBOG_SWITCH_VR_UPDATE                      20231108_12:32:14 20231108_12:33:20    2  [[32m Pass [0;39m]
18    TO_LOG           TTP_JBOG_RETIMER_VR_UPDATE                     20231108_12:33:22 20231108_12:33:48    2  [[32m Pass [0;39m]
19    TO_LOG           TTP_JBOG_SWITCH_CHECK_L11                      20231108_12:33:50 20231108_12:33:55    2  [[32m Pass [0;39m]
20    TO_LOG           TT_JBOG_RETIMER_CHECK_L11                      20231108_12:33:56 20231108_12:37:39    2  [[32m Pass [0;39m]
21    TO_LOG           TT_JBOG_SDR_CHECK                              20231108_12:37:41 20231108_12:45:13    2  [[32m Pass [0;39m]
22    TO_LOG           TTP_RETIMER_CHECK                              20231108_12:45:15 20231108_12:45:26    2  [[32m Pass [0;39m]
23    TO_LOG           TTP_PCI_CHECK                                  20231108_12:45:27 20231108_12:45:31    2  [[32m Pass [0;39m]
24    TO_LOG           IDLE                                           20231108_12:45:33 20231108_12:45:35    2  [[32m Pass [0;39m]
25    TO_LOG           TT_SDR_CHECK                                   20231108_12:45:36 20231108_12:47:11    2  [[32m Pass [0;39m]
26    TO_LOG           MCE_CHECK                                      20231108_12:47:13 20231108_12:47:13    2  [[32m Pass [0;39m]
27    TO_LOG           AB_K2V4_VER                                    20231108_12:47:15 20231108_12:48:19    2  [[32m Pass [0;39m]
28    TO_LOG           TT_CPLD_UPDATE                                 20231108_12:48:21 20231108_12:48:23    2  [[32m Pass [0;39m]
29    TO_LOG           SEQ_CPLD_CHECK                                 20231108_12:48:25 20231108_12:48:26    2  [[32m Pass [0;39m]
30    TO_LOG           MGMT_CPLD_CHECK                                20231108_12:48:28 20231108_12:48:30    2  [[32m Pass [0;39m]
31    TO_LOG           MEMORY_CONFIG_CHECK                            20231108_12:48:31 20231108_12:48:33    2  [[32m Pass [0;39m]
32    TO_LOG           CPU_CONFIG_CHECK                               20231108_12:48:35 20231108_12:48:35    2  [[32m Pass [0;39m]
33    TO_LOG           BMC_MAC_CHECK                                  20231108_12:48:37 20231108_12:48:39    2  [[32m Pass [0;39m]
34    TO_LOG           BMC_SELF_TEST                                  20231108_12:48:40 20231108_12:48:41    2  [[32m Pass [0;39m]
35    TO_LOG           TT_FAN_CHECK                                   20231108_12:48:43 20231108_12:53:23    2  [[32m Pass [0;39m]
36    TO_LOG           TT_FSC_TEST                                    20231108_12:53:25 20231108_12:56:08    2  [[32m Pass [0;39m]
37    TO_LOG           TT_HSC_CHECK                                   20231108_12:56:10 20231108_12:56:14    2  [[32m Pass [0;39m]
38    TO_LOG           TT_DMI_CHECK                                   20231108_12:56:16 20231108_12:56:20    2  [[32m Pass [0;39m]
39    TO_LOG           UUID_CHECK                                     20231108_12:56:22 20231108_12:56:23    2  [[32m Pass [0;39m]
40    TO_LOG           AB_INTER_LINK                                  20231108_12:56:24 20231108_12:56:58    2  [[32m Pass [0;39m]
41    TO_LOG           IDLE                                           20231108_12:56:59 20231108_12:59:00    2  [[32m Pass [0;39m]
42    TO_LOG           TT_CABLE_DETECT                                20231108_12:59:02 20231108_13:02:50    2  [[32m Pass [0;39m]
43    TO_LOG           TT_JBOG_CPLD_CHECK_L11                         20231108_13:02:52 20231108_13:02:55    2  [[32m Pass [0;39m]
44    TO_LOG           TT_JBOG_SMC_MAC                                20231108_13:02:57 20231108_13:02:57    2  [[33m Term [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_13:09:29 20231108_13:09:31    9  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_13:09:32 20231108_13:09:35    8  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_13:09:37 20231108_13:09:40    8  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_13:09:41 20231108_13:09:44    8  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_13:09:46 20231108_13:10:08    8  [[32m Pass [0;39m]
15    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_13:10:10 20231108_13:10:36    5  [[32m Pass [0;39m]
16    TO_LOG           TT_FRU_CHECK                                   20231108_13:10:38 20231108_13:16:21    5  [[32m Pass [0;39m]
17    TO_LOG           TTP_JBOG_SWITCH_VR_UPDATE                      20231108_13:16:23 20231108_13:17:29    3  [[32m Pass [0;39m]
18    TO_LOG           TTP_JBOG_RETIMER_VR_UPDATE                     20231108_13:17:31 20231108_13:17:58    3  [[32m Pass [0;39m]
19    TO_LOG           TTP_JBOG_SWITCH_CHECK_L11                      20231108_13:18:00 20231108_13:18:05    3  [[32m Pass [0;39m]
20    TO_LOG           TT_JBOG_RETIMER_CHECK_L11                      20231108_13:18:06 20231108_13:21:49    3  [[32m Pass [0;39m]
21    TO_LOG           TT_JBOG_SDR_CHECK                              20231108_13:21:51 20231108_13:29:20    3  [[32m Pass [0;39m]
22    TO_LOG           TTP_RETIMER_CHECK                              20231108_13:29:21 20231108_13:29:33    3  [[32m Pass [0;39m]
23    TO_LOG           TTP_PCI_CHECK                                  20231108_13:29:35 20231108_13:29:39    3  [[32m Pass [0;39m]
24    TO_LOG           IDLE                                           20231108_13:29:40 20231108_13:29:42    3  [[32m Pass [0;39m]
25    TO_LOG           TT_SDR_CHECK                                   20231108_13:29:44 20231108_13:31:27    3  [[32m Pass [0;39m]
26    TO_LOG           MCE_CHECK                                      20231108_13:31:28 20231108_13:31:29    3  [[32m Pass [0;39m]
27    TO_LOG           AB_K2V4_VER                                    20231108_13:31:30 20231108_13:32:35    3  [[32m Pass [0;39m]
28    TO_LOG           TT_CPLD_UPDATE                                 20231108_13:32:36 20231108_13:32:38    3  [[32m Pass [0;39m]
29    TO_LOG           SEQ_CPLD_CHECK                                 20231108_13:32:40 20231108_13:32:42    3  [[32m Pass [0;39m]
30    TO_LOG           MGMT_CPLD_CHECK                                20231108_13:32:43 20231108_13:32:45    3  [[32m Pass [0;39m]
31    TO_LOG           MEMORY_CONFIG_CHECK                            20231108_13:32:46 20231108_13:32:48    3  [[32m Pass [0;39m]
32    TO_LOG           CPU_CONFIG_CHECK                               20231108_13:32:50 20231108_13:32:51    3  [[32m Pass [0;39m]
33    TO_LOG           BMC_MAC_CHECK                                  20231108_13:32:52 20231108_13:32:54    3  [[32m Pass [0;39m]
34    TO_LOG           BMC_SELF_TEST                                  20231108_13:32:56 20231108_13:32:56    3  [[32m Pass [0;39m]
35    TO_LOG           TT_FAN_CHECK                                   20231108_13:32:58 20231108_13:37:38    3  [[32m Pass [0;39m]
36    TO_LOG           TT_FSC_TEST                                    20231108_13:37:40 20231108_13:40:22    3  [[32m Pass [0;39m]
37    TO_LOG           TT_HSC_CHECK                                   20231108_13:40:23 20231108_13:40:28    3  [[32m Pass [0;39m]
38    TO_LOG           TT_DMI_CHECK                                   20231108_13:40:30 20231108_13:40:34    3  [[32m Pass [0;39m]
39    TO_LOG           UUID_CHECK                                     20231108_13:40:36 20231108_13:40:36    3  [[32m Pass [0;39m]
40    TO_LOG           AB_INTER_LINK                                  20231108_13:40:38 20231108_13:41:10    3  [[32m Pass [0;39m]
41    TO_LOG           IDLE                                           20231108_13:41:12 20231108_13:43:13    3  [[32m Pass [0;39m]
42    TO_LOG           TT_CABLE_DETECT                                20231108_13:43:15 20231108_13:47:05    3  [[32m Pass [0;39m]
43    TO_LOG           TT_JBOG_CPLD_CHECK_L11                         20231108_13:47:07 20231108_13:47:10    3  [[32m Pass [0;39m]
44    TO_LOG           TT_JBOG_SMC_MAC                                20231108_13:47:11 20231108_13:47:17    3  [[32m Pass [0;39m]
45    TO_LOG           TT_DMESG_CHECK                                 20231108_13:47:19 20231108_13:47:21    1  [[32m Pass [0;39m]
46    TO_LOG           TT_MESSAGES_CHECK                              20231108_13:47:23 20231108_13:47:23    1  [[32m Pass [0;39m]
47    TO_LOG           TT_SEL_CHECK                                   20231108_13:47:25 20231108_13:48:35    1  [[31m Fail [0;39m]
10    TO_LOG           BIOS_CHECK                                     20231108_13:53:26 20231108_13:53:28   10  [[32m Pass [0;39m]
11    TO_LOG           TTP_BMC_CHECK                                  20231108_13:53:29 20231108_13:53:32    9  [[32m Pass [0;39m]
12    TO_LOG           TT_JBOG_SMC_VER_L11                            20231108_13:53:34 20231108_13:53:37    9  [[32m Pass [0;39m]
13    TO_LOG           TT_JBOG_CPLD_UPDATE_L11                        20231108_13:53:38 20231108_13:53:41    9  [[32m Pass [0;39m]
14    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_13:53:43 20231108_13:54:06    9  [[32m Pass [0;39m]
15    TO_LOG           TTP_JBOG_FRU_CHECK_L11                         20231108_13:54:07 20231108_13:54:31    6  [[32m Pass [0;39m]
16    TO_LOG           TT_FRU_CHECK                                   20231108_13:54:32 20231108_14:00:10    6  [[32m Pass [0;39m]
17    TO_LOG           TTP_JBOG_SWITCH_VR_UPDATE                      20231108_14:00:12 20231108_14:01:18    4  [[32m Pass [0;39m]
18    TO_LOG           TTP_JBOG_RETIMER_VR_UPDATE                     20231108_14:01:20 20231108_14:01:46    4  [[32m Pass [0;39m]
19    TO_LOG           TTP_JBOG_SWITCH_CHECK_L11                      20231108_14:01:48 20231108_14:01:52    4  [[32m Pass [0;39m]
20    TO_LOG           TT_JBOG_RETIMER_CHECK_L11                      20231108_14:01:54 20231108_14:05:37    4  [[32m Pass [0;39m]
21    TO_LOG           TT_JBOG_SDR_CHECK                              20231108_14:05:38 20231108_14:13:00    4  [[32m Pass [0;39m]
22    TO_LOG           TTP_RETIMER_CHECK                              20231108_14:13:02 20231108_14:13:13    4  [[32m Pass [0;39m]
23    TO_LOG           TTP_PCI_CHECK                                  20231108_14:13:15 20231108_14:13:19    4  [[32m Pass [0;39m]
24    TO_LOG           IDLE                                           20231108_14:13:21 20231108_14:13:23    4  [[32m Pass [0;39m]
25    TO_LOG           TT_SDR_CHECK                                   20231108_14:13:24 20231108_14:16:22    4  [[32m Pass [0;39m]
26    TO_LOG           MCE_CHECK                                      20231108_14:16:23 20231108_14:16:24    4  [[32m Pass [0;39m]
27    TO_LOG           AB_K2V4_VER                                    20231108_14:16:25 20231108_14:17:30    4  [[32m Pass [0;39m]
28    TO_LOG           TT_CPLD_UPDATE                                 20231108_14:17:31 20231108_14:17:33    4  [[32m Pass [0;39m]
29    TO_LOG           SEQ_CPLD_CHECK                                 20231108_14:17:35 20231108_14:17:37    4  [[32m Pass [0;39m]
30    TO_LOG           MGMT_CPLD_CHECK                                20231108_14:17:38 20231108_14:17:40    4  [[32m Pass [0;39m]
31    TO_LOG           MEMORY_CONFIG_CHECK                            20231108_14:17:42 20231108_14:17:44    4  [[32m Pass [0;39m]
32    TO_LOG           CPU_CONFIG_CHECK                               20231108_14:17:45 20231108_14:17:46    4  [[32m Pass [0;39m]
33    TO_LOG           BMC_MAC_CHECK                                  20231108_14:17:48 20231108_14:17:50    4  [[32m Pass [0;39m]
34    TO_LOG           BMC_SELF_TEST                                  20231108_14:17:51 20231108_14:17:52    4  [[32m Pass [0;39m]
35    TO_LOG           TT_FAN_CHECK                                   20231108_14:17:54 20231108_14:22:34    4  [[32m Pass [0;39m]
36    TO_LOG           TT_FSC_TEST                                    20231108_14:22:35 20231108_14:25:19    4  [[32m Pass [0;39m]
37    TO_LOG           TT_HSC_CHECK                                   20231108_14:25:20 20231108_14:25:25    4  [[32m Pass [0;39m]
38    TO_LOG           TT_DMI_CHECK                                   20231108_14:25:27 20231108_14:25:31    4  [[32m Pass [0;39m]
39    TO_LOG           UUID_CHECK                                     20231108_14:25:32 20231108_14:25:33    4  [[32m Pass [0;39m]
40    TO_LOG           AB_INTER_LINK                                  20231108_14:25:35 20231108_14:25:52    4  [[32m Pass [0;39m]
41    TO_LOG           IDLE                                           20231108_14:25:54 20231108_14:27:55    4  [[32m Pass [0;39m]
42    TO_LOG           TT_CABLE_DETECT                                20231108_14:27:56 20231108_14:31:43    4  [[32m Pass [0;39m]
43    TO_LOG           TT_JBOG_CPLD_CHECK_L11                         20231108_14:31:45 20231108_14:31:49    4  [[32m Pass [0;39m]
44    TO_LOG           TT_JBOG_SMC_MAC                                20231108_14:31:50 20231108_14:31:57    4  [[32m Pass [0;39m]
45    TO_LOG           TT_DMESG_CHECK                                 20231108_14:31:59 20231108_14:32:00    2  [[32m Pass [0;39m]
46    TO_LOG           TT_MESSAGES_CHECK                              20231108_14:32:02 20231108_14:32:03    2  [[32m Pass [0;39m]
47    TO_LOG           TT_SEL_CHECK                                   20231108_14:32:04 20231108_14:32:51    2  [[32m Pass [0;39m]
48    TO_LOG           TT_JBOG_GPU_FRU_CHECK                          20231108_14:32:53 20231108_14:33:13    1  [[32m Pass [0;39m]
49    TO_LOG           TT_JBOG_GPU_FRU_CHECK                          20231108_14:33:14 20231108_14:33:36    1  [[32m Pass [0;39m]
50    TO_END           SFCS_UPLOAD_TIME                               20231108_14:33:38 20231108_14:33:40    1  [[32m Pass [0;39m]
51    TO_END           SFCS_PASS                                      20231108_14:33:41 20231108_14:33:42    1  [[32m Pass [0;39m]
52    TP_START         SFCS_UPLOAD_TIME                               20231108_14:33:44 20231108_14:33:44    1  [[32m Pass [0;39m]
53    TP_END           SFCS_UPLOAD_TIME                               20231108_14:33:46 20231108_14:33:48    1  [[32m Pass [0;39m]
54    TP_END           SFCS_PASS                                      20231108_14:33:50 20231108_14:33:51    1  [[32m Pass [0;39m]
