`timescale 1ns / 1ps

module RAM(
    input  logic        clk,
    input  logic [1:0]  strb,
    input  logic        we,
    input  logic [31:0]  rAddr,
    input  logic [31:0]  wAddr,
    input  logic [31:0] wData,
    output logic [31:0] rData 
);

    logic [7:0] mem[0:2**8 - 1];

    always_ff @( posedge clk ) begin
        if (we) begin
            case (strb)
                2'b00: begin                     //byte
                    mem[wAddr]   <= wData[7:0]; 
                end 
                2'b01: begin                     //half
                    mem[wAddr]   <= wData[7:0];
                    mem[wAddr+1] <= wData[15:8];
                end
                2'b10: begin                     //word
                    mem[wAddr]   <= wData[7:0];
                    mem[wAddr+1] <= wData[15:8];
                    mem[wAddr+2] <= wData[23:16];
                    mem[wAddr+3] <= wData[31:24];
                end
            endcase
        end
    end

    assign rData = mem[rAddr];

    always_comb begin
        case (strb)
            2'b00: begin                     //byte
                rData[7:0]   <= mem[wAddr+0]; 
                rData[15:8]  <= 0;
                rData[23:16] <= 0;
                rData[31:24] <= 0;
            end 
            2'b01: begin                     //half
                rData[7:0]   <= mem[wAddr+0]; 
                rData[15:8]  <= mem[wAddr+1];
                rData[23:16] <= 0;
                rData[31:24] <= 0;
            end
            2'b10: begin                     //word
                rData[7:0]   <= mem[wAddr+0]; 
                rData[15:8]  <= mem[wAddr+1];
                rData[23:16] <= mem[wAddr+2];
                rData[31:24] <= mem[wAddr+3];
            end
        endcase
    end
endmodule
