

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_248_22'
================================================================
* Date:           Sun Feb  5 16:59:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  4.800 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  1.680 us|  1.680 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_248_22  |       26|       26|        11|          8|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     8|        -|       -|    -|
|Expression           |        -|     -|        0|   16405|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     204|    -|
|Register             |        -|     -|      121|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|      121|   16609|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U2704  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2706  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2708  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U2710  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U2705  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U2707  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U2709  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U2711  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln248_fu_277_p2      |         +|   0|  0|     9|           2|           1|
    |add_ln251_10_fu_400_p2   |         +|   0|  0|    21|          14|          14|
    |add_ln251_11_fu_707_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln251_12_fu_738_p2   |         +|   0|  0|    19|           8|           4|
    |add_ln251_13_fu_855_p2   |         +|   0|  0|    15|           8|           8|
    |add_ln251_14_fu_623_p2   |         +|   0|  0|    19|          12|           5|
    |add_ln251_15_fu_839_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln251_16_fu_690_p2   |         +|   0|  0|    21|          14|          14|
    |add_ln251_17_fu_845_p2   |         +|   0|  0|    16|           7|           4|
    |add_ln251_18_fu_916_p2   |         +|   0|  0|    18|          10|           5|
    |add_ln251_19_fu_1133_p2  |         +|   0|  0|    15|           8|           8|
    |add_ln251_20_fu_975_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln251_21_fu_1016_p2  |         +|   0|  0|    19|           8|           5|
    |add_ln251_22_fu_1117_p2  |         +|   0|  0|    19|           8|           8|
    |add_ln251_23_fu_1123_p2  |         +|   0|  0|    16|           7|           5|
    |add_ln251_2_fu_323_p2    |         +|   0|  0|    17|          12|          12|
    |add_ln251_3_fu_412_p2    |         +|   0|  0|    16|           9|           8|
    |add_ln251_4_fu_422_p2    |         +|   0|  0|    17|          10|          10|
    |add_ln251_5_fu_447_p2    |         +|   0|  0|    18|          10|          10|
    |add_ln251_6_fu_575_p2    |         +|   0|  0|    19|           8|           8|
    |add_ln251_7_fu_584_p2    |         +|   0|  0|    15|           8|           8|
    |add_ln251_8_fu_355_p2    |         +|   0|  0|    19|          12|           4|
    |add_ln251_9_fu_702_p2    |         +|   0|  0|    18|          10|           4|
    |add_ln251_fu_317_p2      |         +|   0|  0|    17|          12|          12|
    |add_ln252_1_fu_900_p2    |         +|   0|  0|    17|          11|          11|
    |add_ln252_2_fu_1175_p2   |         +|   0|  0|    14|           7|           7|
    |add_ln252_3_fu_981_p2    |         +|   0|  0|    21|          14|          14|
    |add_ln252_4_fu_1189_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln252_5_fu_1248_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln252_6_fu_1400_p2   |         +|   0|  0|    15|           8|           8|
    |add_ln252_7_fu_1279_p2   |         +|   0|  0|    14|           7|           7|
    |add_ln252_8_fu_1384_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln252_9_fu_1390_p2   |         +|   0|  0|    16|           7|           7|
    |add_ln252_fu_894_p2      |         +|   0|  0|    17|          11|          11|
    |sub_ln251_1_fu_441_p2    |         -|   0|  0|    18|          10|          10|
    |sub_ln251_2_fu_563_p2    |         -|   0|  0|    19|           8|           8|
    |sub_ln251_3_fu_569_p2    |         -|   0|  0|    14|           7|           7|
    |sub_ln251_4_fu_684_p2    |         -|   0|  0|    17|          10|          10|
    |sub_ln251_5_fu_827_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln251_6_fu_833_p2    |         -|   0|  0|    16|           7|           7|
    |sub_ln251_7_fu_969_p2    |         -|   0|  0|    17|          10|          10|
    |sub_ln251_8_fu_1105_p2   |         -|   0|  0|    15|           8|           8|
    |sub_ln251_9_fu_1111_p2   |         -|   0|  0|    16|           7|           7|
    |sub_ln251_fu_307_p2      |         -|   0|  0|    15|           8|           8|
    |sub_ln252_1_fu_1372_p2   |         -|   0|  0|    19|           8|           8|
    |sub_ln252_2_fu_1378_p2   |         -|   0|  0|    16|           7|           7|
    |sub_ln252_fu_1242_p2     |         -|   0|  0|    16|           9|           9|
    |icmp_ln248_fu_271_p2     |      icmp|   0|  0|     8|           2|           2|
    |lshr_ln251_1_fu_728_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln251_2_fu_1006_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln251_fu_469_p2     |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln252_fu_1269_p2    |      lshr|   0|  0|  1865|         448|         448|
    |shl_ln251_10_fu_864_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln251_11_fu_887_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln251_16_fu_1142_p2  |       shl|   0|  0|   165|           8|          56|
    |shl_ln251_17_fu_1165_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln251_1_fu_616_p2    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln251_fu_593_p2      |       shl|   0|  0|   165|           8|          56|
    |shl_ln252_1_fu_1432_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln252_fu_1409_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    |xor_ln251_fu_345_p2      |       xor|   0|  0|    15|          14|          15|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 16405|        4056|        4210|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_171       |   9|          2|    2|          4|
    |epnp_address0                |  49|          9|    8|         72|
    |epnp_d0                      |  26|          5|  448|       2240|
    |epnp_we0                     |  26|          5|   56|        280|
    |i_fu_154                     |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 204|         40|  521|       2617|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln251_20_reg_1652                |  10|   0|   10|          0|
    |add_ln251_2_reg_1569                 |  12|   0|   12|          0|
    |add_ln251_4_reg_1616                 |  10|   0|   10|          0|
    |add_ln252_5_reg_1672                 |   9|   0|    9|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |i_fu_154                             |   2|   0|    2|          0|
    |icmp_ln248_reg_1541                  |   1|   0|    1|          0|
    |sext_ln251_reg_1580                  |  11|   0|   14|          3|
    |shl_ln252_6_reg_1545                 |   2|   0|    5|          3|
    |shl_ln252_6_reg_1545_pp0_iter1_reg   |   2|   0|    5|          3|
    |sub_ln251_4_reg_1632                 |   7|   0|   10|          3|
    |sub_ln251_reg_1557                   |   5|   0|    8|          3|
    |tmp_2188_reg_1606                    |   7|   0|    7|          0|
    |tmp_s_reg_1601                       |   4|   0|    4|          0|
    |zext_ln251_11_reg_1662               |   2|   0|    7|          5|
    |zext_ln251_8_reg_1552                |   2|   0|    8|          6|
    |zext_ln251_8_reg_1552_pp0_iter1_reg  |   2|   0|    8|          6|
    |zext_ln251_9_cast_reg_1536           |   8|   0|   10|          2|
    |zext_ln251_cast_reg_1531             |   7|   0|   11|          4|
    |zext_ln252_3_cast_reg_1526           |   7|   0|    9|          2|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 121|   0|  161|         40|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_248_22|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_248_22|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_248_22|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_248_22|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_248_22|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_248_22|  return value|
|zext_ln248     |   in|    8|     ap_none|                            zext_ln248|        scalar|
|zext_ln251_9   |   in|    8|     ap_none|                          zext_ln251_9|        scalar|
|epnp_address0  |  out|    8|   ap_memory|                                  epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                  epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                  epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                  epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                  epnp|         array|
|zext_ln251     |   in|    7|     ap_none|                            zext_ln251|        scalar|
|zext_ln252_3   |   in|    7|     ap_none|                          zext_ln252_3|        scalar|
+---------------+-----+-----+------------+--------------------------------------+--------------+

