module response_waitrequest_adapter_a (
  clk,
  reset,

  mm_response_readdata,
  mm_response_read,
  mm_response_address,
  mm_response_byteenable,
  mm_response_waitrequest,

  src_response_data,
  src_response_valid,
  src_response_ready,

  sw_reset,
  response_watermark,
  response_fifo_full,
  response_fifo_empty,
  done_strobe,
  actual_bytes_transferred,
  error,
  early_termination,
  transfer_complete_IRQ_mask,
  error_IRQ_mask,
  early_termination_IRQ_mask,
  descriptor_buffer_full
);

  parameter RESPONSE_PORT = 0;   
  parameter FIFO_DEPTH = 256;    
  parameter FIFO_DEPTH_LOG2 = 8;
  localparam FIFO_WIDTH = (RESPONSE_PORT == 0)? 41 : 51;  

  input clk;
  input reset;

  output reg [31:0] mm_response_readdata;
  input mm_response_read;
  input mm_response_address;  
  input [3:0] mm_response_byteenable;
  output reg mm_response_waitrequest;

  output reg [255:0] src_response_data;  
  output reg src_response_valid;
  input src_response_ready;

  input sw_reset;
  output reg [15:0] response_watermark;
  output reg response_fifo_full;
  output reg response_fifo_empty;
  input done_strobe;
  input [31:0] actual_bytes_transferred;
  input [7:0] error;
  input early_termination;
  
  input transfer_complete_IRQ_mask;
  input [7:0] error_IRQ_mask;
  input early_termination_IRQ_mask;
  input descriptor_buffer_full;  

  reg [FIFO_DEPTH_LOG2-1:0] fifo_used;
  reg fifo_full;
  reg fifo_empty;
  wire fifo_read;
  reg [FIFO_WIDTH-1:0] fifo_input;
  reg [FIFO_WIDTH-1:0] fifo_output;

  reg [FIFO_WIDTH-1:0] fifo_memory [0:FIFO_DEPTH-1];
  reg [FIFO_DEPTH_LOG2-1:0] write_ptr;
  reg [FIFO_DEPTH_LOG2-1:0] read_ptr;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      write_ptr <= 0;
      read_ptr <= 0;
      fifo_full <= 0;
      fifo_empty <= 1;
    end else if (sw_reset) begin
      write_ptr <= 0;
      read_ptr <= 0;
      fifo_full <= 0;
      fifo_empty <= 1;
    end else begin
      if (done_strobe && !fifo_full) begin
        fifo_memory[write_ptr] <= fifo_input;
        write_ptr <= write_ptr + 1;
        fifo_empty <= 0;
        if (write_ptr + 1 == read_ptr)
          fifo_full <= 1;
      end
      if (fifo_read && !fifo_empty) begin
        fifo_output <= fifo_memory[read_ptr];
        read_ptr <= read_ptr + 1;
        fifo_full <= 0;
        if (read_ptr + 1 == write_ptr)
          fifo_empty <= 1;
      end
    end
    fifo_used <= write_ptr - read_ptr;
  end

  assign fifo_read = (RESPONSE_PORT == 0) ? (mm_response_read && !fifo_empty && mm_response_address == 1 && mm_response_byteenable[3]) : (!fifo_empty && src_response_ready);

  always @* begin
    case (RESPONSE_PORT)
      0: begin
        fifo_input = {early_termination, error, actual_bytes_transferred};  
        
        mm_response_readdata = (mm_response_address == 0) ? fifo_output[31:0] : {{23{1'b0}}, fifo_output[40:32]};
        mm_response_waitrequest = fifo_empty;
        response_watermark = {{(16-(FIFO_DEPTH_LOG2+1)){1'b0}}, fifo_full, fifo_used};  
        response_fifo_full = fifo_full;
        response_fifo_empty = fifo_empty;

        src_response_data = 0;
        src_response_valid = 0;
      end
      1: begin
        fifo_input = {early_termination_IRQ_mask, error_IRQ_mask, transfer_complete_IRQ_mask, early_termination, error, actual_bytes_transferred};

        src_response_data = {{204{1'b0}}, descriptor_buffer_full, fifo_output};  
        src_response_valid = !fifo_empty;
        response_watermark = {{(16-(FIFO_DEPTH_LOG2+1)){1'b0}}, fifo_full, fifo_used};  
        response_fifo_full = fifo_full;
        response_fifo_empty = fifo_empty;

        mm_response_readdata = 0;
        mm_response_waitrequest = 0;
      end
      default: begin
        fifo_input = 0;
        fifo_output = 0;
        mm_response_readdata = 0;
        mm_response_waitrequest = 0;
        src_response_data = 0;
        src_response_valid = 0;
        response_watermark = 0;
        response_fifo_full = 0;
        response_fifo_empty = 0;
      end
    endcase
  end
endmodule