#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000c7cd60 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000ceb0c0_0 .net/s "A_O", 31 0, L_0000000000cf06e0;  1 drivers
v0000000000cec560_0 .var "Address", 31 0;
v0000000000cec100_0 .net "C_U_out", 8 0, L_0000000000cf0960;  1 drivers
v0000000000cec1a0_0 .net "Carry", 0 0, v0000000000cedb40_0;  1 drivers
v0000000000cea800_0 .net "DO", 31 0, v0000000000cd6030_0;  1 drivers
v0000000000ceb520_0 .net "DO_CU", 31 0, v0000000000ccf2e0_0;  1 drivers
v0000000000cebac0_0 .net "Data_RAM_Out", 31 0, v0000000000cd48e0_0;  1 drivers
v0000000000ceada0_0 .net "EX_ALU_OP", 3 0, v0000000000c2ebf0_0;  1 drivers
v0000000000ceaf80_0 .net "EX_B_instr", 0 0, v0000000000ccf7e0_0;  1 drivers
v0000000000ceb980_0 .net "EX_Bit11_0", 31 0, v0000000000c2f0f0_0;  1 drivers
v0000000000cea6c0_0 .net "EX_Bit15_12", 3 0, v0000000000c2f870_0;  1 drivers
v0000000000ceb7a0_0 .net "EX_Bit31_28", 3 0, v0000000000c2faf0_0;  1 drivers
v0000000000ceba20_0 .net/s "EX_MUX_2X1_OUT", 31 0, L_0000000000c112d0;  1 drivers
v0000000000cea1c0_0 .net "EX_RF_Enable", 0 0, v0000000000c2fcd0_0;  1 drivers
v0000000000ceb2a0_0 .net "EX_S_M", 0 0, v0000000000cd0dc0_0;  1 drivers
v0000000000cec740_0 .net "EX_Shift_imm", 0 0, v0000000000c2fb90_0;  1 drivers
v0000000000ceb020_0 .net "EX_addresing_modes", 7 0, v0000000000c2ee70_0;  1 drivers
v0000000000cea300_0 .net "EX_load_instr", 0 0, v0000000000c2ff50_0;  1 drivers
v0000000000ceac60_0 .net "EX_mem_read_write", 0 0, v0000000000c2f190_0;  1 drivers
v0000000000cec600_0 .net "EX_mem_size", 0 0, v0000000000c2f410_0;  1 drivers
v0000000000cec240_0 .net "ID_B_instr", 0 0, L_0000000000c0f7b0;  1 drivers
v0000000000cea940_0 .net "ID_Bit15_12", 3 0, v0000000000cd0aa0_0;  1 drivers
v0000000000cebf20_0 .net "ID_Bit19_16", 3 0, v0000000000cd0780_0;  1 drivers
v0000000000ceb160_0 .net "ID_Bit23_0", 23 0, v0000000000cd0b40_0;  1 drivers
v0000000000cea4e0_0 .net "ID_Bit31_28", 3 0, v0000000000ccf6a0_0;  1 drivers
v0000000000ceb200_0 .net "ID_Bit3_0", 3 0, v0000000000ccfc40_0;  1 drivers
v0000000000cea3a0_0 .net "ID_CU", 9 0, v0000000000cd5950_0;  1 drivers
o0000000000c83ab8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000cea580_0 .net "ID_addresing_modes", 7 0, o0000000000c83ab8;  0 drivers
v0000000000cea120_0 .net "IF_ID_Load", 0 0, v0000000000cd38a0_0;  1 drivers
v0000000000ceaa80_0 .net "MEM_A_O", 31 0, v0000000000c31480_0;  1 drivers
v0000000000cead00_0 .net "MEM_Bit15_12", 3 0, v0000000000c31840_0;  1 drivers
v0000000000cea8a0_0 .net "MEM_MUX3", 31 0, v0000000000c2e510_0;  1 drivers
v0000000000cea260_0 .net "MEM_RF_Enable", 0 0, v0000000000c2fe10_0;  1 drivers
v0000000000cec7e0_0 .net "MEM_load_instr", 0 0, v0000000000c2f550_0;  1 drivers
v0000000000ceb340_0 .net "MEM_mem_read_write", 0 0, v0000000000c2e830_0;  1 drivers
v0000000000ceb3e0_0 .net "MEM_mem_size", 0 0, v0000000000c2f2d0_0;  1 drivers
v0000000000cec6a0_0 .net "MUX1_signal", 1 0, v0000000000cd3a80_0;  1 drivers
v0000000000ceb5c0_0 .net "MUX2_signal", 1 0, v0000000000cd3b20_0;  1 drivers
v0000000000cea080_0 .net "MUX3_signal", 1 0, v0000000000cd3da0_0;  1 drivers
v0000000000cea620_0 .net "MUXControlUnit_signal", 0 0, v0000000000cd4840_0;  1 drivers
v0000000000cea760_0 .net/s "M_O", 31 0, L_0000000000c111f0;  1 drivers
v0000000000ceae40_0 .net "Next_PC", 31 0, v0000000000ccff60_0;  1 drivers
v0000000000ceaee0_0 .net "PA", 31 0, v0000000000ce4240_0;  1 drivers
v0000000000ceb660_0 .net "PB", 31 0, v0000000000ce7a80_0;  1 drivers
v0000000000ceb700_0 .net "PC4", 31 0, L_0000000000cf1680;  1 drivers
v0000000000cebb60_0 .net "PCIN", 31 0, L_0000000000c0fd60;  1 drivers
v0000000000ceb840_0 .net "PCO", 31 0, L_0000000000c10bd0;  1 drivers
v0000000000ceb8e0_0 .net "PC_RF_ld", 0 0, v0000000000cd4980_0;  1 drivers
v0000000000cebca0_0 .net "PD", 31 0, v0000000000ce7120_0;  1 drivers
v0000000000cebd40_0 .net/s "PW", 31 0, L_0000000000c11180;  1 drivers
v0000000000cebde0_0 .var "Reset", 0 0;
v0000000000cebe80_0 .net "S", 0 0, L_0000000000c10700;  1 drivers
v0000000000cebfc0_0 .net "SEx4_out", 31 0, v0000000000ced500_0;  1 drivers
v0000000000cec060_0 .net/s "SSE_out", 31 0, v0000000000ceabc0_0;  1 drivers
v0000000000cec2e0_0 .net "S_M", 0 0, L_0000000000c109a0;  1 drivers
v0000000000cec380_0 .net "TA", 31 0, L_0000000000cf0dc0;  1 drivers
v0000000000cec4c0_0 .net "WB_A_O", 31 0, v0000000000cd08c0_0;  1 drivers
v0000000000cec420_0 .net "WB_Bit15_12", 3 0, v0000000000cd00a0_0;  1 drivers
v0000000000cf0780_0 .net "WB_Data_RAM_Out", 31 0, v0000000000ccfb00_0;  1 drivers
v0000000000cf2300_0 .net "WB_RF_Enable", 0 0, v0000000000ccf560_0;  1 drivers
v0000000000cf0fa0_0 .net "WB_load_instr", 0 0, v0000000000cd0be0_0;  1 drivers
v0000000000cf0b40_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000cf14a0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000cf0320_0 .net "asserted", 0 0, L_0000000000c11490;  1 drivers
v0000000000cf1a40_0 .net "bl", 0 0, L_0000000000c10690;  1 drivers
v0000000000cf1400_0 .net "cc_alu_1", 3 0, L_0000000000cf0c80;  1 drivers
v0000000000cf10e0_0 .net "cc_alu_2", 3 0, L_0000000000cf0d20;  1 drivers
v0000000000cf2580_0 .net "cc_main_alu_out", 3 0, L_0000000000cf1180;  1 drivers
v0000000000cf12c0_0 .net "cc_out", 3 0, v0000000000cd05a0_0;  1 drivers
v0000000000cf00a0_0 .net "choose_ta_r_nop", 0 0, v0000000000c31980_0;  1 drivers
v0000000000cf17c0_0 .var "clk", 0 0;
v0000000000cf1540_0 .var/i "code", 31 0;
v0000000000cf0820_0 .var "data", 31 0;
v0000000000cf1720_0 .net "ex_asserted", 0 0, v0000000000ccf740_0;  1 drivers
v0000000000cf01e0_0 .net "ex_bl", 0 0, v0000000000c2e650_0;  1 drivers
v0000000000cf1860_0 .var/i "file", 31 0;
v0000000000cf1900_0 .net "mem_bl", 0 0, v0000000000c313e0_0;  1 drivers
v0000000000cf1ae0_0 .net "mux_out_1", 31 0, L_0000000000c10cb0;  1 drivers
v0000000000cf1fe0_0 .net/s "mux_out_1_A", 31 0, v0000000000ccf600_0;  1 drivers
v0000000000cf1b80_0 .net "mux_out_2", 31 0, L_0000000000c10e00;  1 drivers
v0000000000cf08c0_0 .net/s "mux_out_2_B", 31 0, v0000000000ccf9c0_0;  1 drivers
v0000000000cf19a0_0 .net "mux_out_3", 31 0, L_0000000000c10ee0;  1 drivers
v0000000000cf0280_0 .net/s "mux_out_3_C", 31 0, v0000000000ccfec0_0;  1 drivers
v0000000000cf2760_0 .net "wb_bl", 0 0, v0000000000ccf420_0;  1 drivers
v0000000000cf1040_0 .var/i "x", 31 0;
L_0000000000cf1220 .part v0000000000cd5950_0, 6, 1;
S_0000000000c825b0 .scope module, "Cond_Is_Assert2" "Cond_Is_Asserted" 2 208, 3 222 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000c11490 .functor BUFZ 1, v0000000000c31e80_0, C4<0>, C4<0>, C4<0>;
v0000000000c31de0_0 .net "asserted", 0 0, L_0000000000c11490;  alias, 1 drivers
v0000000000c31e80_0 .var "assrt", 0 0;
v0000000000c30a80_0 .var/i "c", 31 0;
v0000000000c31c00_0 .net "cc_in", 3 0, v0000000000cd05a0_0;  alias, 1 drivers
v0000000000c31200_0 .net "instr_condition", 3 0, v0000000000c2faf0_0;  alias, 1 drivers
v0000000000c32060_0 .var/i "n", 31 0;
v0000000000c30ee0_0 .var/i "v", 31 0;
v0000000000c30800_0 .var/i "z", 31 0;
E_0000000000c4ddd0/0 .event edge, v0000000000c31c00_0, v0000000000c31200_0, v0000000000c30800_0, v0000000000c30a80_0;
E_0000000000c4ddd0/1 .event edge, v0000000000c32060_0, v0000000000c30ee0_0;
E_0000000000c4ddd0 .event/or E_0000000000c4ddd0/0, E_0000000000c4ddd0/1;
S_0000000000c82740 .scope module, "Condition_Hand" "Condition_Handler" 2 211, 3 383 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c30f80_0 .net "asserted", 0 0, L_0000000000c11490;  alias, 1 drivers
v0000000000c30940_0 .net "b_instr", 0 0, L_0000000000c0f7b0;  alias, 1 drivers
v0000000000c31980_0 .var "choose_ta_r_nop", 0 0;
E_0000000000c4e250 .event edge, v0000000000c31de0_0, v0000000000c30940_0;
S_0000000000c828d0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 218, 3 529 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000c308a0_0 .net "A_O", 31 0, L_0000000000cf06e0;  alias, 1 drivers
v0000000000c30bc0_0 .net "EXBL", 0 0, v0000000000c2e650_0;  alias, 1 drivers
v0000000000c30c60_0 .net "EX_Bit15_12", 3 0, v0000000000c2f870_0;  alias, 1 drivers
v0000000000c310c0_0 .net "EX_RF_instr", 0 0, v0000000000c2fcd0_0;  alias, 1 drivers
v0000000000c31160_0 .net "EX_load_instr", 0 0, v0000000000c2ff50_0;  alias, 1 drivers
v0000000000c31ac0_0 .net "EX_mem_read_write", 0 0, v0000000000c2f190_0;  alias, 1 drivers
v0000000000c31340_0 .net "EX_mem_size", 0 0, v0000000000c2f410_0;  alias, 1 drivers
v0000000000c313e0_0 .var "MEMBL", 0 0;
v0000000000c31480_0 .var "MEM_A_O", 31 0;
v0000000000c31840_0 .var "MEM_Bit15_12", 3 0;
v0000000000c2e510_0 .var "MEM_MUX3", 31 0;
v0000000000c2fe10_0 .var "MEM_RF_Enable", 0 0;
v0000000000c2f550_0 .var "MEM_load_instr", 0 0;
v0000000000c2e830_0 .var "MEM_mem_read_write", 0 0;
v0000000000c2f2d0_0 .var "MEM_mem_size", 0 0;
v0000000000c2edd0_0 .net "Reset", 0 0, v0000000000cebde0_0;  1 drivers
v0000000000c2e5b0_0 .net "cc_main_alu_out", 3 0, L_0000000000cf1180;  alias, 1 drivers
v0000000000c2eb50_0 .net "clk", 0 0, v0000000000cf17c0_0;  1 drivers
v0000000000c2e330_0 .net "mux_out_3_C", 31 0, v0000000000ccfec0_0;  alias, 1 drivers
E_0000000000c4e290 .event posedge, v0000000000c2edd0_0, v0000000000c2eb50_0;
S_00000000008e73d0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 188, 3 455 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 4 "EX_Bit31_28";
    .port_info 5 /OUTPUT 1 "EX_Shift_imm";
    .port_info 6 /OUTPUT 4 "EX_ALU_OP";
    .port_info 7 /OUTPUT 1 "EX_load_instr";
    .port_info 8 /OUTPUT 1 "EX_RF_instr";
    .port_info 9 /OUTPUT 32 "EX_Bit11_0";
    .port_info 10 /OUTPUT 8 "EX_addresing_modes";
    .port_info 11 /OUTPUT 1 "EX_mem_size";
    .port_info 12 /OUTPUT 1 "EX_mem_read_write";
    .port_info 13 /OUTPUT 1 "EXBL";
    .port_info 14 /OUTPUT 1 "ex_S_M";
    .port_info 15 /OUTPUT 1 "ex_asserted";
    .port_info 16 /OUTPUT 1 "ex_b_instr";
    .port_info 17 /INPUT 32 "mux_out_1";
    .port_info 18 /INPUT 32 "mux_out_2";
    .port_info 19 /INPUT 32 "mux_out_3";
    .port_info 20 /INPUT 4 "ID_Bit15_12";
    .port_info 21 /INPUT 4 "ID_Bit31_28";
    .port_info 22 /INPUT 10 "ID_CU";
    .port_info 23 /INPUT 32 "ID_Bit11_0";
    .port_info 24 /INPUT 8 "ID_addresing_modes";
    .port_info 25 /INPUT 1 "clk";
    .port_info 26 /INPUT 1 "Reset";
    .port_info 27 /INPUT 1 "s_M";
    .port_info 28 /INPUT 1 "asserted";
    .port_info 29 /INPUT 1 "b_instr";
v0000000000c2e650_0 .var "EXBL", 0 0;
v0000000000c2ebf0_0 .var "EX_ALU_OP", 3 0;
v0000000000c2f0f0_0 .var "EX_Bit11_0", 31 0;
v0000000000c2f870_0 .var "EX_Bit15_12", 3 0;
v0000000000c2faf0_0 .var "EX_Bit31_28", 3 0;
v0000000000c2fcd0_0 .var "EX_RF_instr", 0 0;
v0000000000c2fb90_0 .var "EX_Shift_imm", 0 0;
v0000000000c2ee70_0 .var "EX_addresing_modes", 7 0;
v0000000000c2ff50_0 .var "EX_load_instr", 0 0;
v0000000000c2f190_0 .var "EX_mem_read_write", 0 0;
v0000000000c2f410_0 .var "EX_mem_size", 0 0;
v0000000000c2f5f0_0 .net "ID_Bit11_0", 31 0, v0000000000ccf2e0_0;  alias, 1 drivers
v0000000000924c60_0 .net "ID_Bit15_12", 3 0, v0000000000cd0aa0_0;  alias, 1 drivers
v0000000000925480_0 .net "ID_Bit31_28", 3 0, v0000000000ccf6a0_0;  alias, 1 drivers
v0000000000925020_0 .net "ID_CU", 9 0, v0000000000cd5950_0;  alias, 1 drivers
v0000000000c309e0_0 .net "ID_addresing_modes", 7 0, o0000000000c83ab8;  alias, 0 drivers
v0000000000ccf4c0_0 .net "Reset", 0 0, v0000000000cebde0_0;  alias, 1 drivers
v0000000000cd01e0_0 .net "asserted", 0 0, L_0000000000c11490;  alias, 1 drivers
v0000000000ccfd80_0 .net "b_instr", 0 0, L_0000000000c0f7b0;  alias, 1 drivers
v0000000000ccf060_0 .net "clk", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd0dc0_0 .var "ex_S_M", 0 0;
v0000000000ccf740_0 .var "ex_asserted", 0 0;
v0000000000ccf7e0_0 .var "ex_b_instr", 0 0;
v0000000000ccfe20_0 .net "mux_out_1", 31 0, L_0000000000c10cb0;  alias, 1 drivers
v0000000000ccf600_0 .var "mux_out_1_A", 31 0;
v0000000000cd0320_0 .net "mux_out_2", 31 0, L_0000000000c10e00;  alias, 1 drivers
v0000000000ccf9c0_0 .var "mux_out_2_B", 31 0;
v0000000000cd0c80_0 .net "mux_out_3", 31 0, L_0000000000c10ee0;  alias, 1 drivers
v0000000000ccfec0_0 .var "mux_out_3_C", 31 0;
v0000000000ccf380_0 .net "s_M", 0 0, L_0000000000c109a0;  alias, 1 drivers
S_00000000008ef460 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 126, 3 396 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000cd0e60_0 .net "DataOut", 31 0, v0000000000cd6030_0;  alias, 1 drivers
v0000000000cd0500_0 .net "Hazard_Unit_Ld", 0 0, v0000000000cd38a0_0;  alias, 1 drivers
v0000000000cd0aa0_0 .var "ID_Bit15_12", 3 0;
v0000000000cd0780_0 .var "ID_Bit19_16", 3 0;
v0000000000cd0b40_0 .var "ID_Bit23_0", 23 0;
v0000000000ccf2e0_0 .var "ID_Bit31_0", 31 0;
v0000000000ccf6a0_0 .var "ID_Bit31_28", 3 0;
v0000000000ccfc40_0 .var "ID_Bit3_0", 3 0;
v0000000000ccff60_0 .var "ID_Next_PC", 31 0;
v0000000000cd0d20_0 .net "PC4", 31 0, L_0000000000cf1680;  alias, 1 drivers
v0000000000ccf920_0 .net "Reset", 0 0, v0000000000cebde0_0;  alias, 1 drivers
v0000000000cd0000_0 .net "asserted", 0 0, L_0000000000c11490;  alias, 1 drivers
v0000000000cd03c0_0 .net "choose_ta_r_nop", 0 0, v0000000000c31980_0;  alias, 1 drivers
v0000000000cd0a00_0 .net "clk", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
S_00000000008ef5f0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 230, 3 566 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000ccfba0_0 .net "MEMBL", 0 0, v0000000000c313e0_0;  alias, 1 drivers
v0000000000cd0820_0 .net "MEM_RF_Enable", 0 0, v0000000000c2fe10_0;  alias, 1 drivers
v0000000000ccfce0_0 .net "MEM_load_instr", 0 0, v0000000000c2f550_0;  alias, 1 drivers
v0000000000cd0280_0 .net "Reset", 0 0, v0000000000cebde0_0;  alias, 1 drivers
v0000000000ccf420_0 .var "WBBL", 0 0;
v0000000000ccf560_0 .var "WB_RF_Enable", 0 0;
v0000000000cd0be0_0 .var "WB_load_instr", 0 0;
v0000000000ccfa60_0 .net "alu_out", 31 0, v0000000000c31480_0;  alias, 1 drivers
v0000000000ccefc0_0 .net "bit15_12", 3 0, v0000000000c31840_0;  alias, 1 drivers
v0000000000ccf100_0 .net "clk", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ccf1a0_0 .net "data_r_out", 31 0, v0000000000cd48e0_0;  alias, 1 drivers
v0000000000cd08c0_0 .var "wb_alu_out", 31 0;
v0000000000cd00a0_0 .var "wb_bit15_12", 3 0;
v0000000000ccfb00_0 .var "wb_data_r_out", 31 0;
S_00000000008ef780 .scope module, "Status_register" "Status_register" 2 141, 3 203 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000cd0140_0 .net "Reset", 0 0, v0000000000cebde0_0;  alias, 1 drivers
v0000000000ccf880_0 .net "S", 0 0, v0000000000cd0dc0_0;  alias, 1 drivers
v0000000000cd0460_0 .net "cc_in", 3 0, L_0000000000cf1180;  alias, 1 drivers
v0000000000cd05a0_0 .var "cc_out", 3 0;
v0000000000cd0640_0 .net "clk", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
E_0000000000c4e750 .event posedge, v0000000000c2eb50_0;
S_00000000008e79b0 .scope module, "alu_1" "alu" 2 116, 3 1281 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cd06e0_0 .net/s "A", 31 0, L_0000000000c10bd0;  alias, 1 drivers
v0000000000cd0960_0 .net "Alu_Out", 3 0, L_0000000000cf0c80;  alias, 1 drivers
L_0000000000cf4058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ccf240_0 .net/s "B", 31 0, L_0000000000cf4058;  1 drivers
v0000000000cd19d0_0 .var/i "Cin", 31 0;
L_0000000000cf40a0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000cd1b10_0 .net "OPS", 3 0, L_0000000000cf40a0;  1 drivers
v0000000000cd1930_0 .var/s "OPS_result", 32 0;
v0000000000cd1110_0 .net/s "S", 31 0, L_0000000000cf1680;  alias, 1 drivers
v0000000000cd2b50_0 .net *"_ivl_11", 0 0, L_0000000000cf23a0;  1 drivers
v0000000000cd2ab0_0 .net *"_ivl_16", 0 0, L_0000000000cf15e0;  1 drivers
v0000000000cd2bf0_0 .net *"_ivl_3", 0 0, L_0000000000cf1360;  1 drivers
v0000000000cd23d0_0 .net *"_ivl_7", 0 0, L_0000000000cf2620;  1 drivers
L_0000000000cf40e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000cd21f0_0 .net "ccCin", 3 0, L_0000000000cf40e8;  1 drivers
v0000000000cd1890_0 .var/i "ol", 31 0;
v0000000000cd2c90_0 .var/i "tc", 31 0;
v0000000000cd1070_0 .var/i "tn", 31 0;
v0000000000cd1a70_0 .var/i "tv", 31 0;
v0000000000cd1bb0_0 .var/i "tz", 31 0;
E_0000000000c4e2d0/0 .event edge, v0000000000cd21f0_0, v0000000000cd1b10_0, v0000000000cd06e0_0, v0000000000ccf240_0;
E_0000000000c4e2d0/1 .event edge, v0000000000cd1930_0, v0000000000cd19d0_0;
E_0000000000c4e2d0 .event/or E_0000000000c4e2d0/0, E_0000000000c4e2d0/1;
L_0000000000cf1360 .part v0000000000cd1070_0, 0, 1;
L_0000000000cf2620 .part v0000000000cd1bb0_0, 0, 1;
L_0000000000cf23a0 .part v0000000000cd2c90_0, 0, 1;
L_0000000000cf0c80 .concat8 [ 1 1 1 1], L_0000000000cf15e0, L_0000000000cf23a0, L_0000000000cf2620, L_0000000000cf1360;
L_0000000000cf15e0 .part v0000000000cd1a70_0, 0, 1;
L_0000000000cf1680 .part v0000000000cd1930_0, 0, 32;
S_00000000008e7b40 .scope module, "alu_2" "alu" 2 149, 3 1281 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cd2dd0_0 .net/s "A", 31 0, v0000000000ced500_0;  alias, 1 drivers
v0000000000cd2290_0 .net "Alu_Out", 3 0, L_0000000000cf0d20;  alias, 1 drivers
v0000000000cd2830_0 .net/s "B", 31 0, v0000000000ccff60_0;  alias, 1 drivers
v0000000000cd1610_0 .var/i "Cin", 31 0;
L_0000000000cf4130 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000cd2790_0 .net "OPS", 3 0, L_0000000000cf4130;  1 drivers
v0000000000cd2e70_0 .var/s "OPS_result", 32 0;
v0000000000cd2970_0 .net/s "S", 31 0, L_0000000000cf0dc0;  alias, 1 drivers
v0000000000cd1ed0_0 .net *"_ivl_11", 0 0, L_0000000000cf2080;  1 drivers
v0000000000cd1f70_0 .net *"_ivl_16", 0 0, L_0000000000cf1cc0;  1 drivers
v0000000000cd1e30_0 .net *"_ivl_3", 0 0, L_0000000000cf0a00;  1 drivers
v0000000000cd1750_0 .net *"_ivl_7", 0 0, L_0000000000cf1c20;  1 drivers
L_0000000000cf4178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000cd1c50_0 .net "ccCin", 3 0, L_0000000000cf4178;  1 drivers
v0000000000cd1cf0_0 .var/i "ol", 31 0;
v0000000000cd0fd0_0 .var/i "tc", 31 0;
v0000000000cd1d90_0 .var/i "tn", 31 0;
v0000000000cd11b0_0 .var/i "tv", 31 0;
v0000000000cd2d30_0 .var/i "tz", 31 0;
E_0000000000c4e3d0/0 .event edge, v0000000000cd1c50_0, v0000000000cd2790_0, v0000000000cd2dd0_0, v0000000000ccff60_0;
E_0000000000c4e3d0/1 .event edge, v0000000000cd2e70_0, v0000000000cd1610_0;
E_0000000000c4e3d0 .event/or E_0000000000c4e3d0/0, E_0000000000c4e3d0/1;
L_0000000000cf0a00 .part v0000000000cd1d90_0, 0, 1;
L_0000000000cf1c20 .part v0000000000cd2d30_0, 0, 1;
L_0000000000cf2080 .part v0000000000cd0fd0_0, 0, 1;
L_0000000000cf0d20 .concat8 [ 1 1 1 1], L_0000000000cf1cc0, L_0000000000cf2080, L_0000000000cf1c20, L_0000000000cf0a00;
L_0000000000cf1cc0 .part v0000000000cd11b0_0, 0, 1;
L_0000000000cf0dc0 .part v0000000000cd2e70_0, 0, 32;
S_00000000008e7cd0 .scope module, "alu_main" "alu" 2 197, 3 1281 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cd1250_0 .net/s "A", 31 0, v0000000000ccf600_0;  alias, 1 drivers
v0000000000cd2010_0 .net "Alu_Out", 3 0, L_0000000000cf1180;  alias, 1 drivers
v0000000000cd2510_0 .net/s "B", 31 0, L_0000000000c112d0;  alias, 1 drivers
v0000000000cd1390_0 .var/i "Cin", 31 0;
v0000000000cd20b0_0 .net "OPS", 3 0, v0000000000c2ebf0_0;  alias, 1 drivers
v0000000000cd2150_0 .var/s "OPS_result", 32 0;
v0000000000cd12f0_0 .net/s "S", 31 0, L_0000000000cf06e0;  alias, 1 drivers
v0000000000cd1430_0 .net *"_ivl_11", 0 0, L_0000000000cf0500;  1 drivers
v0000000000cd2330_0 .net *"_ivl_16", 0 0, L_0000000000cf05a0;  1 drivers
v0000000000cd14d0_0 .net *"_ivl_3", 0 0, L_0000000000cf2260;  1 drivers
v0000000000cd1570_0 .net *"_ivl_7", 0 0, L_0000000000cf0460;  1 drivers
v0000000000cd16b0_0 .net "ccCin", 3 0, v0000000000cd05a0_0;  alias, 1 drivers
v0000000000cd2470_0 .var/i "ol", 31 0;
v0000000000cd17f0_0 .var/i "tc", 31 0;
v0000000000cd25b0_0 .var/i "tn", 31 0;
v0000000000cd2650_0 .var/i "tv", 31 0;
v0000000000cd26f0_0 .var/i "tz", 31 0;
E_0000000000c4e550/0 .event edge, v0000000000c31c00_0, v0000000000c2ebf0_0, v0000000000ccf600_0, v0000000000cd2510_0;
E_0000000000c4e550/1 .event edge, v0000000000cd2150_0, v0000000000cd1390_0;
E_0000000000c4e550 .event/or E_0000000000c4e550/0, E_0000000000c4e550/1;
L_0000000000cf2260 .part v0000000000cd25b0_0, 0, 1;
L_0000000000cf0460 .part v0000000000cd26f0_0, 0, 1;
L_0000000000cf0500 .part v0000000000cd17f0_0, 0, 1;
L_0000000000cf1180 .concat8 [ 1 1 1 1], L_0000000000cf05a0, L_0000000000cf0500, L_0000000000cf0460, L_0000000000cf2260;
L_0000000000cf05a0 .part v0000000000cd2650_0, 0, 1;
L_0000000000cf06e0 .part v0000000000cd2150_0, 0, 32;
S_00000000008e3510 .scope module, "control_unit1" "control_unit" 2 134, 3 7 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000c0f7b0 .functor BUFZ 1, v0000000000cd3580_0, C4<0>, C4<0>, C4<0>;
L_0000000000c10690 .functor BUFZ 1, v0000000000cd4700_0, C4<0>, C4<0>, C4<0>;
L_0000000000c10700 .functor BUFZ 1, v0000000000cd4ca0_0, C4<0>, C4<0>, C4<0>;
v0000000000cd2a10_0 .net "A", 31 0, v0000000000ccf2e0_0;  alias, 1 drivers
v0000000000cd28d0_0 .net "BL", 0 0, L_0000000000c10690;  alias, 1 drivers
v0000000000cd3260_0 .net "C_U_out", 8 0, L_0000000000cf0960;  alias, 1 drivers
v0000000000cd4a20_0 .net "ID_B_instr", 0 0, L_0000000000c0f7b0;  alias, 1 drivers
v0000000000cd43e0_0 .net "Reset", 0 0, v0000000000cebde0_0;  alias, 1 drivers
v0000000000cd3620_0 .net "S", 0 0, L_0000000000c10700;  alias, 1 drivers
v0000000000cd3080_0 .net *"_ivl_11", 0 0, v0000000000cd4480_0;  1 drivers
v0000000000cd40c0_0 .net *"_ivl_17", 3 0, v0000000000cd36c0_0;  1 drivers
v0000000000cd4160_0 .net *"_ivl_21", 0 0, v0000000000cd4520_0;  1 drivers
v0000000000cd3bc0_0 .net *"_ivl_26", 0 0, v0000000000cd3f80_0;  1 drivers
v0000000000cd3ee0_0 .net *"_ivl_3", 0 0, v0000000000cd47a0_0;  1 drivers
v0000000000cd4ac0_0 .net *"_ivl_7", 0 0, v0000000000cd45c0_0;  1 drivers
v0000000000cd36c0_0 .var "alu_op", 3 0;
v0000000000cd3c60_0 .net "asserted", 0 0, L_0000000000c11490;  alias, 1 drivers
v0000000000cd4700_0 .var "b_bl", 0 0;
v0000000000cd3580_0 .var "b_instr", 0 0;
v0000000000cd4ca0_0 .var "change", 0 0;
v0000000000cd39e0_0 .net "clk", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd4b60_0 .var "instr", 2 0;
v0000000000cd4480_0 .var "l_instr", 0 0;
v0000000000cd4520_0 .var "m_rw", 0 0;
v0000000000cd3f80_0 .var "m_size", 0 0;
v0000000000cd3120_0 .var "r_sr_off", 0 0;
v0000000000cd45c0_0 .var "rf_instr", 0 0;
v0000000000cd47a0_0 .var "s_imm", 0 0;
E_0000000000c4ee10/0 .event edge, v0000000000c2edd0_0, v0000000000c2f5f0_0, v0000000000c31de0_0, v0000000000cd4b60_0;
E_0000000000c4ee10/1 .event edge, v0000000000cd4480_0, v0000000000cd4700_0;
E_0000000000c4ee10 .event/or E_0000000000c4ee10/0, E_0000000000c4ee10/1;
LS_0000000000cf0960_0_0 .concat8 [ 1 1 4 1], v0000000000cd45c0_0, v0000000000cd4480_0, v0000000000cd36c0_0, v0000000000cd47a0_0;
LS_0000000000cf0960_0_4 .concat8 [ 1 1 0 0], v0000000000cd4520_0, v0000000000cd3f80_0;
L_0000000000cf0960 .concat8 [ 7 2 0 0], LS_0000000000cf0960_0_0, LS_0000000000cf0960_0_4;
S_00000000008e36a0 .scope module, "data_ram" "data_ram256x8" 2 222, 3 628 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000cd2fe0_0 .net "Address", 31 0, v0000000000c31480_0;  alias, 1 drivers
v0000000000cd3300_0 .net "DataIn", 31 0, v0000000000c2e510_0;  alias, 1 drivers
v0000000000cd48e0_0 .var "DataOut", 31 0;
v0000000000cd33a0 .array "Mem", 255 0, 7 0;
v0000000000cd4c00_0 .net "ReadWrite", 0 0, v0000000000c2e830_0;  alias, 1 drivers
v0000000000cd4340_0 .net "Size", 0 0, v0000000000c2f2d0_0;  alias, 1 drivers
E_0000000000c4ee90/0 .event edge, v0000000000c2f2d0_0, v0000000000c2e510_0, v0000000000c31480_0, v0000000000c2e830_0;
E_0000000000c4ee90/1 .event edge, v0000000000ccf1a0_0;
E_0000000000c4ee90 .event/or E_0000000000c4ee90/0, E_0000000000c4ee90/1;
S_00000000008e3830 .scope module, "h_u" "hazard_unit" 2 244, 3 792 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000cd31c0_0 .net "EX_Bit15_12", 3 0, v0000000000c2f870_0;  alias, 1 drivers
v0000000000cd3d00_0 .net "EX_RF_Enable", 0 0, v0000000000c2fcd0_0;  alias, 1 drivers
v0000000000cd34e0_0 .net "EX_load_instr", 0 0, v0000000000c2ff50_0;  alias, 1 drivers
v0000000000cd3440_0 .net "ID_Bit19_16", 3 0, v0000000000cd0780_0;  alias, 1 drivers
v0000000000cd3760_0 .net "ID_Bit3_0", 3 0, v0000000000ccfc40_0;  alias, 1 drivers
v0000000000cd3800_0 .net "ID_shift_imm", 0 0, L_0000000000cf1220;  1 drivers
v0000000000cd38a0_0 .var "IF_ID_load", 0 0;
v0000000000cd4660_0 .net "MEM_Bit15_12", 3 0, v0000000000c31840_0;  alias, 1 drivers
v0000000000cd3940_0 .net "MEM_RF_Enable", 0 0, v0000000000c2fe10_0;  alias, 1 drivers
v0000000000cd3a80_0 .var "MUX1_signal", 1 0;
v0000000000cd3b20_0 .var "MUX2_signal", 1 0;
v0000000000cd3da0_0 .var "MUX3_signal", 1 0;
v0000000000cd4840_0 .var "MUXControlUnit_signal", 0 0;
v0000000000cd4980_0 .var "PC_RF_load", 0 0;
v0000000000cd4020_0 .net "WB_Bit15_12", 3 0, v0000000000cd00a0_0;  alias, 1 drivers
v0000000000cd3e40_0 .net "WB_RF_Enable", 0 0, v0000000000ccf560_0;  alias, 1 drivers
v0000000000cd4d40_0 .net "clk", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
E_0000000000c4ef50/0 .event edge, v0000000000c31160_0, v0000000000ccfc40_0, v0000000000c30c60_0, v0000000000cd3800_0;
E_0000000000c4ef50/1 .event edge, v0000000000cd0780_0, v0000000000ccf560_0, v0000000000cd00a0_0, v0000000000c2fe10_0;
E_0000000000c4ef50/2 .event edge, v0000000000c31840_0, v0000000000c310c0_0;
E_0000000000c4ef50 .event/or E_0000000000c4ef50/0, E_0000000000c4ef50/1, E_0000000000c4ef50/2;
S_00000000008f93d0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 137, 3 701 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000c109a0 .functor BUFZ 1, v0000000000cd6c10_0, C4<0>, C4<0>, C4<0>;
v0000000000cd4e80_0 .net "BL", 0 0, L_0000000000c10690;  alias, 1 drivers
v0000000000cd4200_0 .net "C_U", 8 0, L_0000000000cf0960;  alias, 1 drivers
v0000000000cd42a0_0 .net "HF_U", 0 0, v0000000000cd4840_0;  alias, 1 drivers
v0000000000cd4de0_0 .net "MUX_Out", 9 0, v0000000000cd5950_0;  alias, 1 drivers
v0000000000cd6850_0 .net "S", 0 0, L_0000000000c10700;  alias, 1 drivers
v0000000000cd5130_0 .net "S_M", 0 0, L_0000000000c109a0;  alias, 1 drivers
v0000000000cd6c10_0 .var "change", 0 0;
v0000000000cd5950_0 .var "salida", 9 0;
E_0000000000c4eed0 .event edge, v0000000000cd4840_0, v0000000000cd28d0_0, v0000000000cd3260_0, v0000000000cd3620_0;
S_00000000008f9560 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 118, 3 732 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c0fd60 .functor BUFZ 32, v0000000000cd59f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd51d0_0 .net "A", 31 0, L_0000000000cf1680;  alias, 1 drivers
v0000000000cd6df0_0 .net "B", 31 0, L_0000000000cf0dc0;  alias, 1 drivers
v0000000000cd6170_0 .net "MUX_Out", 31 0, L_0000000000c0fd60;  alias, 1 drivers
v0000000000cd59f0_0 .var "salida", 31 0;
v0000000000cd5e50_0 .net "sig", 0 0, v0000000000c31980_0;  alias, 1 drivers
E_0000000000c4ef10 .event edge, v0000000000c31980_0, v0000000000cd0d20_0, v0000000000cd2970_0;
S_00000000008f96f0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 203, 3 732 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c112d0 .functor BUFZ 32, v0000000000cd6cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd6d50_0 .net "A", 31 0, v0000000000ccf9c0_0;  alias, 1 drivers
v0000000000cd5270_0 .net "B", 31 0, v0000000000ceabc0_0;  alias, 1 drivers
v0000000000cd65d0_0 .net "MUX_Out", 31 0, L_0000000000c112d0;  alias, 1 drivers
v0000000000cd6cb0_0 .var "salida", 31 0;
v0000000000cd5bd0_0 .net "sig", 0 0, v0000000000c2fb90_0;  alias, 1 drivers
E_0000000000c4e6d0 .event edge, v0000000000c2fb90_0, v0000000000ccf9c0_0, v0000000000cd5270_0;
S_0000000000cd7c80 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 226, 3 732 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c111f0 .functor BUFZ 32, v0000000000cd6710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd5a90_0 .net "A", 31 0, v0000000000c31480_0;  alias, 1 drivers
v0000000000cd6e90_0 .net "B", 31 0, v0000000000cd48e0_0;  alias, 1 drivers
v0000000000cd4ff0_0 .net "MUX_Out", 31 0, L_0000000000c111f0;  alias, 1 drivers
v0000000000cd6710_0 .var "salida", 31 0;
v0000000000cd5b30_0 .net "sig", 0 0, v0000000000c2f550_0;  alias, 1 drivers
E_0000000000c4e850 .event edge, v0000000000c2f550_0, v0000000000c31480_0, v0000000000ccf1a0_0;
S_0000000000cd7190 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 234, 3 732 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c11180 .functor BUFZ 32, v0000000000cd53b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd5810_0 .net "A", 31 0, v0000000000cd08c0_0;  alias, 1 drivers
v0000000000cd5310_0 .net "B", 31 0, v0000000000ccfb00_0;  alias, 1 drivers
v0000000000cd6350_0 .net "MUX_Out", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd53b0_0 .var "salida", 31 0;
v0000000000cd67b0_0 .net "sig", 0 0, v0000000000cd0be0_0;  alias, 1 drivers
E_0000000000c4e510 .event edge, v0000000000cd0be0_0, v0000000000cd08c0_0, v0000000000ccfb00_0;
S_0000000000cd7640 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 165, 3 676 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c10cb0 .functor BUFZ 32, v0000000000cd5d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd5090_0 .net "A_O", 31 0, L_0000000000cf06e0;  alias, 1 drivers
v0000000000cd6210_0 .net "HF_U", 1 0, v0000000000cd3a80_0;  alias, 1 drivers
v0000000000cd5450_0 .net "MUX_Out", 31 0, L_0000000000c10cb0;  alias, 1 drivers
v0000000000cd6670_0 .net "M_O", 31 0, L_0000000000c111f0;  alias, 1 drivers
v0000000000cd54f0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd5770_0 .net "X", 31 0, v0000000000ce4240_0;  alias, 1 drivers
v0000000000cd5d10_0 .var "salida", 31 0;
E_0000000000c4ef90/0 .event edge, v0000000000cd3a80_0, v0000000000cd5770_0, v0000000000c308a0_0, v0000000000cd4ff0_0;
E_0000000000c4ef90/1 .event edge, v0000000000cd6350_0;
E_0000000000c4ef90 .event/or E_0000000000c4ef90/0, E_0000000000c4ef90/1;
S_0000000000cd7af0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 168, 3 676 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c10e00 .functor BUFZ 32, v0000000000cd6a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd5590_0 .net "A_O", 31 0, L_0000000000cf06e0;  alias, 1 drivers
v0000000000cd5630_0 .net "HF_U", 1 0, v0000000000cd3b20_0;  alias, 1 drivers
v0000000000cd6ad0_0 .net "MUX_Out", 31 0, L_0000000000c10e00;  alias, 1 drivers
v0000000000cd68f0_0 .net "M_O", 31 0, L_0000000000c111f0;  alias, 1 drivers
v0000000000cd5c70_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd6990_0 .net "X", 31 0, v0000000000ce7a80_0;  alias, 1 drivers
v0000000000cd6a30_0 .var "salida", 31 0;
E_0000000000c4e8d0/0 .event edge, v0000000000cd3b20_0, v0000000000cd6990_0, v0000000000c308a0_0, v0000000000cd4ff0_0;
E_0000000000c4e8d0/1 .event edge, v0000000000cd6350_0;
E_0000000000c4e8d0 .event/or E_0000000000c4e8d0/0, E_0000000000c4e8d0/1;
S_0000000000cd7320 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 171, 3 676 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c10ee0 .functor BUFZ 32, v0000000000cd5ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cd60d0_0 .net "A_O", 31 0, L_0000000000cf06e0;  alias, 1 drivers
v0000000000cd56d0_0 .net "HF_U", 1 0, v0000000000cd3da0_0;  alias, 1 drivers
v0000000000cd58b0_0 .net "MUX_Out", 31 0, L_0000000000c10ee0;  alias, 1 drivers
v0000000000cd6b70_0 .net "M_O", 31 0, L_0000000000c111f0;  alias, 1 drivers
v0000000000cd5db0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd6530_0 .net "X", 31 0, v0000000000ce7120_0;  alias, 1 drivers
v0000000000cd5ef0_0 .var "salida", 31 0;
E_0000000000c4e910/0 .event edge, v0000000000cd3da0_0, v0000000000cd6530_0, v0000000000c308a0_0, v0000000000cd4ff0_0;
E_0000000000c4e910/1 .event edge, v0000000000cd6350_0;
E_0000000000c4e910 .event/or E_0000000000c4e910/0, E_0000000000c4e910/1;
S_0000000000cd77d0 .scope module, "ram1" "inst_ram256x8" 2 81, 3 596 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000cd5f90_0 .net "Address", 31 0, L_0000000000c10bd0;  alias, 1 drivers
v0000000000cd6030_0 .var "DataOut", 31 0;
v0000000000cd62b0 .array "Mem", 255 0, 7 0;
E_0000000000c4e890 .event edge, v0000000000cd06e0_0, v0000000000cd0e60_0;
S_0000000000cd74b0 .scope module, "register_file_1" "register_file" 2 161, 3 1101 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000c10bd0 .functor BUFZ 32, v0000000000cd82a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ce6e00_0 .net "BL", 0 0, v0000000000ccf420_0;  alias, 1 drivers
v0000000000ce79e0_0 .net "C", 3 0, v0000000000cd00a0_0;  alias, 1 drivers
v0000000000ce7940_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ce6f40_0 .net "E", 15 0, v0000000000ce4f60_0;  1 drivers
v0000000000ce7b20_0 .net "HZPCld", 0 0, v0000000000cd4980_0;  alias, 1 drivers
v0000000000ce7da0_0 .net "MO", 31 0, v0000000000ce4380_0;  1 drivers
v0000000000ce7300_0 .net/s "PA", 31 0, v0000000000ce4240_0;  alias, 1 drivers
v0000000000ce7e40_0 .net/s "PB", 31 0, v0000000000ce7a80_0;  alias, 1 drivers
v0000000000ce7ee0_0 .net "PCin", 31 0, L_0000000000c0fd60;  alias, 1 drivers
v0000000000cecd80_0 .net/s "PCout", 31 0, L_0000000000c10bd0;  alias, 1 drivers
v0000000000cecce0_0 .net/s "PD", 31 0, v0000000000ce7120_0;  alias, 1 drivers
v0000000000cecf60_0 .net/s "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cecec0_0 .net/s "Q0", 31 0, v0000000000cd8a20_0;  1 drivers
v0000000000cede60_0 .net/s "Q1", 31 0, v0000000000cd8ca0_0;  1 drivers
v0000000000ced8c0_0 .net/s "Q10", 31 0, v0000000000cd9560_0;  1 drivers
v0000000000ced280_0 .net/s "Q11", 31 0, v0000000000cd8980_0;  1 drivers
v0000000000cedc80_0 .net/s "Q12", 31 0, v0000000000cd8b60_0;  1 drivers
v0000000000cec920_0 .net/s "Q13", 31 0, v0000000000cd8f20_0;  1 drivers
v0000000000cece20_0 .net/s "Q14", 31 0, v0000000000cd8de0_0;  1 drivers
v0000000000ced000_0 .net/s "Q15", 31 0, v0000000000cd82a0_0;  1 drivers
v0000000000ced0a0_0 .net/s "Q2", 31 0, v0000000000cd9880_0;  1 drivers
v0000000000cec880_0 .net/s "Q3", 31 0, v0000000000cd9e20_0;  1 drivers
v0000000000cecb00_0 .net/s "Q4", 31 0, v0000000000ce4e20_0;  1 drivers
v0000000000ced960_0 .net/s "Q5", 31 0, v0000000000ce4420_0;  1 drivers
v0000000000cecba0_0 .net/s "Q6", 31 0, v0000000000ce5000_0;  1 drivers
v0000000000ceda00_0 .net/s "Q7", 31 0, v0000000000ce5e60_0;  1 drivers
v0000000000ced820_0 .net/s "Q8", 31 0, v0000000000ce67c0_0;  1 drivers
v0000000000ced140_0 .net/s "Q9", 31 0, v0000000000ce5640_0;  1 drivers
o0000000000c88cd8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000ced460_0 .net "R15MO", 1 0, o0000000000c88cd8;  0 drivers
v0000000000cec9c0_0 .net "RFLd", 0 0, v0000000000ccf560_0;  alias, 1 drivers
v0000000000ced640_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
v0000000000ced3c0_0 .net "SA", 3 0, v0000000000cd0780_0;  alias, 1 drivers
v0000000000cecc40_0 .net "SB", 3 0, v0000000000ccfc40_0;  alias, 1 drivers
L_0000000000cf03c0 .part v0000000000ce4f60_0, 15, 1;
L_0000000000cf0140 .part v0000000000ce4f60_0, 0, 1;
L_0000000000cf0640 .part v0000000000ce4f60_0, 1, 1;
L_0000000000cf2440 .part v0000000000ce4f60_0, 2, 1;
L_0000000000cf1d60 .part v0000000000ce4f60_0, 3, 1;
L_0000000000cf2800 .part v0000000000ce4f60_0, 4, 1;
L_0000000000cf0f00 .part v0000000000ce4f60_0, 5, 1;
L_0000000000cf1e00 .part v0000000000ce4f60_0, 6, 1;
L_0000000000cf1ea0 .part v0000000000ce4f60_0, 7, 1;
L_0000000000cf0be0 .part v0000000000ce4f60_0, 8, 1;
L_0000000000cf1f40 .part v0000000000ce4f60_0, 9, 1;
L_0000000000cf2120 .part v0000000000ce4f60_0, 10, 1;
L_0000000000cf26c0 .part v0000000000ce4f60_0, 11, 1;
L_0000000000cf0e60 .part v0000000000ce4f60_0, 12, 1;
L_0000000000cf21c0 .part v0000000000ce4f60_0, 13, 1;
L_0000000000cf24e0 .part v0000000000ce4f60_0, 14, 1;
S_0000000000cd7000 .scope module, "R0" "register" 3 1133, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd63f0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd6490_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd8a20_0 .var/s "Q", 31 0;
v0000000000cd8ac0_0 .net "RFLd", 0 0, L_0000000000cf0140;  1 drivers
v0000000000cd9100_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000cd7960 .scope module, "R1" "register" 3 1134, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd8e80_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd8020_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd8ca0_0 .var/s "Q", 31 0;
v0000000000cd94c0_0 .net "RFLd", 0 0, L_0000000000cf0640;  1 drivers
v0000000000cd9b00_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000cd7e10 .scope module, "R10" "register" 3 1143, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd8840_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd9ba0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd9560_0 .var/s "Q", 31 0;
v0000000000cd9060_0 .net "RFLd", 0 0, L_0000000000cf2120;  1 drivers
v0000000000cd8200_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce3c60 .scope module, "R11" "register" 3 1144, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd9a60_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd92e0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd8980_0 .var/s "Q", 31 0;
v0000000000cd9240_0 .net "RFLd", 0 0, L_0000000000cf26c0;  1 drivers
v0000000000cd8160_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce2040 .scope module, "R12" "register" 3 1145, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd9380_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd8480_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd8b60_0 .var/s "Q", 31 0;
v0000000000cd80c0_0 .net "RFLd", 0 0, L_0000000000cf0e60;  1 drivers
v0000000000cd8c00_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce3df0 .scope module, "R13" "register" 3 1146, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd9d80_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd9c40_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd8f20_0 .var/s "Q", 31 0;
v0000000000cd9ce0_0 .net "RFLd", 0 0, L_0000000000cf21c0;  1 drivers
v0000000000cd8fc0_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce2fe0 .scope module, "R14" "register" 3 1147, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd9ec0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd8d40_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd8de0_0 .var/s "Q", 31 0;
v0000000000cd91a0_0 .net "RFLd", 0 0, L_0000000000cf24e0;  1 drivers
v0000000000cd9420_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce21d0 .scope module, "R15" "PCregister" 3 1148, 3 1260 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd9600_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd96a0_0 .net "HZPCld", 0 0, v0000000000cd4980_0;  alias, 1 drivers
v0000000000cd9740_0 .net "MOin", 31 0, v0000000000ce4380_0;  alias, 1 drivers
v0000000000cd82a0_0 .var "Q", 31 0;
v0000000000cd8340_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce2360 .scope module, "R2" "register" 3 1135, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd97e0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd8520_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd9880_0 .var/s "Q", 31 0;
v0000000000cd9920_0 .net "RFLd", 0 0, L_0000000000cf2440;  1 drivers
v0000000000cd83e0_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce24f0 .scope module, "R3" "register" 3 1136, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd85c0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd99c0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000cd9e20_0 .var/s "Q", 31 0;
v0000000000cd8660_0 .net "RFLd", 0 0, L_0000000000cf1d60;  1 drivers
v0000000000cd8700_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce3620 .scope module, "R4" "register" 3 1137, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000cd87a0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000cd88e0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce4e20_0 .var/s "Q", 31 0;
v0000000000ce5b40_0 .net "RFLd", 0 0, L_0000000000cf2800;  1 drivers
v0000000000ce4060_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce2810 .scope module, "R5" "register" 3 1138, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ce4920_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ce64a0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce4420_0 .var/s "Q", 31 0;
v0000000000ce6680_0 .net "RFLd", 0 0, L_0000000000cf0f00;  1 drivers
v0000000000ce49c0_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce3170 .scope module, "R6" "register" 3 1139, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ce42e0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ce6360_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce5000_0 .var/s "Q", 31 0;
v0000000000ce6540_0 .net "RFLd", 0 0, L_0000000000cf1e00;  1 drivers
v0000000000ce5280_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce2b30 .scope module, "R7" "register" 3 1140, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ce5460_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ce5aa0_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce5e60_0 .var/s "Q", 31 0;
v0000000000ce41a0_0 .net "RFLd", 0 0, L_0000000000cf1ea0;  1 drivers
v0000000000ce5fa0_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce3490 .scope module, "R8" "register" 3 1141, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ce5320_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ce6720_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce67c0_0 .var/s "Q", 31 0;
v0000000000ce4c40_0 .net "RFLd", 0 0, L_0000000000cf0be0;  1 drivers
v0000000000ce65e0_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce3300 .scope module, "R9" "register" 3 1142, 3 1246 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ce44c0_0 .net "CLK", 0 0, v0000000000cf17c0_0;  alias, 1 drivers
v0000000000ce4880_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce5640_0 .var/s "Q", 31 0;
v0000000000ce5be0_0 .net "RFLd", 0 0, L_0000000000cf1f40;  1 drivers
v0000000000ce53c0_0 .net "RST", 0 0, v0000000000cebde0_0;  alias, 1 drivers
S_0000000000ce2cc0 .scope module, "bc" "binary_decoder" 3 1116, 3 1153 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000ce4ce0_0 .net "C", 3 0, v0000000000cd00a0_0;  alias, 1 drivers
v0000000000ce4f60_0 .var "E", 15 0;
v0000000000ce5d20_0 .net "Ld", 0 0, v0000000000ccf560_0;  alias, 1 drivers
E_0000000000c4f750 .event edge, v0000000000ccf560_0, v0000000000cd00a0_0;
S_0000000000ce2680 .scope module, "muxA" "multiplexer" 3 1119, 3 1185 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000ce5500_0 .net "I0", 31 0, v0000000000cd8a20_0;  alias, 1 drivers
v0000000000ce50a0_0 .net "I1", 31 0, v0000000000cd8ca0_0;  alias, 1 drivers
v0000000000ce4100_0 .net "I10", 31 0, v0000000000cd9560_0;  alias, 1 drivers
v0000000000ce5c80_0 .net "I11", 31 0, v0000000000cd8980_0;  alias, 1 drivers
v0000000000ce4ec0_0 .net "I12", 31 0, v0000000000cd8b60_0;  alias, 1 drivers
v0000000000ce6040_0 .net "I13", 31 0, v0000000000cd8f20_0;  alias, 1 drivers
v0000000000ce5dc0_0 .net "I14", 31 0, v0000000000cd8de0_0;  alias, 1 drivers
v0000000000ce5140_0 .net "I15", 31 0, v0000000000cd82a0_0;  alias, 1 drivers
v0000000000ce4a60_0 .net "I2", 31 0, v0000000000cd9880_0;  alias, 1 drivers
v0000000000ce5f00_0 .net "I3", 31 0, v0000000000cd9e20_0;  alias, 1 drivers
v0000000000ce51e0_0 .net "I4", 31 0, v0000000000ce4e20_0;  alias, 1 drivers
v0000000000ce60e0_0 .net "I5", 31 0, v0000000000ce4420_0;  alias, 1 drivers
v0000000000ce6180_0 .net "I6", 31 0, v0000000000ce5000_0;  alias, 1 drivers
v0000000000ce56e0_0 .net "I7", 31 0, v0000000000ce5e60_0;  alias, 1 drivers
v0000000000ce6220_0 .net "I8", 31 0, v0000000000ce67c0_0;  alias, 1 drivers
v0000000000ce4ba0_0 .net "I9", 31 0, v0000000000ce5640_0;  alias, 1 drivers
v0000000000ce4240_0 .var "P", 31 0;
v0000000000ce62c0_0 .net "S", 3 0, v0000000000cd0780_0;  alias, 1 drivers
E_0000000000c4f510/0 .event edge, v0000000000cd0780_0, v0000000000cd82a0_0, v0000000000cd8de0_0, v0000000000cd8f20_0;
E_0000000000c4f510/1 .event edge, v0000000000cd8b60_0, v0000000000cd8980_0, v0000000000cd9560_0, v0000000000ce5640_0;
E_0000000000c4f510/2 .event edge, v0000000000ce67c0_0, v0000000000ce5e60_0, v0000000000ce5000_0, v0000000000ce4420_0;
E_0000000000c4f510/3 .event edge, v0000000000ce4e20_0, v0000000000cd9e20_0, v0000000000cd9880_0, v0000000000cd8ca0_0;
E_0000000000c4f510/4 .event edge, v0000000000cd8a20_0;
E_0000000000c4f510 .event/or E_0000000000c4f510/0, E_0000000000c4f510/1, E_0000000000c4f510/2, E_0000000000c4f510/3, E_0000000000c4f510/4;
S_0000000000ce37b0 .scope module, "muxB" "multiplexer" 3 1120, 3 1185 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000ce4b00_0 .net "I0", 31 0, v0000000000cd8a20_0;  alias, 1 drivers
v0000000000ce6400_0 .net "I1", 31 0, v0000000000cd8ca0_0;  alias, 1 drivers
v0000000000ce4560_0 .net "I10", 31 0, v0000000000cd9560_0;  alias, 1 drivers
v0000000000ce55a0_0 .net "I11", 31 0, v0000000000cd8980_0;  alias, 1 drivers
v0000000000ce5a00_0 .net "I12", 31 0, v0000000000cd8b60_0;  alias, 1 drivers
v0000000000ce47e0_0 .net "I13", 31 0, v0000000000cd8f20_0;  alias, 1 drivers
v0000000000ce4600_0 .net "I14", 31 0, v0000000000cd8de0_0;  alias, 1 drivers
v0000000000ce46a0_0 .net "I15", 31 0, v0000000000cd82a0_0;  alias, 1 drivers
v0000000000ce4740_0 .net "I2", 31 0, v0000000000cd9880_0;  alias, 1 drivers
v0000000000ce5780_0 .net "I3", 31 0, v0000000000cd9e20_0;  alias, 1 drivers
v0000000000ce5820_0 .net "I4", 31 0, v0000000000ce4e20_0;  alias, 1 drivers
v0000000000ce58c0_0 .net "I5", 31 0, v0000000000ce4420_0;  alias, 1 drivers
v0000000000ce5960_0 .net "I6", 31 0, v0000000000ce5000_0;  alias, 1 drivers
v0000000000ce76c0_0 .net "I7", 31 0, v0000000000ce5e60_0;  alias, 1 drivers
v0000000000ce7580_0 .net "I8", 31 0, v0000000000ce67c0_0;  alias, 1 drivers
v0000000000ce73a0_0 .net "I9", 31 0, v0000000000ce5640_0;  alias, 1 drivers
v0000000000ce7a80_0 .var "P", 31 0;
v0000000000ce6860_0 .net "S", 3 0, v0000000000ccfc40_0;  alias, 1 drivers
E_0000000000c4f550/0 .event edge, v0000000000ccfc40_0, v0000000000cd82a0_0, v0000000000cd8de0_0, v0000000000cd8f20_0;
E_0000000000c4f550/1 .event edge, v0000000000cd8b60_0, v0000000000cd8980_0, v0000000000cd9560_0, v0000000000ce5640_0;
E_0000000000c4f550/2 .event edge, v0000000000ce67c0_0, v0000000000ce5e60_0, v0000000000ce5000_0, v0000000000ce4420_0;
E_0000000000c4f550/3 .event edge, v0000000000ce4e20_0, v0000000000cd9e20_0, v0000000000cd9880_0, v0000000000cd8ca0_0;
E_0000000000c4f550/4 .event edge, v0000000000cd8a20_0;
E_0000000000c4f550 .event/or E_0000000000c4f550/0, E_0000000000c4f550/1, E_0000000000c4f550/2, E_0000000000c4f550/3, E_0000000000c4f550/4;
S_0000000000ce2e50 .scope module, "muxD" "multiplexer" 3 1121, 3 1185 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000ce7440_0 .net "I0", 31 0, v0000000000cd8a20_0;  alias, 1 drivers
v0000000000ce69a0_0 .net "I1", 31 0, v0000000000cd8ca0_0;  alias, 1 drivers
v0000000000ce6900_0 .net "I10", 31 0, v0000000000cd9560_0;  alias, 1 drivers
v0000000000ce6a40_0 .net "I11", 31 0, v0000000000cd8980_0;  alias, 1 drivers
v0000000000ce7620_0 .net "I12", 31 0, v0000000000cd8b60_0;  alias, 1 drivers
v0000000000ce7c60_0 .net "I13", 31 0, v0000000000cd8f20_0;  alias, 1 drivers
v0000000000ce6b80_0 .net "I14", 31 0, v0000000000cd8de0_0;  alias, 1 drivers
v0000000000ce6fe0_0 .net "I15", 31 0, v0000000000cd82a0_0;  alias, 1 drivers
v0000000000ce7760_0 .net "I2", 31 0, v0000000000cd9880_0;  alias, 1 drivers
v0000000000ce71c0_0 .net "I3", 31 0, v0000000000cd9e20_0;  alias, 1 drivers
v0000000000ce6ae0_0 .net "I4", 31 0, v0000000000ce4e20_0;  alias, 1 drivers
v0000000000ce6ea0_0 .net "I5", 31 0, v0000000000ce4420_0;  alias, 1 drivers
v0000000000ce7080_0 .net "I6", 31 0, v0000000000ce5000_0;  alias, 1 drivers
v0000000000ce7800_0 .net "I7", 31 0, v0000000000ce5e60_0;  alias, 1 drivers
v0000000000ce6c20_0 .net "I8", 31 0, v0000000000ce67c0_0;  alias, 1 drivers
v0000000000ce74e0_0 .net "I9", 31 0, v0000000000ce5640_0;  alias, 1 drivers
v0000000000ce7120_0 .var "P", 31 0;
v0000000000ce6cc0_0 .net "S", 3 0, v0000000000cd00a0_0;  alias, 1 drivers
E_0000000000c4f1d0/0 .event edge, v0000000000cd00a0_0, v0000000000cd82a0_0, v0000000000cd8de0_0, v0000000000cd8f20_0;
E_0000000000c4f1d0/1 .event edge, v0000000000cd8b60_0, v0000000000cd8980_0, v0000000000cd9560_0, v0000000000ce5640_0;
E_0000000000c4f1d0/2 .event edge, v0000000000ce67c0_0, v0000000000ce5e60_0, v0000000000ce5000_0, v0000000000ce4420_0;
E_0000000000c4f1d0/3 .event edge, v0000000000ce4e20_0, v0000000000cd9e20_0, v0000000000cd9880_0, v0000000000cd8ca0_0;
E_0000000000c4f1d0/4 .event edge, v0000000000cd8a20_0;
E_0000000000c4f1d0 .event/or E_0000000000c4f1d0/0, E_0000000000c4f1d0/1, E_0000000000c4f1d0/2, E_0000000000c4f1d0/3, E_0000000000c4f1d0/4;
S_0000000000ce29a0 .scope module, "r15mux" "twoToOneMultiplexer" 3 1129, 3 1216 0, S_0000000000cd74b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000ce4380_0 .var "MO", 31 0;
v0000000000ce6d60_0 .net "PC", 31 0, L_0000000000c0fd60;  alias, 1 drivers
v0000000000ce7d00_0 .net "PW", 31 0, L_0000000000c11180;  alias, 1 drivers
v0000000000ce7260_0 .net "PWLd", 0 0, L_0000000000cf03c0;  1 drivers
E_0000000000c4f850 .event edge, v0000000000ce7260_0, v0000000000cd6170_0, v0000000000cd6350_0;
S_0000000000ce3940 .scope module, "se" "SExtender" 2 145, 3 752 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000ced1e0_0 .var/i "i", 31 0;
v0000000000cedbe0_0 .net "in", 23 0, v0000000000cd0b40_0;  alias, 1 drivers
v0000000000ced320_0 .var "in1", 31 0;
v0000000000ced500_0 .var/s "out1", 31 0;
v0000000000ced5a0_0 .var/s "temp_reg", 31 0;
v0000000000ced6e0_0 .var/s "twoscomp", 31 0;
E_0000000000c4fb50 .event edge, v0000000000cd0b40_0, v0000000000ced320_0, v0000000000ced5a0_0;
S_0000000000ce3ad0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 200, 3 867 0, S_0000000000c7cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000ced780_0 .net "A", 31 0, v0000000000ccf9c0_0;  alias, 1 drivers
v0000000000cedaa0_0 .net "B", 31 0, v0000000000c2f0f0_0;  alias, 1 drivers
v0000000000cedb40_0 .var "C", 0 0;
v0000000000cedd20_0 .var "Cin", 0 0;
v0000000000ceddc0_0 .net "Cin_1", 3 0, v0000000000cd05a0_0;  alias, 1 drivers
v0000000000cedf00_0 .var "by_imm_shift", 1 0;
v0000000000ceca60_0 .var/i "i", 31 0;
v0000000000cea440_0 .var/i "num_of_rot", 31 0;
v0000000000cebc00_0 .var "relleno", 0 0;
v0000000000cea9e0_0 .var "shift", 1 0;
v0000000000ceabc0_0 .var "shift_result", 31 0;
v0000000000ceab20_0 .var "shifter_op", 2 0;
v0000000000ceb480_0 .var "temp_reg", 31 0;
E_0000000000c4f410/0 .event edge, v0000000000c2f0f0_0, v0000000000ccf9c0_0, v0000000000c31c00_0, v0000000000ceab20_0;
E_0000000000c4f410/1 .event edge, v0000000000cedf00_0, v0000000000cea440_0, v0000000000ceb480_0, v0000000000cedd20_0;
E_0000000000c4f410/2 .event edge, v0000000000cebc00_0, v0000000000cea9e0_0;
E_0000000000c4f410 .event/or E_0000000000c4f410/0, E_0000000000c4f410/1, E_0000000000c4f410/2;
    .scope S_0000000000cd77d0;
T_0 ;
    %wait E_0000000000c4e890;
    %load/vec4 v0000000000cd5f90_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000cd5f90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd62b0, 4;
    %load/vec4 v0000000000cd5f90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd62b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cd5f90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd62b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cd5f90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd62b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd6030_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000cd5f90_0;
    %load/vec4a v0000000000cd62b0, 4;
    %pad/u 32;
    %store/vec4 v0000000000cd6030_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008e79b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd19d0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000008e79b0;
T_2 ;
    %wait E_0000000000c4e2d0;
    %load/vec4 v0000000000cd21f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000cd19d0_0, 0, 32;
    %load/vec4 v0000000000cd1b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.22 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.28;
T_2.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.28 ;
T_2.26 ;
T_2.23 ;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.30 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000cd19d0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.36 ;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.34 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/u 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000cd19d0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.42 ;
T_2.40 ;
T_2.37 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000ccf240_0;
    %pad/u 33;
    %load/vec4 v0000000000cd06e0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000cd19d0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0000000000ccf240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd06e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
T_2.48 ;
T_2.46 ;
T_2.43 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd1a70_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000cd06e0_0;
    %pad/s 33;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000ccf240_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000cd1930_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000cd1930_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0000000000cd1bb0_0, 0, 32;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.52, 8;
T_2.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.52, 8;
 ; End of false expr.
    %blend;
T_2.52;
    %store/vec4 v0000000000cd1070_0, 0, 32;
    %load/vec4 v0000000000cd1930_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd2c90_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008f9560;
T_3 ;
    %wait E_0000000000c4ef10;
    %load/vec4 v0000000000cd5e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000cd51d0_0;
    %store/vec4 v0000000000cd59f0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000cd6df0_0;
    %store/vec4 v0000000000cd59f0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008ef460;
T_4 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ccf920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccf2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccff60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ccfc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ccf6a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd0780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd0aa0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000cd0b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd0000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000cd0e60_0;
    %assign/vec4 v0000000000ccf2e0_0, 0;
    %load/vec4 v0000000000cd0d20_0;
    %assign/vec4 v0000000000ccff60_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000ccfc40_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000ccf6a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd0780_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000cd0aa0_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000cd0b40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000cd0500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd0000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd03c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000cd0e60_0;
    %assign/vec4 v0000000000ccf2e0_0, 0;
    %load/vec4 v0000000000cd0d20_0;
    %assign/vec4 v0000000000ccff60_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000ccfc40_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000ccf6a0_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000cd0780_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000cd0aa0_0, 0;
    %load/vec4 v0000000000cd0e60_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000cd0b40_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccf2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccff60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ccfc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ccf6a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd0780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd0aa0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000cd0b40_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008e3510;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000008e3510;
T_6 ;
    %wait E_0000000000c4ee10;
    %load/vec4 v0000000000cd43e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd2a10_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd3c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cd4b60_0, 0, 3;
    %load/vec4 v0000000000cd4b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000cd3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %load/vec4 v0000000000cd4480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000cd3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000cd4480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3120_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd3120_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4ca0_0, 0, 1;
    %load/vec4 v0000000000cd2a10_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000cd4700_0, 0, 1;
    %load/vec4 v0000000000cd4700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3f80_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd47a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd45c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4480_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cd36c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd3f80_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008f93d0;
T_7 ;
    %wait E_0000000000c4eed0;
    %load/vec4 v0000000000cd42a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000cd5950_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd6c10_0, 0, 1;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000cd4e80_0;
    %load/vec4 v0000000000cd4200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd5950_0, 0, 10;
    %load/vec4 v0000000000cd6850_0;
    %store/vec4 v0000000000cd6c10_0, 0, 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008ef780;
T_8 ;
    %wait E_0000000000c4e750;
    %load/vec4 v0000000000cd0140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd05a0_0, 0;
T_8.0 ;
    %load/vec4 v0000000000ccf880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000cd0460_0;
    %assign/vec4 v0000000000cd05a0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000ce3940;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ced1e0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000ce3940;
T_10 ;
    %wait E_0000000000c4fb50;
    %load/vec4 v0000000000cedbe0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000cedbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ced320_0, 0, 32;
    %load/vec4 v0000000000ced320_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ced6e0_0, 0, 32;
    %load/vec4 v0000000000ced320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000ced5a0_0, 0, 32;
    %load/vec4 v0000000000ced5a0_0;
    %store/vec4 v0000000000ced500_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000cedbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ced320_0, 0, 32;
    %load/vec4 v0000000000ced320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000ced500_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000008e7b40;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd0fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1610_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_00000000008e7b40;
T_12 ;
    %wait E_0000000000c4e3d0;
    %load/vec4 v0000000000cd1c50_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000cd1610_0, 0, 32;
    %load/vec4 v0000000000cd2790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.17, 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.22 ;
T_12.20 ;
T_12.17 ;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.28;
T_12.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.28 ;
T_12.26 ;
T_12.23 ;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.30 ;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000cd1610_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.36 ;
    %jmp T_12.34;
T_12.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.34 ;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/u 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000cd1610_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.40;
T_12.39 ;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.42 ;
T_12.40 ;
T_12.37 ;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000cd2830_0;
    %pad/u 33;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000cd1610_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.43, 4;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.46;
T_12.45 ;
    %load/vec4 v0000000000cd2830_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.48;
T_12.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
T_12.48 ;
T_12.46 ;
T_12.43 ;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd11b0_0, 0, 32;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000cd2dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000cd2830_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000cd2e70_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000cd2e70_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.50, 8;
T_12.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.50, 8;
 ; End of false expr.
    %blend;
T_12.50;
    %store/vec4 v0000000000cd2d30_0, 0, 32;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.52, 8;
T_12.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.52, 8;
 ; End of false expr.
    %blend;
T_12.52;
    %store/vec4 v0000000000cd1d90_0, 0, 32;
    %load/vec4 v0000000000cd2e70_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd0fd0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000ce2cc0;
T_13 ;
    %wait E_0000000000c4f750;
    %load/vec4 v0000000000ce5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000ce4ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000ce4f60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000ce2680;
T_14 ;
    %wait E_0000000000c4f510;
    %load/vec4 v0000000000ce62c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000ce5500_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000ce50a0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000ce4a60_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000ce5f00_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000ce51e0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000ce60e0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000ce6180_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000ce56e0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000ce6220_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000ce4ba0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000ce4100_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000ce5c80_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000ce4ec0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000ce6040_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000ce5dc0_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000ce5140_0;
    %assign/vec4 v0000000000ce4240_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000ce37b0;
T_15 ;
    %wait E_0000000000c4f550;
    %load/vec4 v0000000000ce6860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000ce4b00_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000ce6400_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000ce4740_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000ce5780_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000ce5820_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000ce58c0_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000ce5960_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000ce76c0_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000ce7580_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000ce73a0_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000ce4560_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000ce55a0_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000ce5a00_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000ce47e0_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000ce4600_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000ce46a0_0;
    %assign/vec4 v0000000000ce7a80_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000ce2e50;
T_16 ;
    %wait E_0000000000c4f1d0;
    %load/vec4 v0000000000ce6cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000ce7440_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000ce69a0_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000ce7760_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000ce71c0_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000ce6ae0_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000ce6ea0_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000ce7080_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000ce7800_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000ce6c20_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000ce74e0_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000ce6900_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000ce6a40_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000ce7620_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000ce7c60_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000ce6b80_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000ce6fe0_0;
    %assign/vec4 v0000000000ce7120_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000ce29a0;
T_17 ;
    %wait E_0000000000c4f850;
    %load/vec4 v0000000000ce7260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000ce7d00_0;
    %assign/vec4 v0000000000ce4380_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000ce6d60_0;
    %assign/vec4 v0000000000ce4380_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000cd7000;
T_18 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd9100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd8a20_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000cd8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000cd6490_0;
    %assign/vec4 v0000000000cd8a20_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000cd7960;
T_19 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd8ca0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000cd94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000cd8020_0;
    %assign/vec4 v0000000000cd8ca0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000ce2360;
T_20 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd9880_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000cd9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000cd8520_0;
    %assign/vec4 v0000000000cd9880_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000ce24f0;
T_21 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd9e20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000cd8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000cd99c0_0;
    %assign/vec4 v0000000000cd9e20_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000ce3620;
T_22 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ce4060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce4e20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000ce5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000cd88e0_0;
    %assign/vec4 v0000000000ce4e20_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000ce2810;
T_23 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ce49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce4420_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000ce6680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000ce64a0_0;
    %assign/vec4 v0000000000ce4420_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000ce3170;
T_24 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ce5280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce5000_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000ce6540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000ce6360_0;
    %assign/vec4 v0000000000ce5000_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000ce2b30;
T_25 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ce5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce5e60_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000ce41a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000ce5aa0_0;
    %assign/vec4 v0000000000ce5e60_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000ce3490;
T_26 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ce65e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce67c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000ce4c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000ce6720_0;
    %assign/vec4 v0000000000ce67c0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000ce3300;
T_27 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ce53c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ce5640_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000ce5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000ce4880_0;
    %assign/vec4 v0000000000ce5640_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000cd7e10;
T_28 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd9560_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000cd9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000cd9ba0_0;
    %assign/vec4 v0000000000cd9560_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000ce3c60;
T_29 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd8160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd8980_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000cd9240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000cd92e0_0;
    %assign/vec4 v0000000000cd8980_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000ce2040;
T_30 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd8c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd8b60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000cd80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000cd8480_0;
    %assign/vec4 v0000000000cd8b60_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000ce3df0;
T_31 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd8f20_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000cd9ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000cd9c40_0;
    %assign/vec4 v0000000000cd8f20_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000ce2fe0;
T_32 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd9420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd8de0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000cd91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000cd8d40_0;
    %assign/vec4 v0000000000cd8de0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000ce21d0;
T_33 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd8340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd82a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000cd96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000cd9740_0;
    %assign/vec4 v0000000000cd82a0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000cd7640;
T_34 ;
    %wait E_0000000000c4ef90;
    %load/vec4 v0000000000cd6210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000cd5770_0;
    %store/vec4 v0000000000cd5d10_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000cd5090_0;
    %store/vec4 v0000000000cd5d10_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000cd6670_0;
    %store/vec4 v0000000000cd5d10_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000cd54f0_0;
    %store/vec4 v0000000000cd5d10_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000cd7af0;
T_35 ;
    %wait E_0000000000c4e8d0;
    %load/vec4 v0000000000cd5630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000cd6990_0;
    %store/vec4 v0000000000cd6a30_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000cd5590_0;
    %store/vec4 v0000000000cd6a30_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000cd68f0_0;
    %store/vec4 v0000000000cd6a30_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000cd5c70_0;
    %store/vec4 v0000000000cd6a30_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000cd7320;
T_36 ;
    %wait E_0000000000c4e910;
    %load/vec4 v0000000000cd56d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000cd6530_0;
    %store/vec4 v0000000000cd5ef0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000cd60d0_0;
    %store/vec4 v0000000000cd5ef0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000cd6b70_0;
    %store/vec4 v0000000000cd5ef0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000cd5db0_0;
    %store/vec4 v0000000000cd5ef0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000008e73d0;
T_37 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000ccf4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2fb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c2ebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2ff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2f190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccf600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccf9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccfec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c2f870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2f0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000c2ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2e650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd0dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccf740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c2faf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccf7e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000925020_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c2fb90_0, 0;
    %load/vec4 v0000000000925020_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c2ebf0_0, 0;
    %load/vec4 v0000000000925020_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000c2ff50_0, 0;
    %load/vec4 v0000000000925020_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c2fcd0_0, 0;
    %load/vec4 v0000000000925020_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000c2f410_0, 0;
    %load/vec4 v0000000000925020_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000c2f190_0, 0;
    %load/vec4 v0000000000ccfe20_0;
    %assign/vec4 v0000000000ccf600_0, 0;
    %load/vec4 v0000000000cd0320_0;
    %assign/vec4 v0000000000ccf9c0_0, 0;
    %load/vec4 v0000000000cd0c80_0;
    %assign/vec4 v0000000000ccfec0_0, 0;
    %load/vec4 v0000000000924c60_0;
    %assign/vec4 v0000000000c2f870_0, 0;
    %load/vec4 v0000000000c2f5f0_0;
    %assign/vec4 v0000000000c2f0f0_0, 0;
    %load/vec4 v0000000000c309e0_0;
    %assign/vec4 v0000000000c2ee70_0, 0;
    %load/vec4 v0000000000925020_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000c2e650_0, 0;
    %load/vec4 v0000000000ccf380_0;
    %assign/vec4 v0000000000cd0dc0_0, 0;
    %load/vec4 v0000000000cd01e0_0;
    %assign/vec4 v0000000000ccf740_0, 0;
    %load/vec4 v0000000000925480_0;
    %assign/vec4 v0000000000c2faf0_0, 0;
    %load/vec4 v0000000000ccfd80_0;
    %assign/vec4 v0000000000ccf7e0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000008e7cd0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd25b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd26f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd17f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd1390_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000000008e7cd0;
T_39 ;
    %wait E_0000000000c4e550;
    %load/vec4 v0000000000cd16b0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000cd1390_0, 0, 32;
    %load/vec4 v0000000000cd20b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.17, 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.20;
T_39.19 ;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.22;
T_39.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.22 ;
T_39.20 ;
T_39.17 ;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.28;
T_39.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.28 ;
T_39.26 ;
T_39.23 ;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.30 ;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000cd1390_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.36 ;
    %jmp T_39.34;
T_39.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.34 ;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/u 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000cd1390_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.40;
T_39.39 ;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.42;
T_39.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.42 ;
T_39.40 ;
T_39.37 ;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000cd2510_0;
    %pad/u 33;
    %load/vec4 v0000000000cd1250_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000cd1390_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.43, 4;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.46;
T_39.45 ;
    %load/vec4 v0000000000cd2510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cd1250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.48;
T_39.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
T_39.48 ;
T_39.46 ;
T_39.43 ;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd2650_0, 0, 32;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000cd1250_0;
    %pad/s 33;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000cd2510_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000cd2150_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000cd2150_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.50, 8;
T_39.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.50, 8;
 ; End of false expr.
    %blend;
T_39.50;
    %store/vec4 v0000000000cd26f0_0, 0, 32;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.52, 8;
T_39.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.52, 8;
 ; End of false expr.
    %blend;
T_39.52;
    %store/vec4 v0000000000cd25b0_0, 0, 32;
    %load/vec4 v0000000000cd2150_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cd17f0_0, 0, 32;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000ce3ad0;
T_40 ;
    %wait E_0000000000c4f410;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000ceab20_0, 0, 3;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cedf00_0, 0, 2;
    %load/vec4 v0000000000ced780_0;
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceddc0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000cedd20_0, 0, 1;
    %load/vec4 v0000000000ceab20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000cea440_0, 0, 32;
    %load/vec4 v0000000000cedf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000cedd20_0;
    %store/vec4 v0000000000cedb40_0, 0, 1;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000cea440_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000cedb40_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cedb40_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %load/vec4 v0000000000cea440_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cedb40_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cedb40_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cedb40_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cebc00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000cebc00_0;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %load/vec4 v0000000000cea440_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cedb40_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cedb40_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000ced780_0;
    %load/vec4 v0000000000cea440_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000cedb40_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000cea440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cedb40_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000cedaa0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cea9e0_0, 0, 2;
    %load/vec4 v0000000000cea9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceb480_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000ced780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cebc00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000cebc00_0;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000cea440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000ced780_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000ceca60_0;
    %load/vec4 v0000000000cea440_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000ceb480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ceb480_0, 0, 32;
    %load/vec4 v0000000000ceca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ceca60_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000ceb480_0;
    %store/vec4 v0000000000ceabc0_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000000008f96f0;
T_41 ;
    %wait E_0000000000c4e6d0;
    %load/vec4 v0000000000cd5bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000cd6d50_0;
    %store/vec4 v0000000000cd6cb0_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000cd5270_0;
    %store/vec4 v0000000000cd6cb0_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c825b0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c32060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c30800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c30a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c30ee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000c825b0;
T_43 ;
    %wait E_0000000000c4ddd0;
    %load/vec4 v0000000000c31c00_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000c32060_0, 0, 32;
    %load/vec4 v0000000000c31c00_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000c30800_0, 0, 32;
    %load/vec4 v0000000000c31c00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c30a80_0, 0, 32;
    %load/vec4 v0000000000c31c00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000c30ee0_0, 0, 32;
    %load/vec4 v0000000000c31200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000c30800_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000c30800_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000c30a80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000c30a80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000c32060_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000c32060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000c30ee0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000c30ee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000c30a80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c30800_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000c30a80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c30800_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000c30ee0_0;
    %load/vec4 v0000000000c32060_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000c30ee0_0;
    %load/vec4 v0000000000c32060_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000c30800_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c32060_0;
    %load/vec4 v0000000000c30ee0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000c30800_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c32060_0;
    %load/vec4 v0000000000c30ee0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31e80_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000c82740;
T_44 ;
    %wait E_0000000000c4e250;
    %load/vec4 v0000000000c30f80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c30940_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c31980_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c31980_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000c828d0;
T_45 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000c2edd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c31480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2e510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c31840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2f550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2fe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c2f2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c313e0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000c308a0_0;
    %assign/vec4 v0000000000c31480_0, 0;
    %load/vec4 v0000000000c2e330_0;
    %assign/vec4 v0000000000c2e510_0, 0;
    %load/vec4 v0000000000c30c60_0;
    %assign/vec4 v0000000000c31840_0, 0;
    %load/vec4 v0000000000c31160_0;
    %assign/vec4 v0000000000c2f550_0, 0;
    %load/vec4 v0000000000c310c0_0;
    %assign/vec4 v0000000000c2fe10_0, 0;
    %load/vec4 v0000000000c31ac0_0;
    %assign/vec4 v0000000000c2e830_0, 0;
    %load/vec4 v0000000000c31340_0;
    %assign/vec4 v0000000000c2f2d0_0, 0;
    %load/vec4 v0000000000c30bc0_0;
    %assign/vec4 v0000000000c313e0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000008e36a0;
T_46 ;
    %wait E_0000000000c4ee90;
    %load/vec4 v0000000000cd4340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000cd4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000cd3300_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cd2fe0_0;
    %store/vec4a v0000000000cd33a0, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000cd2fe0_0;
    %load/vec4a v0000000000cd33a0, 4;
    %pad/u 32;
    %store/vec4 v0000000000cd48e0_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000cd4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000cd3300_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000cd2fe0_0;
    %store/vec4a v0000000000cd33a0, 4, 0;
    %load/vec4 v0000000000cd3300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cd33a0, 4, 0;
    %load/vec4 v0000000000cd3300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cd33a0, 4, 0;
    %load/vec4 v0000000000cd3300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cd33a0, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd33a0, 4;
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd33a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd33a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cd2fe0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cd33a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cd48e0_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000cd7c80;
T_47 ;
    %wait E_0000000000c4e850;
    %load/vec4 v0000000000cd5b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000cd5a90_0;
    %store/vec4 v0000000000cd6710_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000cd6e90_0;
    %store/vec4 v0000000000cd6710_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000008ef5f0;
T_48 ;
    %wait E_0000000000c4e290;
    %load/vec4 v0000000000cd0280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cd08c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ccfb00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cd00a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd0be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccf560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccf420_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000ccfa60_0;
    %assign/vec4 v0000000000cd08c0_0, 0;
    %load/vec4 v0000000000ccf1a0_0;
    %assign/vec4 v0000000000ccfb00_0, 0;
    %load/vec4 v0000000000ccefc0_0;
    %assign/vec4 v0000000000cd00a0_0, 0;
    %load/vec4 v0000000000ccfce0_0;
    %assign/vec4 v0000000000cd0be0_0, 0;
    %load/vec4 v0000000000cd0820_0;
    %assign/vec4 v0000000000ccf560_0, 0;
    %load/vec4 v0000000000ccfba0_0;
    %assign/vec4 v0000000000ccf420_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000cd7190;
T_49 ;
    %wait E_0000000000c4e510;
    %load/vec4 v0000000000cd67b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000cd5810_0;
    %store/vec4 v0000000000cd53b0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000cd5310_0;
    %store/vec4 v0000000000cd53b0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000008e3830;
T_50 ;
    %wait E_0000000000c4ef50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd38a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd4980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd4840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cd3a80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cd3b20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000cd3da0_0, 0, 2;
    %load/vec4 v0000000000cd34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000000000cd3760_0;
    %load/vec4 v0000000000cd31c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd3800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4840_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000cd3440_0;
    %load/vec4 v0000000000cd31c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd3800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4840_0, 0, 1;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cd4840_0, 0, 1;
T_50.5 ;
T_50.0 ;
    %load/vec4 v0000000000cd3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0000000000cd3440_0;
    %load/vec4 v0000000000cd4020_0;
    %cmp/e;
    %jmp/0xz  T_50.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000cd3a80_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000cd3760_0;
    %load/vec4 v0000000000cd4020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd3800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000cd3b20_0, 0, 2;
T_50.10 ;
T_50.6 ;
    %load/vec4 v0000000000cd3940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0000000000cd3440_0;
    %load/vec4 v0000000000cd4660_0;
    %cmp/e;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000cd3a80_0, 0, 2;
T_50.14 ;
    %load/vec4 v0000000000cd3760_0;
    %load/vec4 v0000000000cd4660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd3800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000cd3b20_0, 0, 2;
T_50.16 ;
T_50.12 ;
    %load/vec4 v0000000000cd3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %load/vec4 v0000000000cd3440_0;
    %load/vec4 v0000000000cd31c0_0;
    %cmp/e;
    %jmp/0xz  T_50.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000cd3a80_0, 0, 2;
T_50.20 ;
    %load/vec4 v0000000000cd3760_0;
    %load/vec4 v0000000000cd31c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd3800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000cd3b20_0, 0, 2;
T_50.22 ;
T_50.18 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000c7cd60;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf1040_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000c7cd60;
T_52 ;
    %vpi_func 2 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cf1860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec560_0, 0, 32;
T_52.0 ;
    %vpi_func 2 87 "$feof" 32, v0000000000cf1860_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 88 "$fscanf" 32, v0000000000cf1860_0, "%b", v0000000000cf0820_0 {0 0 0};
    %store/vec4 v0000000000cf1540_0, 0, 32;
    %load/vec4 v0000000000cf0820_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cec560_0;
    %store/vec4a v0000000000cd62b0, 4, 0;
    %load/vec4 v0000000000cec560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cec560_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 93 "$fclose", v0000000000cf1860_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf0b40_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cf0b40_0;
    %store/vec4 v0000000000cec560_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000c7cd60;
T_53 ;
    %vpi_func 2 101 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000cf1860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec560_0, 0, 32;
T_53.0 ;
    %vpi_func 2 103 "$feof" 32, v0000000000cf1860_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 104 "$fscanf" 32, v0000000000cf1860_0, "%b", v0000000000cf0820_0 {0 0 0};
    %store/vec4 v0000000000cf1540_0, 0, 32;
    %load/vec4 v0000000000cf0820_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cec560_0;
    %store/vec4a v0000000000cd33a0, 4, 0;
    %load/vec4 v0000000000cec560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cec560_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 109 "$fclose", v0000000000cf1860_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf14a0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000cf14a0_0;
    %store/vec4 v0000000000cec560_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000c7cd60;
T_54 ;
    %delay 110, 0;
    %vpi_call 2 255 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000c7cd60;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cf17c0_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000cf17c0_0;
    %inv;
    %store/vec4 v0000000000cf17c0_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000c7cd60;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cebde0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cebde0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000000000c7cd60;
T_57 ;
    %vpi_call 2 324 "$monitor", "PC: %3d  |  DR-Address: %b  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000ceb840_0, v0000000000ceaa80_0, v0000000000cd8a20_0, v0000000000cd8ca0_0, v0000000000cd9880_0, v0000000000cd9e20_0, v0000000000ce4e20_0, v0000000000ce4420_0, v0000000000cd9560_0, v0000000000cd8980_0, v0000000000cd8b60_0, v0000000000cd82a0_0, v0000000000cd8de0_0, $time {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000000000c7cd60;
T_58 ;
    %delay 108, 0;
    %vpi_call 2 399 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cf1040_0, 0, 32;
T_58.0 ;
    %load/vec4 v0000000000cf1040_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_58.1, 5;
    %vpi_call 2 403 "$display", "Data en Address %0d = %b at time: %0d", v0000000000cf1040_0, &A<v0000000000cd33a0, v0000000000cf1040_0 >, $time {0 0 0};
    %load/vec4 v0000000000cf1040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cf1040_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
