("one_bit_adder_Leg4:/\tone_bit_adder_Leg4 Lab4 layout" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg4 layout }:a"))) (((-0.349 -0.272) (4.608 1.812)) "a" "Layout" 4))("one_bit_adder_Leg4:/\tone_bit_adder_Leg4 Lab4 schematic" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg4 schematic }:a"))) (((-0.38125 -3.3625) (12.65 2.3625)) "a" "Schematics" 5))("one_bit_adder:/\tone_bit_adder Lab4 schematic" (("open" (nil hierarchy "/{Lab4 one_bit_adder schematic }:a"))) (((8.33125 -2.6125) (15.84375 0.6875)) "a" "Schematics" 34))("one_bit_adder_Leg2:/\tone_bit_adder_Leg2 Lab4 schematic" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg2 schematic }:a"))) (((4.45 -2.23125) (10.7 0.5125)) "a" "Schematics" 29))("one_bit_adder_Leg3:/\tone_bit_adder_Leg3 Lab4 layout" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg3 layout }:a"))) (((2.52 0.178) (4.508 1.014)) "a" "Layout" 30))("one_bit_adder_Leg3:/\tone_bit_adder_Leg3 Lab4 schematic" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg3 schematic }:a"))) (((-0.8125 -3.2125) (11.675 2.275)) "a" "Schematics" 31))("one_bit_adder_Leg2:/\tone_bit_adder_Leg2 Lab4 layout" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg2 layout }:a"))) (((0.667 -0.285) (4.391 1.281)) "a" "Layout" 25))("one_bit_adder_Leg1:/\tone_bit_adder_Leg1 Lab4 schematic" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg1 schematic }:a"))) (((-0.1625 -3.2375) (7.20625 2.5)) "a" "Schematics" 11))("AND2X1_RVT:/\tAND2X1_RVT saed32nm_rvt layout" (("open" (nil hierarchy "/{saed32nm_rvt AND2X1_RVT layout }:a"))) (((-0.779 -0.148) (1.985 1.874)) "a" "Layout" 5))("one_bit_adder_Leg1:/\tone_bit_adder_Leg1 Lab4 layout" (("open" (nil hierarchy "/{Lab4 one_bit_adder_Leg1 layout }:a"))) (((-3.083 -0.842) (4.307 2.265)) "a" "Layout" 6))