
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdcc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  0800bf60  0800bf60  0001bf60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c844  0800c844  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c844  0800c844  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c844  0800c844  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c844  0800c844  0001c844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c848  0800c848  0001c848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c84c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000001ac  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000390  20000390  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010595  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f37  00000000  00000000  000307a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e60  00000000  00000000  000326e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d98  00000000  00000000  00033540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ce3d  00000000  00000000  000342d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011783  00000000  00000000  00051115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000add50  00000000  00000000  00062898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001105e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005634  00000000  00000000  00110638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bf44 	.word	0x0800bf44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800bf44 	.word	0x0800bf44

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <togglePowerBtn>:
/* USER CODE BEGIN 0 */

/*
 * READ POWER BUTTON STATE
 */
int togglePowerBtn(int powerBtnState) {
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	//  int readButtonNow = ; // read button, if pressed 1, if not 0
	if (powerBtnState) { // if button was pressed
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d027      	beq.n	8000d52 <togglePowerBtn+0x5e>
		block = 0;
 8000d02:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <togglePowerBtn+0x74>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
		if (!byteStream && buttonState) { // if byte stream is 0 (which means, that since last toggle some time has passed) AND button has a state of 1
 8000d08:	4b18      	ldr	r3, [pc, #96]	; (8000d6c <togglePowerBtn+0x78>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d10c      	bne.n	8000d2a <togglePowerBtn+0x36>
 8000d10:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d008      	beq.n	8000d2a <togglePowerBtn+0x36>
		  byteStream = 1; // make now byte stream to output 1
 8000d18:	4b14      	ldr	r3, [pc, #80]	; (8000d6c <togglePowerBtn+0x78>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
		  buttonState = 0; // change button's state
 8000d1e:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
		  return buttonState;
 8000d24:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	e018      	b.n	8000d5c <togglePowerBtn+0x68>
		} else if (!byteStream && !buttonState) { // --||-- and button's state is 0
 8000d2a:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <togglePowerBtn+0x78>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10c      	bne.n	8000d4c <togglePowerBtn+0x58>
 8000d32:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d108      	bne.n	8000d4c <togglePowerBtn+0x58>
		  byteStream = 1; // --||--
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <togglePowerBtn+0x78>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	601a      	str	r2, [r3, #0]
		  buttonState = 1; // change button's state
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	601a      	str	r2, [r3, #0]
		  return buttonState;
 8000d46:	4b0a      	ldr	r3, [pc, #40]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	e007      	b.n	8000d5c <togglePowerBtn+0x68>
		} else { // if byte stream is 1, then just return button's state you currently have
		  return buttonState;
 8000d4c:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	e004      	b.n	8000d5c <togglePowerBtn+0x68>
		}
	} else { // if button is not pressed, make byte stream as 0 and return current button's state
		byteStream = 0;
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <togglePowerBtn+0x78>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
		return buttonState;
 8000d58:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <togglePowerBtn+0x7c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
	}
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	2000036c 	.word	0x2000036c
 8000d6c:	20000370 	.word	0x20000370
 8000d70:	20000374 	.word	0x20000374

08000d74 <setInitialState>:
 * Turn servo motor to center
 * Delay for 5 seconds
 * Set speed to highest settings
 */
void setInitialState(uint8_t powerBtnState)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	71fb      	strb	r3, [r7, #7]
	if (togglePowerBtn(powerBtnState) == 1) {
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff ffb7 	bl	8000cf4 <togglePowerBtn>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d10b      	bne.n	8000da4 <setInitialState+0x30>
	  __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 1500);
 8000d8c:	4b07      	ldr	r3, [pc, #28]	; (8000dac <setInitialState+0x38>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000d94:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(5000);
 8000d96:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d9a:	f001 f875 	bl	8001e88 <HAL_Delay>
	  setMotorSpeed(255);
 8000d9e:	20ff      	movs	r0, #255	; 0xff
 8000da0:	f000 f806 	bl	8000db0 <setMotorSpeed>
	}
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	2000029c 	.word	0x2000029c

08000db0 <setMotorSpeed>:
/*
 * Set Motor Speed:
 * motor_speed => 0 -> 255
 */
void setMotorSpeed(uint8_t motor_speed)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, motor_speed); // RIGHT_DM_PHASE
 8000dba:	4b07      	ldr	r3, [pc, #28]	; (8000dd8 <setMotorSpeed+0x28>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	79fa      	ldrb	r2, [r7, #7]
 8000dc0:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, motor_speed); // LEFT_DM_PHASE
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <setMotorSpeed+0x28>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	79fa      	ldrb	r2, [r7, #7]
 8000dc8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	20000250 	.word	0x20000250

08000ddc <ADC_Read>:
 * Read IR sensor value:
 * Update ADC channel config
 * Start, convert and read sensor value
 */
uint16_t ADC_Read(ADC_HandleTypeDef* hadc, uint8_t channel)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	70fb      	strb	r3, [r7, #3]
  ADC_ChannelConfTypeDef sConfig;

  sConfig.Channel = channel;
 8000de8:	78fb      	ldrb	r3, [r7, #3]
 8000dea:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000df0:	2300      	movs	r3, #0
 8000df2:	613b      	str	r3, [r7, #16]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000df4:	f107 0308 	add.w	r3, r7, #8
 8000df8:	4619      	mov	r1, r3
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f001 fb8c 	bl	8002518 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f001 f9f7 	bl	80021f4 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 10);
 8000e06:	210a      	movs	r1, #10
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f001 faa9 	bl	8002360 <HAL_ADC_PollForConversion>

  return HAL_ADC_GetValue(hadc);
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f001 fb74 	bl	80024fc <HAL_ADC_GetValue>
 8000e14:	4603      	mov	r3, r0
 8000e16:	b29b      	uxth	r3, r3
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3720      	adds	r7, #32
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <moveForward>:
/*
 * Move Forward:
 * xPhase => 0
 */
void moveForward()
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RIGHT_DM_PHASE_GPIO_Port, RIGHT_DM_PHASE_Pin, GPIO_PIN_SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2e:	f002 fa33 	bl	8003298 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT_DM_PHASE_GPIO_Port, LEFT_DM_PHASE_Pin, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e3c:	f002 fa2c 	bl	8003298 <HAL_GPIO_WritePin>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	0000      	movs	r0, r0
	...

08000e48 <calcServoRotation>:
 * and 2500 is 90 degrees
 *
 * Formular:
 * https://stackoverflow.com/questions/5731863/mapping-a-numeric-range-onto-another
 */
int calcServoRotation(float turningAngle) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	ed87 0a01 	vstr	s0, [r7, #4]
	float rotation = 500 + round(11.11 * (turningAngle + 90));
 8000e52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e56:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8000ef0 <calcServoRotation+0xa8>
 8000e5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e5e:	ee17 0a90 	vmov	r0, s15
 8000e62:	f7ff fb71 	bl	8000548 <__aeabi_f2d>
 8000e66:	a320      	add	r3, pc, #128	; (adr r3, 8000ee8 <calcServoRotation+0xa0>)
 8000e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6c:	f7ff fbc4 	bl	80005f8 <__aeabi_dmul>
 8000e70:	4602      	mov	r2, r0
 8000e72:	460b      	mov	r3, r1
 8000e74:	ec43 2b17 	vmov	d7, r2, r3
 8000e78:	eeb0 0a47 	vmov.f32	s0, s14
 8000e7c:	eef0 0a67 	vmov.f32	s1, s15
 8000e80:	f009 fe2e 	bl	800aae0 <round>
 8000e84:	ec51 0b10 	vmov	r0, r1, d0
 8000e88:	f04f 0200 	mov.w	r2, #0
 8000e8c:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <calcServoRotation+0xac>)
 8000e8e:	f7ff f9fd 	bl	800028c <__adddf3>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	4610      	mov	r0, r2
 8000e98:	4619      	mov	r1, r3
 8000e9a:	f7ff fea5 	bl	8000be8 <__aeabi_d2f>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	60fb      	str	r3, [r7, #12]

	if(rotation <= 500) {
 8000ea2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000ef8 <calcServoRotation+0xb0>
 8000eaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb2:	d802      	bhi.n	8000eba <calcServoRotation+0x72>
		return 500;
 8000eb4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000eb8:	e011      	b.n	8000ede <calcServoRotation+0x96>
	} else if (rotation >= 2500) {
 8000eba:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ebe:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000efc <calcServoRotation+0xb4>
 8000ec2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eca:	db02      	blt.n	8000ed2 <calcServoRotation+0x8a>
		return 2500;
 8000ecc:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000ed0:	e005      	b.n	8000ede <calcServoRotation+0x96>
	} else {
		return rotation;
 8000ed2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ed6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eda:	ee17 3a90 	vmov	r3, s15
	}
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	eb851eb8 	.word	0xeb851eb8
 8000eec:	40263851 	.word	0x40263851
 8000ef0:	42b40000 	.word	0x42b40000
 8000ef4:	407f4000 	.word	0x407f4000
 8000ef8:	43fa0000 	.word	0x43fa0000
 8000efc:	451c4000 	.word	0x451c4000

08000f00 <calcMotorSpeed>:
 *
 * Formular:
 * https://stackoverflow.com/questions/5731863/mapping-a-numeric-range-onto-another
 * (output_end - output_start) / (input_end - input_start)
 */
float calcMotorSpeed(float directionAmount) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	ed87 0a01 	vstr	s0, [r7, #4]
	float speed = round(0.68 * (directionAmount - 25));
 8000f0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f0e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8000f12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f16:	ee17 0a90 	vmov	r0, s15
 8000f1a:	f7ff fb15 	bl	8000548 <__aeabi_f2d>
 8000f1e:	a31d      	add	r3, pc, #116	; (adr r3, 8000f94 <calcMotorSpeed+0x94>)
 8000f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f24:	f7ff fb68 	bl	80005f8 <__aeabi_dmul>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	ec43 2b17 	vmov	d7, r2, r3
 8000f30:	eeb0 0a47 	vmov.f32	s0, s14
 8000f34:	eef0 0a67 	vmov.f32	s1, s15
 8000f38:	f009 fdd2 	bl	800aae0 <round>
 8000f3c:	ec53 2b10 	vmov	r2, r3, d0
 8000f40:	4610      	mov	r0, r2
 8000f42:	4619      	mov	r1, r3
 8000f44:	f7ff fe50 	bl	8000be8 <__aeabi_d2f>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	60fb      	str	r3, [r7, #12]

	if(speed <= 20) {
 8000f4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f50:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000f54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5c:	d801      	bhi.n	8000f62 <calcMotorSpeed+0x62>
		return 20;
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <calcMotorSpeed+0x88>)
 8000f60:	e00b      	b.n	8000f7a <calcMotorSpeed+0x7a>
	} else if (speed >= 255) {
 8000f62:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f66:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000f8c <calcMotorSpeed+0x8c>
 8000f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	db01      	blt.n	8000f78 <calcMotorSpeed+0x78>
		return 255;
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <calcMotorSpeed+0x90>)
 8000f76:	e000      	b.n	8000f7a <calcMotorSpeed+0x7a>
	} else {
		return speed;
 8000f78:	68fb      	ldr	r3, [r7, #12]
	}
}
 8000f7a:	ee07 3a90 	vmov	s15, r3
 8000f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	41a00000 	.word	0x41a00000
 8000f8c:	437f0000 	.word	0x437f0000
 8000f90:	437f0000 	.word	0x437f0000
 8000f94:	5c28f5c3 	.word	0x5c28f5c3
 8000f98:	3fe5c28f 	.word	0x3fe5c28f
 8000f9c:	00000000 	.word	0x00000000

08000fa0 <getDistance>:
 * Map ADC values to distance (in cm) based on predetermined measurements.
 *
 * https://www.hackster.io/tothmiki91/infrared-radar-with-sharp-distance-sensor-91554a
 */
float getDistance(float adcVal)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	ed87 0a01 	vstr	s0, [r7, #4]
  float max_distance = DISTANCE_MAX;
 8000faa:	4b21      	ldr	r3, [pc, #132]	; (8001030 <getDistance+0x90>)
 8000fac:	617b      	str	r3, [r7, #20]
  float min_distance = DISTANCE_MIN;
 8000fae:	4b21      	ldr	r3, [pc, #132]	; (8001034 <getDistance+0x94>)
 8000fb0:	613b      	str	r3, [r7, #16]
  float distance = 39451.3 / powf(adcVal, 1.07);
 8000fb2:	eddf 0a21 	vldr	s1, [pc, #132]	; 8001038 <getDistance+0x98>
 8000fb6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fba:	f009 ff3d 	bl	800ae38 <powf>
 8000fbe:	ee10 3a10 	vmov	r3, s0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fac0 	bl	8000548 <__aeabi_f2d>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	a116      	add	r1, pc, #88	; (adr r1, 8001028 <getDistance+0x88>)
 8000fce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000fd2:	f7ff fc3b 	bl	800084c <__aeabi_ddiv>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4610      	mov	r0, r2
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f7ff fe03 	bl	8000be8 <__aeabi_d2f>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	60fb      	str	r3, [r7, #12]

  distance -= DISTANCE_THRESHOLD;

  if(distance >= DISTANCE_MAX) {
 8000fe6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fea:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800103c <getDistance+0x9c>
 8000fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff6:	db01      	blt.n	8000ffc <getDistance+0x5c>
	  return max_distance;
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	e00b      	b.n	8001014 <getDistance+0x74>
  } else if(distance <= DISTANCE_MIN) {
 8000ffc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001000:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001004:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100c:	d801      	bhi.n	8001012 <getDistance+0x72>
	  return min_distance;
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	e000      	b.n	8001014 <getDistance+0x74>
  } else {
	  return distance;
 8001012:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eeb0 0a67 	vmov.f32	s0, s15
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	f3af 8000 	nop.w
 8001028:	9999999a 	.word	0x9999999a
 800102c:	40e34369 	.word	0x40e34369
 8001030:	43160000 	.word	0x43160000
 8001034:	41200000 	.word	0x41200000
 8001038:	3f88f5c3 	.word	0x3f88f5c3
 800103c:	43160000 	.word	0x43160000

08001040 <calcBestPath>:
/*
 * Calculate best path:
 * Boat should always move in the direction with the best possible space
 */
void calcBestPath(uint16_t ir_left, uint16_t ir_center, uint16_t ir_right, float* turningAngle, float* directionAmount)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	ed2d 8b02 	vpush	{d8}
 8001046:	b08a      	sub	sp, #40	; 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	4603      	mov	r3, r0
 800104e:	81fb      	strh	r3, [r7, #14]
 8001050:	460b      	mov	r3, r1
 8001052:	81bb      	strh	r3, [r7, #12]
 8001054:	4613      	mov	r3, r2
 8001056:	817b      	strh	r3, [r7, #10]
	float vv_left, vh_left;
	float vv_right, vh_right;
	float net_vertical, net_horizontal;

    // Resolve left sensor readings to vertical and horizontal plane
	vv_left = sinf(sensor_angle * (M_PI / 180.0)) * ir_left;
 8001058:	4b73      	ldr	r3, [pc, #460]	; (8001228 <calcBestPath+0x1e8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fa73 	bl	8000548 <__aeabi_f2d>
 8001062:	a36d      	add	r3, pc, #436	; (adr r3, 8001218 <calcBestPath+0x1d8>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff fac6 	bl	80005f8 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f7ff fdb8 	bl	8000be8 <__aeabi_d2f>
 8001078:	4603      	mov	r3, r0
 800107a:	ee00 3a10 	vmov	s0, r3
 800107e:	f009 fe95 	bl	800adac <sinf>
 8001082:	eeb0 7a40 	vmov.f32	s14, s0
 8001086:	89fb      	ldrh	r3, [r7, #14]
 8001088:	ee07 3a90 	vmov	s15, r3
 800108c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001094:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	vh_left = cosf(sensor_angle * (M_PI / 180.0)) * ir_left;
 8001098:	4b63      	ldr	r3, [pc, #396]	; (8001228 <calcBestPath+0x1e8>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fa53 	bl	8000548 <__aeabi_f2d>
 80010a2:	a35d      	add	r3, pc, #372	; (adr r3, 8001218 <calcBestPath+0x1d8>)
 80010a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a8:	f7ff faa6 	bl	80005f8 <__aeabi_dmul>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	4610      	mov	r0, r2
 80010b2:	4619      	mov	r1, r3
 80010b4:	f7ff fd98 	bl	8000be8 <__aeabi_d2f>
 80010b8:	4603      	mov	r3, r0
 80010ba:	ee00 3a10 	vmov	s0, r3
 80010be:	f009 fe29 	bl	800ad14 <cosf>
 80010c2:	eeb0 7a40 	vmov.f32	s14, s0
 80010c6:	89fb      	ldrh	r3, [r7, #14]
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	edc7 7a08 	vstr	s15, [r7, #32]

	// Resolve right sensor readings to vertical and horizontal plane
	vv_right = sinf(sensor_angle * (M_PI / 180.0)) * ir_right;
 80010d8:	4b53      	ldr	r3, [pc, #332]	; (8001228 <calcBestPath+0x1e8>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fa33 	bl	8000548 <__aeabi_f2d>
 80010e2:	a34d      	add	r3, pc, #308	; (adr r3, 8001218 <calcBestPath+0x1d8>)
 80010e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e8:	f7ff fa86 	bl	80005f8 <__aeabi_dmul>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	f7ff fd78 	bl	8000be8 <__aeabi_d2f>
 80010f8:	4603      	mov	r3, r0
 80010fa:	ee00 3a10 	vmov	s0, r3
 80010fe:	f009 fe55 	bl	800adac <sinf>
 8001102:	eeb0 7a40 	vmov.f32	s14, s0
 8001106:	897b      	ldrh	r3, [r7, #10]
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001114:	edc7 7a07 	vstr	s15, [r7, #28]
	vh_right = cosf(sensor_angle * (M_PI / 180.0)) * ir_right;
 8001118:	4b43      	ldr	r3, [pc, #268]	; (8001228 <calcBestPath+0x1e8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fa13 	bl	8000548 <__aeabi_f2d>
 8001122:	a33d      	add	r3, pc, #244	; (adr r3, 8001218 <calcBestPath+0x1d8>)
 8001124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001128:	f7ff fa66 	bl	80005f8 <__aeabi_dmul>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff fd58 	bl	8000be8 <__aeabi_d2f>
 8001138:	4603      	mov	r3, r0
 800113a:	ee00 3a10 	vmov	s0, r3
 800113e:	f009 fde9 	bl	800ad14 <cosf>
 8001142:	eeb0 7a40 	vmov.f32	s14, s0
 8001146:	897b      	ldrh	r3, [r7, #10]
 8001148:	ee07 3a90 	vmov	s15, r3
 800114c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001150:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001154:	edc7 7a06 	vstr	s15, [r7, #24]

	// Calculate sum of all three vectors
	net_vertical = vv_left + ir_center + vv_right;
 8001158:	89bb      	ldrh	r3, [r7, #12]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001162:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001166:	ee77 7a27 	vadd.f32	s15, s14, s15
 800116a:	ed97 7a07 	vldr	s14, [r7, #28]
 800116e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001172:	edc7 7a05 	vstr	s15, [r7, #20]
	net_horizontal = -(vh_left) + vh_right;
 8001176:	ed97 7a06 	vldr	s14, [r7, #24]
 800117a:	edd7 7a08 	vldr	s15, [r7, #32]
 800117e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001182:	edc7 7a04 	vstr	s15, [r7, #16]

	// Calculate angle servo motor should turn as well as approximate value for free space.
	// Free space amount will be used to control speed.
	*turningAngle = atanf(net_horizontal / net_vertical) / (M_PI / 180.0) * STEERING_CONSTANT;
 8001186:	ed97 7a04 	vldr	s14, [r7, #16]
 800118a:	edd7 7a05 	vldr	s15, [r7, #20]
 800118e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001192:	eeb0 0a66 	vmov.f32	s0, s13
 8001196:	f009 fce9 	bl	800ab6c <atanf>
 800119a:	ee10 3a10 	vmov	r3, s0
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f9d2 	bl	8000548 <__aeabi_f2d>
 80011a4:	a31c      	add	r3, pc, #112	; (adr r3, 8001218 <calcBestPath+0x1d8>)
 80011a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011aa:	f7ff fb4f 	bl	800084c <__aeabi_ddiv>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4610      	mov	r0, r2
 80011b4:	4619      	mov	r1, r3
 80011b6:	a31a      	add	r3, pc, #104	; (adr r3, 8001220 <calcBestPath+0x1e0>)
 80011b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011bc:	f7ff fa1c 	bl	80005f8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4610      	mov	r0, r2
 80011c6:	4619      	mov	r1, r3
 80011c8:	f7ff fd0e 	bl	8000be8 <__aeabi_d2f>
 80011cc:	4602      	mov	r2, r0
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	601a      	str	r2, [r3, #0]
	*directionAmount = sqrtf(powf(net_horizontal, 2) + powf(net_vertical, 2));
 80011d2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80011d6:	ed97 0a04 	vldr	s0, [r7, #16]
 80011da:	f009 fe2d 	bl	800ae38 <powf>
 80011de:	eeb0 8a40 	vmov.f32	s16, s0
 80011e2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80011e6:	ed97 0a05 	vldr	s0, [r7, #20]
 80011ea:	f009 fe25 	bl	800ae38 <powf>
 80011ee:	eef0 7a40 	vmov.f32	s15, s0
 80011f2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80011f6:	eeb0 0a67 	vmov.f32	s0, s15
 80011fa:	f009 fe75 	bl	800aee8 <sqrtf>
 80011fe:	eef0 7a40 	vmov.f32	s15, s0
 8001202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001204:	edc3 7a00 	vstr	s15, [r3]
}
 8001208:	bf00      	nop
 800120a:	3728      	adds	r7, #40	; 0x28
 800120c:	46bd      	mov	sp, r7
 800120e:	ecbd 8b02 	vpop	{d8}
 8001212:	bd80      	pop	{r7, pc}
 8001214:	f3af 8000 	nop.w
 8001218:	a2529d39 	.word	0xa2529d39
 800121c:	3f91df46 	.word	0x3f91df46
 8001220:	3d70a3d7 	.word	0x3d70a3d7
 8001224:	4006d70a 	.word	0x4006d70a
 8001228:	20000000 	.word	0x20000000

0800122c <setMotionSettings>:
/*
 * Set Motion Settings:
 * Based on path calculation, configure servo and speed PWM
 */
void setMotionSettings(float turningAngle, float directionAmount, float avgDistance)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	ed87 0a03 	vstr	s0, [r7, #12]
 8001236:	edc7 0a02 	vstr	s1, [r7, #8]
 800123a:	ed87 1a01 	vstr	s2, [r7, #4]
	 float speed = calcMotorSpeed(directionAmount);
 800123e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001242:	f7ff fe5d 	bl	8000f00 <calcMotorSpeed>
 8001246:	ed87 0a05 	vstr	s0, [r7, #20]
	uint16_t rotation = calcServoRotation(turningAngle);
 800124a:	ed97 0a03 	vldr	s0, [r7, #12]
 800124e:	f7ff fdfb 	bl	8000e48 <calcServoRotation>
 8001252:	4603      	mov	r3, r0
 8001254:	827b      	strh	r3, [r7, #18]

	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, rotation);
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <setMotionSettings+0x6c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	8a7a      	ldrh	r2, [r7, #18]
 800125c:	635a      	str	r2, [r3, #52]	; 0x34

	if(avgDistance <= SPEED_LIMIT) {
 800125e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001262:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800126a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126e:	d80b      	bhi.n	8001288 <setMotionSettings+0x5c>
		setMotorSpeed(speed);
 8001270:	edd7 7a05 	vldr	s15, [r7, #20]
 8001274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001278:	edc7 7a00 	vstr	s15, [r7]
 800127c:	783b      	ldrb	r3, [r7, #0]
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fd95 	bl	8000db0 <setMotorSpeed>
	} else {
		setMotorSpeed(255);
	}
}
 8001286:	e002      	b.n	800128e <setMotionSettings+0x62>
		setMotorSpeed(255);
 8001288:	20ff      	movs	r0, #255	; 0xff
 800128a:	f7ff fd91 	bl	8000db0 <setMotorSpeed>
}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	2000029c 	.word	0x2000029c

0800129c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b089      	sub	sp, #36	; 0x24
 80012a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a2:	f000 fd8b 	bl	8001dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a6:	f000 f8ad 	bl	8001404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012aa:	f000 fad1 	bl	8001850 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012ae:	f000 fa9f 	bl	80017f0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80012b2:	f000 f96b 	bl	800158c <MX_TIM1_Init>
  MX_ADC1_Init();
 80012b6:	f000 f8f9 	bl	80014ac <MX_ADC1_Init>
  MX_TIM17_Init();
 80012ba:	f000 fa1f 	bl	80016fc <MX_TIM17_Init>

  uint8_t powerBtnState;
  uint16_t ir_left, ir_center, ir_right;
  float turningAngle, directionAmount, avg_distance;

  HAL_TIM_Base_Start(&htim1);
 80012be:	484d      	ldr	r0, [pc, #308]	; (80013f4 <main+0x158>)
 80012c0:	f003 fbf4 	bl	8004aac <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim17);
 80012c4:	484c      	ldr	r0, [pc, #304]	; (80013f8 <main+0x15c>)
 80012c6:	f003 fbf1 	bl	8004aac <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012ca:	2100      	movs	r1, #0
 80012cc:	4849      	ldr	r0, [pc, #292]	; (80013f4 <main+0x158>)
 80012ce:	f003 fca3 	bl	8004c18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80012d2:	2104      	movs	r1, #4
 80012d4:	4847      	ldr	r0, [pc, #284]	; (80013f4 <main+0x158>)
 80012d6:	f003 fc9f 	bl	8004c18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 80012da:	2100      	movs	r1, #0
 80012dc:	4846      	ldr	r0, [pc, #280]	; (80013f8 <main+0x15c>)
 80012de:	f003 fc9b 	bl	8004c18 <HAL_TIM_PWM_Start>

  powerBtnState = HAL_GPIO_ReadPin(POWER_BTN_GPIO_Port, POWER_BTN_Pin);
 80012e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ea:	f001 ffbd 	bl	8003268 <HAL_GPIO_ReadPin>
 80012ee:	4603      	mov	r3, r0
 80012f0:	75fb      	strb	r3, [r7, #23]
  setInitialState(powerBtnState);
 80012f2:	7dfb      	ldrb	r3, [r7, #23]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fd3d 	bl	8000d74 <setInitialState>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		powerBtnState = HAL_GPIO_ReadPin(POWER_BTN_GPIO_Port, POWER_BTN_Pin);
 80012fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001302:	f001 ffb1 	bl	8003268 <HAL_GPIO_ReadPin>
 8001306:	4603      	mov	r3, r0
 8001308:	75fb      	strb	r3, [r7, #23]

		if (togglePowerBtn(powerBtnState) == 1) {
 800130a:	7dfb      	ldrb	r3, [r7, #23]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fcf1 	bl	8000cf4 <togglePowerBtn>
 8001312:	4603      	mov	r3, r0
 8001314:	2b01      	cmp	r3, #1
 8001316:	d164      	bne.n	80013e2 <main+0x146>
			ir_left = getDistance(ADC_Read(&hadc1, ADC_CHANNEL_1));
 8001318:	2101      	movs	r1, #1
 800131a:	4838      	ldr	r0, [pc, #224]	; (80013fc <main+0x160>)
 800131c:	f7ff fd5e 	bl	8000ddc <ADC_Read>
 8001320:	4603      	mov	r3, r0
 8001322:	ee07 3a90 	vmov	s15, r3
 8001326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800132a:	eeb0 0a67 	vmov.f32	s0, s15
 800132e:	f7ff fe37 	bl	8000fa0 <getDistance>
 8001332:	eef0 7a40 	vmov.f32	s15, s0
 8001336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800133a:	ee17 3a90 	vmov	r3, s15
 800133e:	82bb      	strh	r3, [r7, #20]
			ir_center = getDistance(ADC_Read(&hadc1, ADC_CHANNEL_2));
 8001340:	2102      	movs	r1, #2
 8001342:	482e      	ldr	r0, [pc, #184]	; (80013fc <main+0x160>)
 8001344:	f7ff fd4a 	bl	8000ddc <ADC_Read>
 8001348:	4603      	mov	r3, r0
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001352:	eeb0 0a67 	vmov.f32	s0, s15
 8001356:	f7ff fe23 	bl	8000fa0 <getDistance>
 800135a:	eef0 7a40 	vmov.f32	s15, s0
 800135e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001362:	ee17 3a90 	vmov	r3, s15
 8001366:	827b      	strh	r3, [r7, #18]
			ir_right = getDistance(ADC_Read(&hadc1, ADC_CHANNEL_4));
 8001368:	2104      	movs	r1, #4
 800136a:	4824      	ldr	r0, [pc, #144]	; (80013fc <main+0x160>)
 800136c:	f7ff fd36 	bl	8000ddc <ADC_Read>
 8001370:	4603      	mov	r3, r0
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800137a:	eeb0 0a67 	vmov.f32	s0, s15
 800137e:	f7ff fe0f 	bl	8000fa0 <getDistance>
 8001382:	eef0 7a40 	vmov.f32	s15, s0
 8001386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800138a:	ee17 3a90 	vmov	r3, s15
 800138e:	823b      	strh	r3, [r7, #16]

			avg_distance = (ir_left + ir_center + ir_right) / 3;
 8001390:	8aba      	ldrh	r2, [r7, #20]
 8001392:	8a7b      	ldrh	r3, [r7, #18]
 8001394:	441a      	add	r2, r3
 8001396:	8a3b      	ldrh	r3, [r7, #16]
 8001398:	4413      	add	r3, r2
 800139a:	4a19      	ldr	r2, [pc, #100]	; (8001400 <main+0x164>)
 800139c:	fb82 1203 	smull	r1, r2, r2, r3
 80013a0:	17db      	asrs	r3, r3, #31
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ac:	edc7 7a03 	vstr	s15, [r7, #12]

			calcBestPath(ir_left, ir_center, ir_right, &turningAngle, &directionAmount);
 80013b0:	f107 0408 	add.w	r4, r7, #8
 80013b4:	8a3a      	ldrh	r2, [r7, #16]
 80013b6:	8a79      	ldrh	r1, [r7, #18]
 80013b8:	8ab8      	ldrh	r0, [r7, #20]
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	4623      	mov	r3, r4
 80013c0:	f7ff fe3e 	bl	8001040 <calcBestPath>
			setMotionSettings(turningAngle, directionAmount, avg_distance);
 80013c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80013c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80013cc:	ed97 1a03 	vldr	s2, [r7, #12]
 80013d0:	eef0 0a47 	vmov.f32	s1, s14
 80013d4:	eeb0 0a67 	vmov.f32	s0, s15
 80013d8:	f7ff ff28 	bl	800122c <setMotionSettings>

			moveForward();
 80013dc:	f7ff fd20 	bl	8000e20 <moveForward>
 80013e0:	e78b      	b.n	80012fa <main+0x5e>
		} else {
			__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 1500);
 80013e2:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <main+0x15c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80013ea:	635a      	str	r2, [r3, #52]	; 0x34
			setMotorSpeed(0);
 80013ec:	2000      	movs	r0, #0
 80013ee:	f7ff fcdf 	bl	8000db0 <setMotorSpeed>
		powerBtnState = HAL_GPIO_ReadPin(POWER_BTN_GPIO_Port, POWER_BTN_Pin);
 80013f2:	e782      	b.n	80012fa <main+0x5e>
 80013f4:	20000250 	.word	0x20000250
 80013f8:	2000029c 	.word	0x2000029c
 80013fc:	20000200 	.word	0x20000200
 8001400:	55555556 	.word	0x55555556

08001404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b096      	sub	sp, #88	; 0x58
 8001408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800140e:	2228      	movs	r2, #40	; 0x28
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f004 feec 	bl	80061f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001418:	f107 031c 	add.w	r3, r7, #28
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]
 8001436:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001438:	2302      	movs	r3, #2
 800143a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143c:	2301      	movs	r3, #1
 800143e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001440:	2310      	movs	r3, #16
 8001442:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001444:	2300      	movs	r3, #0
 8001446:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001448:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800144c:	4618      	mov	r0, r3
 800144e:	f001 ff3b 	bl	80032c8 <HAL_RCC_OscConfig>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001458:	f000 fa48 	bl	80018ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800145c:	230f      	movs	r3, #15
 800145e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001460:	2300      	movs	r3, #0
 8001462:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800146c:	2300      	movs	r3, #0
 800146e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001470:	f107 031c 	add.w	r3, r7, #28
 8001474:	2100      	movs	r1, #0
 8001476:	4618      	mov	r0, r3
 8001478:	f002 ff64 	bl	8004344 <HAL_RCC_ClockConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001482:	f000 fa33 	bl	80018ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001486:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	4618      	mov	r0, r3
 8001494:	f003 f98c 	bl	80047b0 <HAL_RCCEx_PeriphCLKConfig>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800149e:	f000 fa25 	bl	80018ec <Error_Handler>
  }
}
 80014a2:	bf00      	nop
 80014a4:	3758      	adds	r7, #88	; 0x58
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	; 0x28
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014b2:	f107 031c 	add.w	r3, r7, #28
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
 80014cc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014ce:	4b2e      	ldr	r3, [pc, #184]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80014d6:	4b2c      	ldr	r3, [pc, #176]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014de:	4b2a      	ldr	r3, [pc, #168]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014e4:	4b28      	ldr	r3, [pc, #160]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014ea:	4b27      	ldr	r3, [pc, #156]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014f0:	4b25      	ldr	r3, [pc, #148]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014f8:	4b23      	ldr	r3, [pc, #140]	; (8001588 <MX_ADC1_Init+0xdc>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014fe:	4b22      	ldr	r3, [pc, #136]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001500:	2201      	movs	r2, #1
 8001502:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001504:	4b20      	ldr	r3, [pc, #128]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800150a:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <MX_ADC1_Init+0xdc>)
 800150c:	2201      	movs	r2, #1
 800150e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001510:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001512:	2200      	movs	r2, #0
 8001514:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001518:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <MX_ADC1_Init+0xdc>)
 800151a:	2204      	movs	r2, #4
 800151c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800151e:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001520:	2200      	movs	r2, #0
 8001522:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001524:	4b18      	ldr	r3, [pc, #96]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001526:	2200      	movs	r2, #0
 8001528:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800152a:	4817      	ldr	r0, [pc, #92]	; (8001588 <MX_ADC1_Init+0xdc>)
 800152c:	f000 fcd0 	bl	8001ed0 <HAL_ADC_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001536:	f000 f9d9 	bl	80018ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800153a:	2300      	movs	r3, #0
 800153c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800153e:	f107 031c 	add.w	r3, r7, #28
 8001542:	4619      	mov	r1, r3
 8001544:	4810      	ldr	r0, [pc, #64]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001546:	f001 faa7 	bl	8002a98 <HAL_ADCEx_MultiModeConfigChannel>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001550:	f000 f9cc 	bl	80018ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001554:	2301      	movs	r3, #1
 8001556:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001558:	2301      	movs	r3, #1
 800155a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800155c:	2300      	movs	r3, #0
 800155e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_ADC1_Init+0xdc>)
 8001572:	f000 ffd1 	bl	8002518 <HAL_ADC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800157c:	f000 f9b6 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	3728      	adds	r7, #40	; 0x28
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000200 	.word	0x20000200

0800158c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b09a      	sub	sp, #104	; 0x68
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001592:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
 80015bc:	615a      	str	r2, [r3, #20]
 80015be:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	222c      	movs	r2, #44	; 0x2c
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 fe12 	bl	80061f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015cc:	4b49      	ldr	r3, [pc, #292]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015ce:	4a4a      	ldr	r2, [pc, #296]	; (80016f8 <MX_TIM1_Init+0x16c>)
 80015d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 625-1;
 80015d2:	4b48      	ldr	r3, [pc, #288]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015d4:	f44f 721c 	mov.w	r2, #624	; 0x270
 80015d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015da:	4b46      	ldr	r3, [pc, #280]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256-1;
 80015e0:	4b44      	ldr	r3, [pc, #272]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015e2:	22ff      	movs	r2, #255	; 0xff
 80015e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e6:	4b43      	ldr	r3, [pc, #268]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ec:	4b41      	ldr	r3, [pc, #260]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015f2:	4b40      	ldr	r3, [pc, #256]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015f4:	2280      	movs	r2, #128	; 0x80
 80015f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015f8:	483e      	ldr	r0, [pc, #248]	; (80016f4 <MX_TIM1_Init+0x168>)
 80015fa:	f003 f9ff 	bl	80049fc <HAL_TIM_Base_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001604:	f000 f972 	bl	80018ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001608:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800160c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800160e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001612:	4619      	mov	r1, r3
 8001614:	4837      	ldr	r0, [pc, #220]	; (80016f4 <MX_TIM1_Init+0x168>)
 8001616:	f003 fcff 	bl	8005018 <HAL_TIM_ConfigClockSource>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001620:	f000 f964 	bl	80018ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001624:	4833      	ldr	r0, [pc, #204]	; (80016f4 <MX_TIM1_Init+0x168>)
 8001626:	f003 fa95 	bl	8004b54 <HAL_TIM_PWM_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001630:	f000 f95c 	bl	80018ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001638:	2300      	movs	r3, #0
 800163a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001640:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001644:	4619      	mov	r1, r3
 8001646:	482b      	ldr	r0, [pc, #172]	; (80016f4 <MX_TIM1_Init+0x168>)
 8001648:	f004 f98e 	bl	8005968 <HAL_TIMEx_MasterConfigSynchronization>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001652:	f000 f94b 	bl	80018ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001656:	2360      	movs	r3, #96	; 0x60
 8001658:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800165e:	2300      	movs	r3, #0
 8001660:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001662:	2300      	movs	r3, #0
 8001664:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001666:	2300      	movs	r3, #0
 8001668:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001672:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001676:	2200      	movs	r2, #0
 8001678:	4619      	mov	r1, r3
 800167a:	481e      	ldr	r0, [pc, #120]	; (80016f4 <MX_TIM1_Init+0x168>)
 800167c:	f003 fbb8 	bl	8004df0 <HAL_TIM_PWM_ConfigChannel>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001686:	f000 f931 	bl	80018ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800168a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800168e:	2204      	movs	r2, #4
 8001690:	4619      	mov	r1, r3
 8001692:	4818      	ldr	r0, [pc, #96]	; (80016f4 <MX_TIM1_Init+0x168>)
 8001694:	f003 fbac 	bl	8004df0 <HAL_TIM_PWM_ConfigChannel>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800169e:	f000 f925 	bl	80018ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	4619      	mov	r1, r3
 80016d6:	4807      	ldr	r0, [pc, #28]	; (80016f4 <MX_TIM1_Init+0x168>)
 80016d8:	f004 f9b4 	bl	8005a44 <HAL_TIMEx_ConfigBreakDeadTime>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80016e2:	f000 f903 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016e6:	4803      	ldr	r0, [pc, #12]	; (80016f4 <MX_TIM1_Init+0x168>)
 80016e8:	f000 f99a 	bl	8001a20 <HAL_TIM_MspPostInit>

}
 80016ec:	bf00      	nop
 80016ee:	3768      	adds	r7, #104	; 0x68
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000250 	.word	0x20000250
 80016f8:	40012c00 	.word	0x40012c00

080016fc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b092      	sub	sp, #72	; 0x48
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001702:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
 8001712:	615a      	str	r2, [r3, #20]
 8001714:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001716:	463b      	mov	r3, r7
 8001718:	222c      	movs	r2, #44	; 0x2c
 800171a:	2100      	movs	r1, #0
 800171c:	4618      	mov	r0, r3
 800171e:	f004 fd67 	bl	80061f0 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001722:	4b31      	ldr	r3, [pc, #196]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001724:	4a31      	ldr	r2, [pc, #196]	; (80017ec <MX_TIM17_Init+0xf0>)
 8001726:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8-1;
 8001728:	4b2f      	ldr	r3, [pc, #188]	; (80017e8 <MX_TIM17_Init+0xec>)
 800172a:	2207      	movs	r2, #7
 800172c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172e:	4b2e      	ldr	r3, [pc, #184]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000-1;
 8001734:	4b2c      	ldr	r3, [pc, #176]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001736:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800173a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <MX_TIM17_Init+0xec>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001742:	4b29      	ldr	r3, [pc, #164]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001748:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <MX_TIM17_Init+0xec>)
 800174a:	2280      	movs	r2, #128	; 0x80
 800174c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800174e:	4826      	ldr	r0, [pc, #152]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001750:	f003 f954 	bl	80049fc <HAL_TIM_Base_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 800175a:	f000 f8c7 	bl	80018ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800175e:	4822      	ldr	r0, [pc, #136]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001760:	f003 f9f8 	bl	8004b54 <HAL_TIM_PWM_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 800176a:	f000 f8bf 	bl	80018ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800176e:	2360      	movs	r3, #96	; 0x60
 8001770:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001776:	2300      	movs	r3, #0
 8001778:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800177a:	2300      	movs	r3, #0
 800177c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001782:	2300      	movs	r3, #0
 8001784:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800178a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800178e:	2200      	movs	r2, #0
 8001790:	4619      	mov	r1, r3
 8001792:	4815      	ldr	r0, [pc, #84]	; (80017e8 <MX_TIM17_Init+0xec>)
 8001794:	f003 fb2c 	bl	8004df0 <HAL_TIM_PWM_ConfigChannel>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 800179e:	f000 f8a5 	bl	80018ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80017c4:	463b      	mov	r3, r7
 80017c6:	4619      	mov	r1, r3
 80017c8:	4807      	ldr	r0, [pc, #28]	; (80017e8 <MX_TIM17_Init+0xec>)
 80017ca:	f004 f93b 	bl	8005a44 <HAL_TIMEx_ConfigBreakDeadTime>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 80017d4:	f000 f88a 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80017d8:	4803      	ldr	r0, [pc, #12]	; (80017e8 <MX_TIM17_Init+0xec>)
 80017da:	f000 f921 	bl	8001a20 <HAL_TIM_MspPostInit>

}
 80017de:	bf00      	nop
 80017e0:	3748      	adds	r7, #72	; 0x48
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	2000029c 	.word	0x2000029c
 80017ec:	40014800 	.word	0x40014800

080017f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <MX_USART2_UART_Init+0x58>)
 80017f6:	4a15      	ldr	r2, [pc, #84]	; (800184c <MX_USART2_UART_Init+0x5c>)
 80017f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <MX_USART2_UART_Init+0x58>)
 80017fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <MX_USART2_UART_Init+0x58>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <MX_USART2_UART_Init+0x58>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <MX_USART2_UART_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <MX_USART2_UART_Init+0x58>)
 8001816:	220c      	movs	r2, #12
 8001818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_USART2_UART_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_USART2_UART_Init+0x58>)
 8001822:	2200      	movs	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001826:	4b08      	ldr	r3, [pc, #32]	; (8001848 <MX_USART2_UART_Init+0x58>)
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_USART2_UART_Init+0x58>)
 800182e:	2200      	movs	r2, #0
 8001830:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_USART2_UART_Init+0x58>)
 8001834:	f004 f97e 	bl	8005b34 <HAL_UART_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800183e:	f000 f855 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200002e8 	.word	0x200002e8
 800184c:	40004400 	.word	0x40004400

08001850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
 8001864:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <MX_GPIO_Init+0x98>)
 8001868:	695b      	ldr	r3, [r3, #20]
 800186a:	4a1f      	ldr	r2, [pc, #124]	; (80018e8 <MX_GPIO_Init+0x98>)
 800186c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001870:	6153      	str	r3, [r2, #20]
 8001872:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <MX_GPIO_Init+0x98>)
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800187e:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <MX_GPIO_Init+0x98>)
 8001880:	695b      	ldr	r3, [r3, #20]
 8001882:	4a19      	ldr	r2, [pc, #100]	; (80018e8 <MX_GPIO_Init+0x98>)
 8001884:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001888:	6153      	str	r3, [r2, #20]
 800188a:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <MX_GPIO_Init+0x98>)
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RIGHT_DM_PHASE_Pin|LEFT_DM_PHASE_Pin, GPIO_PIN_RESET);
 8001896:	2200      	movs	r2, #0
 8001898:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800189c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a0:	f001 fcfa 	bl	8003298 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RIGHT_DM_PHASE_Pin LEFT_DM_PHASE_Pin */
  GPIO_InitStruct.Pin = RIGHT_DM_PHASE_Pin|LEFT_DM_PHASE_Pin;
 80018a4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	4619      	mov	r1, r3
 80018bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c0:	f001 fb60 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : POWER_BTN_Pin */
  GPIO_InitStruct.Pin = POWER_BTN_Pin;
 80018c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ca:	2300      	movs	r3, #0
 80018cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018ce:	2302      	movs	r3, #2
 80018d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(POWER_BTN_GPIO_Port, &GPIO_InitStruct);
 80018d2:	f107 030c 	add.w	r3, r7, #12
 80018d6:	4619      	mov	r1, r3
 80018d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018dc:	f001 fb52 	bl	8002f84 <HAL_GPIO_Init>

}
 80018e0:	bf00      	nop
 80018e2:	3720      	adds	r7, #32
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40021000 	.word	0x40021000

080018ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f0:	b672      	cpsid	i
}
 80018f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <Error_Handler+0x8>
	...

080018f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	4b0f      	ldr	r3, [pc, #60]	; (800193c <HAL_MspInit+0x44>)
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	4a0e      	ldr	r2, [pc, #56]	; (800193c <HAL_MspInit+0x44>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6193      	str	r3, [r2, #24]
 800190a:	4b0c      	ldr	r3, [pc, #48]	; (800193c <HAL_MspInit+0x44>)
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <HAL_MspInit+0x44>)
 8001918:	69db      	ldr	r3, [r3, #28]
 800191a:	4a08      	ldr	r2, [pc, #32]	; (800193c <HAL_MspInit+0x44>)
 800191c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001920:	61d3      	str	r3, [r2, #28]
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_MspInit+0x44>)
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40021000 	.word	0x40021000

08001940 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001960:	d124      	bne.n	80019ac <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001962:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <HAL_ADC_MspInit+0x74>)
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	4a13      	ldr	r2, [pc, #76]	; (80019b4 <HAL_ADC_MspInit+0x74>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	6153      	str	r3, [r2, #20]
 800196e:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <HAL_ADC_MspInit+0x74>)
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <HAL_ADC_MspInit+0x74>)
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	4a0d      	ldr	r2, [pc, #52]	; (80019b4 <HAL_ADC_MspInit+0x74>)
 8001980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001984:	6153      	str	r3, [r2, #20]
 8001986:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <HAL_ADC_MspInit+0x74>)
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IR_LEFT_Pin|IR_CENTER_Pin|IR_RIGHT_Pin;
 8001992:	230b      	movs	r3, #11
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001996:	2303      	movs	r3, #3
 8001998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4619      	mov	r1, r3
 80019a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a8:	f001 faec 	bl	8002f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019ac:	bf00      	nop
 80019ae:	3728      	adds	r7, #40	; 0x28
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40021000 	.word	0x40021000

080019b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a13      	ldr	r2, [pc, #76]	; (8001a14 <HAL_TIM_Base_MspInit+0x5c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d10c      	bne.n	80019e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <HAL_TIM_Base_MspInit+0x60>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	4a12      	ldr	r2, [pc, #72]	; (8001a18 <HAL_TIM_Base_MspInit+0x60>)
 80019d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019d4:	6193      	str	r3, [r2, #24]
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <HAL_TIM_Base_MspInit+0x60>)
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80019e2:	e010      	b.n	8001a06 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a0c      	ldr	r2, [pc, #48]	; (8001a1c <HAL_TIM_Base_MspInit+0x64>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d10b      	bne.n	8001a06 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80019ee:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <HAL_TIM_Base_MspInit+0x60>)
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	4a09      	ldr	r2, [pc, #36]	; (8001a18 <HAL_TIM_Base_MspInit+0x60>)
 80019f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019f8:	6193      	str	r3, [r2, #24]
 80019fa:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <HAL_TIM_Base_MspInit+0x60>)
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	68bb      	ldr	r3, [r7, #8]
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	40012c00 	.word	0x40012c00
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40014800 	.word	0x40014800

08001a20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	; 0x28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a23      	ldr	r2, [pc, #140]	; (8001acc <HAL_TIM_MspPostInit+0xac>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d11e      	bne.n	8001a80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b23      	ldr	r3, [pc, #140]	; (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	4a22      	ldr	r2, [pc, #136]	; (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a4c:	6153      	str	r3, [r2, #20]
 8001a4e:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = RIGHT_DM_ENBL_Pin|LEFT_DM_ENBL_Pin;
 8001a5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001a6c:	2306      	movs	r3, #6
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7a:	f001 fa83 	bl	8002f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001a7e:	e020      	b.n	8001ac2 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM17)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <HAL_TIM_MspPostInit+0xb4>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11b      	bne.n	8001ac2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	4a10      	ldr	r2, [pc, #64]	; (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a94:	6153      	str	r3, [r2, #20]
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_MOTOR_Pin;
 8001aa2:	2320      	movs	r3, #32
 8001aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8001ab2:	230a      	movs	r3, #10
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_MOTOR_GPIO_Port, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	4806      	ldr	r0, [pc, #24]	; (8001ad8 <HAL_TIM_MspPostInit+0xb8>)
 8001abe:	f001 fa61 	bl	8002f84 <HAL_GPIO_Init>
}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40012c00 	.word	0x40012c00
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	40014800 	.word	0x40014800
 8001ad8:	48000400 	.word	0x48000400

08001adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <HAL_UART_MspInit+0x80>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d129      	bne.n	8001b52 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b08:	61d3      	str	r3, [r2, #28]
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b16:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b20:	6153      	str	r3, [r2, #20]
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001b2e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b40:	2307      	movs	r3, #7
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f001 fa19 	bl	8002f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b52:	bf00      	nop
 8001b54:	3728      	adds	r7, #40	; 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40004400 	.word	0x40004400
 8001b60:	40021000 	.word	0x40021000

08001b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b68:	e7fe      	b.n	8001b68 <NMI_Handler+0x4>

08001b6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b6e:	e7fe      	b.n	8001b6e <HardFault_Handler+0x4>

08001b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <MemManage_Handler+0x4>

08001b76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b7a:	e7fe      	b.n	8001b7a <BusFault_Handler+0x4>

08001b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b80:	e7fe      	b.n	8001b80 <UsageFault_Handler+0x4>

08001b82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb0:	f000 f94a 	bl	8001e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
	return 1;
 8001bbc:	2301      	movs	r3, #1
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_kill>:

int _kill(int pid, int sig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bd2:	f004 fae3 	bl	800619c <__errno>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2216      	movs	r2, #22
 8001bda:	601a      	str	r2, [r3, #0]
	return -1;
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <_exit>:

void _exit (int status)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ffe7 	bl	8001bc8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bfa:	e7fe      	b.n	8001bfa <_exit+0x12>

08001bfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	e00a      	b.n	8001c24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c0e:	f3af 8000 	nop.w
 8001c12:	4601      	mov	r1, r0
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	b2ca      	uxtb	r2, r1
 8001c1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbf0      	blt.n	8001c0e <_read+0x12>
	}

return len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b086      	sub	sp, #24
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	60f8      	str	r0, [r7, #12]
 8001c3e:	60b9      	str	r1, [r7, #8]
 8001c40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	e009      	b.n	8001c5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	60ba      	str	r2, [r7, #8]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dbf1      	blt.n	8001c48 <_write+0x12>
	}
	return len;
 8001c64:	687b      	ldr	r3, [r7, #4]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <_close>:

int _close(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
	return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c96:	605a      	str	r2, [r3, #4]
	return 0;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_isatty>:

int _isatty(int file)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
	return 1;
 8001cae:	2301      	movs	r3, #1
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
	return 0;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce0:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <_sbrk+0x5c>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <_sbrk+0x60>)
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cec:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <_sbrk+0x64>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	; (8001d40 <_sbrk+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d207      	bcs.n	8001d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d08:	f004 fa48 	bl	800619c <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	220c      	movs	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	e009      	b.n	8001d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d18:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	4a05      	ldr	r2, [pc, #20]	; (8001d3c <_sbrk+0x64>)
 8001d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20003000 	.word	0x20003000
 8001d38:	00000400 	.word	0x00000400
 8001d3c:	20000378 	.word	0x20000378
 8001d40:	20000390 	.word	0x20000390

08001d44 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	; (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001da0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d6c:	480d      	ldr	r0, [pc, #52]	; (8001da4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d6e:	490e      	ldr	r1, [pc, #56]	; (8001da8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <LoopForever+0xe>)
  movs r3, #0
 8001d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d74:	e002      	b.n	8001d7c <LoopCopyDataInit>

08001d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7a:	3304      	adds	r3, #4

08001d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d80:	d3f9      	bcc.n	8001d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d82:	4a0b      	ldr	r2, [pc, #44]	; (8001db0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d84:	4c0b      	ldr	r4, [pc, #44]	; (8001db4 <LoopForever+0x16>)
  movs r3, #0
 8001d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d88:	e001      	b.n	8001d8e <LoopFillZerobss>

08001d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d8c:	3204      	adds	r2, #4

08001d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d90:	d3fb      	bcc.n	8001d8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d92:	f7ff ffd7 	bl	8001d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d96:	f004 fa07 	bl	80061a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d9a:	f7ff fa7f 	bl	800129c <main>

08001d9e <LoopForever>:

LoopForever:
    b LoopForever
 8001d9e:	e7fe      	b.n	8001d9e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001da0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001dac:	0800c84c 	.word	0x0800c84c
  ldr r2, =_sbss
 8001db0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001db4:	20000390 	.word	0x20000390

08001db8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001db8:	e7fe      	b.n	8001db8 <ADC1_2_IRQHandler>
	...

08001dbc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <HAL_Init+0x28>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a07      	ldr	r2, [pc, #28]	; (8001de4 <HAL_Init+0x28>)
 8001dc6:	f043 0310 	orr.w	r3, r3, #16
 8001dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dcc:	2003      	movs	r0, #3
 8001dce:	f001 f8a5 	bl	8002f1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 f808 	bl	8001de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dd8:	f7ff fd8e 	bl	80018f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40022000 	.word	0x40022000

08001de8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_InitTick+0x54>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_InitTick+0x58>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f001 f8af 	bl	8002f6a <HAL_SYSTICK_Config>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e00e      	b.n	8001e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b0f      	cmp	r3, #15
 8001e1a:	d80a      	bhi.n	8001e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295
 8001e24:	f001 f885 	bl	8002f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e28:	4a06      	ldr	r2, [pc, #24]	; (8001e44 <HAL_InitTick+0x5c>)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	e000      	b.n	8001e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000004 	.word	0x20000004
 8001e40:	2000000c 	.word	0x2000000c
 8001e44:	20000008 	.word	0x20000008

08001e48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <HAL_IncTick+0x20>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	461a      	mov	r2, r3
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_IncTick+0x24>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4413      	add	r3, r2
 8001e58:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <HAL_IncTick+0x24>)
 8001e5a:	6013      	str	r3, [r2, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	2000000c 	.word	0x2000000c
 8001e6c:	2000037c 	.word	0x2000037c

08001e70 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e74:	4b03      	ldr	r3, [pc, #12]	; (8001e84 <HAL_GetTick+0x14>)
 8001e76:	681b      	ldr	r3, [r3, #0]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	2000037c 	.word	0x2000037c

08001e88 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e90:	f7ff ffee 	bl	8001e70 <HAL_GetTick>
 8001e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea0:	d005      	beq.n	8001eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_Delay+0x44>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4413      	add	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001eae:	bf00      	nop
 8001eb0:	f7ff ffde 	bl	8001e70 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d8f7      	bhi.n	8001eb0 <HAL_Delay+0x28>
  {
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000000c 	.word	0x2000000c

08001ed0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b09a      	sub	sp, #104	; 0x68
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e172      	b.n	80021d6 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efa:	f003 0310 	and.w	r3, r3, #16
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d176      	bne.n	8001ff0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d152      	bne.n	8001fb0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff fd0b 	bl	8001940 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d13b      	bne.n	8001fb0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 fed7 	bl	8002cec <ADC_Disable>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	f003 0310 	and.w	r3, r3, #16
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d12f      	bne.n	8001fb0 <HAL_ADC_Init+0xe0>
 8001f50:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d12b      	bne.n	8001fb0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f60:	f023 0302 	bic.w	r3, r3, #2
 8001f64:	f043 0202 	orr.w	r2, r3, #2
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f7a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f8a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f8c:	4b94      	ldr	r3, [pc, #592]	; (80021e0 <HAL_ADC_Init+0x310>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a94      	ldr	r2, [pc, #592]	; (80021e4 <HAL_ADC_Init+0x314>)
 8001f92:	fba2 2303 	umull	r2, r3, r2, r3
 8001f96:	0c9a      	lsrs	r2, r3, #18
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fa2:	e002      	b.n	8001faa <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1f9      	bne.n	8001fa4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d007      	beq.n	8001fce <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001fc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fcc:	d110      	bne.n	8001ff0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	f023 0312 	bic.w	r3, r3, #18
 8001fd6:	f043 0210 	orr.w	r2, r3, #16
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe2:	f043 0201 	orr.w	r2, r3, #1
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff4:	f003 0310 	and.w	r3, r3, #16
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f040 80df 	bne.w	80021bc <HAL_ADC_Init+0x2ec>
 8001ffe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002002:	2b00      	cmp	r3, #0
 8002004:	f040 80da 	bne.w	80021bc <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 80d2 	bne.w	80021bc <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002020:	f043 0202 	orr.w	r2, r3, #2
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002028:	4b6f      	ldr	r3, [pc, #444]	; (80021e8 <HAL_ADC_Init+0x318>)
 800202a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002034:	d102      	bne.n	800203c <HAL_ADC_Init+0x16c>
 8002036:	4b6d      	ldr	r3, [pc, #436]	; (80021ec <HAL_ADC_Init+0x31c>)
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	e002      	b.n	8002042 <HAL_ADC_Init+0x172>
 800203c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002040:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	2b01      	cmp	r3, #1
 800204e:	d108      	bne.n	8002062 <HAL_ADC_Init+0x192>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b01      	cmp	r3, #1
 800205c:	d101      	bne.n	8002062 <HAL_ADC_Init+0x192>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_ADC_Init+0x194>
 8002062:	2300      	movs	r3, #0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d11c      	bne.n	80020a2 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002068:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800206a:	2b00      	cmp	r3, #0
 800206c:	d010      	beq.n	8002090 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	2b01      	cmp	r3, #1
 8002078:	d107      	bne.n	800208a <HAL_ADC_Init+0x1ba>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_ADC_Init+0x1ba>
 8002086:	2301      	movs	r3, #1
 8002088:	e000      	b.n	800208c <HAL_ADC_Init+0x1bc>
 800208a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800208c:	2b00      	cmp	r3, #0
 800208e:	d108      	bne.n	80020a2 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002090:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	431a      	orrs	r2, r3
 800209e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020a0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	7e5b      	ldrb	r3, [r3, #25]
 80020a6:	035b      	lsls	r3, r3, #13
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80020ac:	2a01      	cmp	r2, #1
 80020ae:	d002      	beq.n	80020b6 <HAL_ADC_Init+0x1e6>
 80020b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020b4:	e000      	b.n	80020b8 <HAL_ADC_Init+0x1e8>
 80020b6:	2200      	movs	r2, #0
 80020b8:	431a      	orrs	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	431a      	orrs	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020c8:	4313      	orrs	r3, r2
 80020ca:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d11b      	bne.n	800210e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	7e5b      	ldrb	r3, [r3, #25]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e2:	3b01      	subs	r3, #1
 80020e4:	045a      	lsls	r2, r3, #17
 80020e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ee:	663b      	str	r3, [r7, #96]	; 0x60
 80020f0:	e00d      	b.n	800210e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80020fa:	f043 0220 	orr.w	r2, r3, #32
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	f043 0201 	orr.w	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002112:	2b01      	cmp	r3, #1
 8002114:	d007      	beq.n	8002126 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	4313      	orrs	r3, r2
 8002120:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002122:	4313      	orrs	r3, r2
 8002124:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 030c 	and.w	r3, r3, #12
 8002130:	2b00      	cmp	r3, #0
 8002132:	d114      	bne.n	800215e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6812      	ldr	r2, [r2, #0]
 800213e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002142:	f023 0302 	bic.w	r3, r3, #2
 8002146:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	7e1b      	ldrb	r3, [r3, #24]
 800214c:	039a      	lsls	r2, r3, #14
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4313      	orrs	r3, r2
 8002158:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800215a:	4313      	orrs	r3, r2
 800215c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	4b22      	ldr	r3, [pc, #136]	; (80021f0 <HAL_ADC_Init+0x320>)
 8002166:	4013      	ands	r3, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800216e:	430b      	orrs	r3, r1
 8002170:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d10c      	bne.n	8002194 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002180:	f023 010f 	bic.w	r1, r3, #15
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69db      	ldr	r3, [r3, #28]
 8002188:	1e5a      	subs	r2, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	631a      	str	r2, [r3, #48]	; 0x30
 8002192:	e007      	b.n	80021a4 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f022 020f 	bic.w	r2, r2, #15
 80021a2:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	f023 0303 	bic.w	r3, r3, #3
 80021b2:	f043 0201 	orr.w	r2, r3, #1
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	641a      	str	r2, [r3, #64]	; 0x40
 80021ba:	e00a      	b.n	80021d2 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	f023 0312 	bic.w	r3, r3, #18
 80021c4:	f043 0210 	orr.w	r2, r3, #16
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80021cc:	2301      	movs	r3, #1
 80021ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80021d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3768      	adds	r7, #104	; 0x68
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000004 	.word	0x20000004
 80021e4:	431bde83 	.word	0x431bde83
 80021e8:	50000300 	.word	0x50000300
 80021ec:	50000100 	.word	0x50000100
 80021f0:	fff0c007 	.word	0xfff0c007

080021f4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021fc:	2300      	movs	r3, #0
 80021fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b00      	cmp	r3, #0
 800220c:	f040 809c 	bne.w	8002348 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002216:	2b01      	cmp	r3, #1
 8002218:	d101      	bne.n	800221e <HAL_ADC_Start+0x2a>
 800221a:	2302      	movs	r3, #2
 800221c:	e097      	b.n	800234e <HAL_ADC_Start+0x15a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f000 fcfc 	bl	8002c24 <ADC_Enable>
 800222c:	4603      	mov	r3, r0
 800222e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002230:	7bfb      	ldrb	r3, [r7, #15]
 8002232:	2b00      	cmp	r3, #0
 8002234:	f040 8083 	bne.w	800233e <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002240:	f023 0301 	bic.w	r3, r3, #1
 8002244:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800224c:	4b42      	ldr	r3, [pc, #264]	; (8002358 <HAL_ADC_Start+0x164>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	2b00      	cmp	r3, #0
 8002256:	d004      	beq.n	8002262 <HAL_ADC_Start+0x6e>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002260:	d115      	bne.n	800228e <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d027      	beq.n	80022cc <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002284:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800228c:	e01e      	b.n	80022cc <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022a2:	d004      	beq.n	80022ae <HAL_ADC_Start+0xba>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a2c      	ldr	r2, [pc, #176]	; (800235c <HAL_ADC_Start+0x168>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d10e      	bne.n	80022cc <HAL_ADC_Start+0xd8>
 80022ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d007      	beq.n	80022cc <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d8:	d106      	bne.n	80022e8 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	f023 0206 	bic.w	r2, r3, #6
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	645a      	str	r2, [r3, #68]	; 0x44
 80022e6:	e002      	b.n	80022ee <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	221c      	movs	r2, #28
 80022fc:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80022fe:	4b16      	ldr	r3, [pc, #88]	; (8002358 <HAL_ADC_Start+0x164>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 031f 	and.w	r3, r3, #31
 8002306:	2b00      	cmp	r3, #0
 8002308:	d010      	beq.n	800232c <HAL_ADC_Start+0x138>
 800230a:	4b13      	ldr	r3, [pc, #76]	; (8002358 <HAL_ADC_Start+0x164>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 031f 	and.w	r3, r3, #31
 8002312:	2b05      	cmp	r3, #5
 8002314:	d00a      	beq.n	800232c <HAL_ADC_Start+0x138>
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <HAL_ADC_Start+0x164>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	2b09      	cmp	r3, #9
 8002320:	d004      	beq.n	800232c <HAL_ADC_Start+0x138>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800232a:	d10f      	bne.n	800234c <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689a      	ldr	r2, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0204 	orr.w	r2, r2, #4
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	e006      	b.n	800234c <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002346:	e001      	b.n	800234c <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002348:	2302      	movs	r3, #2
 800234a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	50000300 	.word	0x50000300
 800235c:	50000100 	.word	0x50000100

08002360 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	2b08      	cmp	r3, #8
 8002374:	d102      	bne.n	800237c <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002376:	2308      	movs	r3, #8
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e02e      	b.n	80023da <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800237c:	4b5e      	ldr	r3, [pc, #376]	; (80024f8 <HAL_ADC_PollForConversion+0x198>)
 800237e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	2b00      	cmp	r3, #0
 800238a:	d112      	bne.n	80023b2 <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b01      	cmp	r3, #1
 8002398:	d11d      	bne.n	80023d6 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f043 0220 	orr.w	r2, r3, #32
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e09d      	b.n	80024ee <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00b      	beq.n	80023d6 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f043 0220 	orr.w	r2, r3, #32
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e08b      	b.n	80024ee <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80023d6:	230c      	movs	r3, #12
 80023d8:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023da:	4b47      	ldr	r3, [pc, #284]	; (80024f8 <HAL_ADC_PollForConversion+0x198>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 031f 	and.w	r3, r3, #31
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d004      	beq.n	80023f0 <HAL_ADC_PollForConversion+0x90>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023ee:	d104      	bne.n	80023fa <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	613b      	str	r3, [r7, #16]
 80023f8:	e003      	b.n	8002402 <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80023fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002402:	f7ff fd35 	bl	8001e70 <HAL_GetTick>
 8002406:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002408:	e021      	b.n	800244e <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002410:	d01d      	beq.n	800244e <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d007      	beq.n	8002428 <HAL_ADC_PollForConversion+0xc8>
 8002418:	f7ff fd2a 	bl	8001e70 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d212      	bcs.n	800244e <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d10b      	bne.n	800244e <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f043 0204 	orr.w	r2, r3, #4
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e04f      	b.n	80024ee <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	4013      	ands	r3, r2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0d6      	beq.n	800240a <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002472:	2b00      	cmp	r3, #0
 8002474:	d131      	bne.n	80024da <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800247c:	2b00      	cmp	r3, #0
 800247e:	d12c      	bne.n	80024da <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b08      	cmp	r3, #8
 800248c:	d125      	bne.n	80024da <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 0304 	and.w	r3, r3, #4
 8002498:	2b00      	cmp	r3, #0
 800249a:	d112      	bne.n	80024c2 <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d112      	bne.n	80024da <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f043 0201 	orr.w	r2, r3, #1
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	641a      	str	r2, [r3, #64]	; 0x40
 80024c0:	e00b      	b.n	80024da <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f043 0220 	orr.w	r2, r3, #32
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	f043 0201 	orr.w	r2, r3, #1
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d103      	bne.n	80024ec <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	50000300 	.word	0x50000300

080024fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002518:	b480      	push	{r7}
 800251a:	b09b      	sub	sp, #108	; 0x6c
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002532:	2b01      	cmp	r3, #1
 8002534:	d101      	bne.n	800253a <HAL_ADC_ConfigChannel+0x22>
 8002536:	2302      	movs	r3, #2
 8002538:	e2a4      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x56c>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	f040 8288 	bne.w	8002a62 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b04      	cmp	r3, #4
 8002558:	d81c      	bhi.n	8002594 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	461a      	mov	r2, r3
 800256e:	231f      	movs	r3, #31
 8002570:	4093      	lsls	r3, r2
 8002572:	43db      	mvns	r3, r3
 8002574:	4019      	ands	r1, r3
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	4413      	add	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	fa00 f203 	lsl.w	r2, r0, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	631a      	str	r2, [r3, #48]	; 0x30
 8002592:	e063      	b.n	800265c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b09      	cmp	r3, #9
 800259a:	d81e      	bhi.n	80025da <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	4613      	mov	r3, r2
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	4413      	add	r3, r2
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	3b1e      	subs	r3, #30
 80025b0:	221f      	movs	r2, #31
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	4019      	ands	r1, r3
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	3b1e      	subs	r3, #30
 80025cc:	fa00 f203 	lsl.w	r2, r0, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	635a      	str	r2, [r3, #52]	; 0x34
 80025d8:	e040      	b.n	800265c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	2b0e      	cmp	r3, #14
 80025e0:	d81e      	bhi.n	8002620 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	3b3c      	subs	r3, #60	; 0x3c
 80025f6:	221f      	movs	r2, #31
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	4019      	ands	r1, r3
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	6818      	ldr	r0, [r3, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	4613      	mov	r3, r2
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	4413      	add	r3, r2
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	3b3c      	subs	r3, #60	; 0x3c
 8002612:	fa00 f203 	lsl.w	r2, r0, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	639a      	str	r2, [r3, #56]	; 0x38
 800261e:	e01d      	b.n	800265c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	3b5a      	subs	r3, #90	; 0x5a
 8002634:	221f      	movs	r2, #31
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	4019      	ands	r1, r3
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	6818      	ldr	r0, [r3, #0]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	3b5a      	subs	r3, #90	; 0x5a
 8002650:	fa00 f203 	lsl.w	r2, r0, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b00      	cmp	r3, #0
 8002668:	f040 80e5 	bne.w	8002836 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b09      	cmp	r3, #9
 8002672:	d91c      	bls.n	80026ae <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6999      	ldr	r1, [r3, #24]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	3b1e      	subs	r3, #30
 8002686:	2207      	movs	r2, #7
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	4019      	ands	r1, r3
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	6898      	ldr	r0, [r3, #8]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4613      	mov	r3, r2
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4413      	add	r3, r2
 800269e:	3b1e      	subs	r3, #30
 80026a0:	fa00 f203 	lsl.w	r2, r0, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	619a      	str	r2, [r3, #24]
 80026ac:	e019      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6959      	ldr	r1, [r3, #20]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	2207      	movs	r2, #7
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	4019      	ands	r1, r3
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	6898      	ldr	r0, [r3, #8]
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4613      	mov	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	4413      	add	r3, r2
 80026d6:	fa00 f203 	lsl.w	r2, r0, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	695a      	ldr	r2, [r3, #20]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	08db      	lsrs	r3, r3, #3
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	3b01      	subs	r3, #1
 8002700:	2b03      	cmp	r3, #3
 8002702:	d84f      	bhi.n	80027a4 <HAL_ADC_ConfigChannel+0x28c>
 8002704:	a201      	add	r2, pc, #4	; (adr r2, 800270c <HAL_ADC_ConfigChannel+0x1f4>)
 8002706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800270a:	bf00      	nop
 800270c:	0800271d 	.word	0x0800271d
 8002710:	0800273f 	.word	0x0800273f
 8002714:	08002761 	.word	0x08002761
 8002718:	08002783 	.word	0x08002783
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002722:	4b94      	ldr	r3, [pc, #592]	; (8002974 <HAL_ADC_ConfigChannel+0x45c>)
 8002724:	4013      	ands	r3, r2
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	0691      	lsls	r1, r2, #26
 800272c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800272e:	430a      	orrs	r2, r1
 8002730:	431a      	orrs	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800273a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800273c:	e07e      	b.n	800283c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002744:	4b8b      	ldr	r3, [pc, #556]	; (8002974 <HAL_ADC_ConfigChannel+0x45c>)
 8002746:	4013      	ands	r3, r2
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	0691      	lsls	r1, r2, #26
 800274e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002750:	430a      	orrs	r2, r1
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800275c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800275e:	e06d      	b.n	800283c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002766:	4b83      	ldr	r3, [pc, #524]	; (8002974 <HAL_ADC_ConfigChannel+0x45c>)
 8002768:	4013      	ands	r3, r2
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	6812      	ldr	r2, [r2, #0]
 800276e:	0691      	lsls	r1, r2, #26
 8002770:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002772:	430a      	orrs	r2, r1
 8002774:	431a      	orrs	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800277e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002780:	e05c      	b.n	800283c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002788:	4b7a      	ldr	r3, [pc, #488]	; (8002974 <HAL_ADC_ConfigChannel+0x45c>)
 800278a:	4013      	ands	r3, r2
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	0691      	lsls	r1, r2, #26
 8002792:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002794:	430a      	orrs	r2, r1
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80027a0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80027a2:	e04b      	b.n	800283c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	069b      	lsls	r3, r3, #26
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d107      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027c6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	069b      	lsls	r3, r3, #26
 80027d8:	429a      	cmp	r2, r3
 80027da:	d107      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027ea:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	069b      	lsls	r3, r3, #26
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d107      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800280e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002816:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	069b      	lsls	r3, r3, #26
 8002820:	429a      	cmp	r2, r3
 8002822:	d10a      	bne.n	800283a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002832:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002834:	e001      	b.n	800283a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002836:	bf00      	nop
 8002838:	e000      	b.n	800283c <HAL_ADC_ConfigChannel+0x324>
      break;
 800283a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d108      	bne.n	800285c <HAL_ADC_ConfigChannel+0x344>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_ADC_ConfigChannel+0x344>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_ADC_ConfigChannel+0x346>
 800285c:	2300      	movs	r3, #0
 800285e:	2b00      	cmp	r3, #0
 8002860:	f040 810a 	bne.w	8002a78 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d00f      	beq.n	800288c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2201      	movs	r2, #1
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43da      	mvns	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	400a      	ands	r2, r1
 8002886:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800288a:	e049      	b.n	8002920 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2201      	movs	r2, #1
 800289a:	409a      	lsls	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2b09      	cmp	r3, #9
 80028ac:	d91c      	bls.n	80028e8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	6999      	ldr	r1, [r3, #24]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4613      	mov	r3, r2
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	4413      	add	r3, r2
 80028be:	3b1b      	subs	r3, #27
 80028c0:	2207      	movs	r2, #7
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	4019      	ands	r1, r3
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	6898      	ldr	r0, [r3, #8]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	4613      	mov	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	4413      	add	r3, r2
 80028d8:	3b1b      	subs	r3, #27
 80028da:	fa00 f203 	lsl.w	r2, r0, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	619a      	str	r2, [r3, #24]
 80028e6:	e01b      	b.n	8002920 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6959      	ldr	r1, [r3, #20]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	1c5a      	adds	r2, r3, #1
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	2207      	movs	r2, #7
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	4019      	ands	r1, r3
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	6898      	ldr	r0, [r3, #8]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	4613      	mov	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	4413      	add	r3, r2
 8002914:	fa00 f203 	lsl.w	r2, r0, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002920:	4b15      	ldr	r3, [pc, #84]	; (8002978 <HAL_ADC_ConfigChannel+0x460>)
 8002922:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2b10      	cmp	r3, #16
 800292a:	d105      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800292c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002934:	2b00      	cmp	r3, #0
 8002936:	d015      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800293c:	2b11      	cmp	r3, #17
 800293e:	d105      	bne.n	800294c <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002940:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00b      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002950:	2b12      	cmp	r3, #18
 8002952:	f040 8091 	bne.w	8002a78 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800295e:	2b00      	cmp	r3, #0
 8002960:	f040 808a 	bne.w	8002a78 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800296c:	d108      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x468>
 800296e:	4b03      	ldr	r3, [pc, #12]	; (800297c <HAL_ADC_ConfigChannel+0x464>)
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	e008      	b.n	8002986 <HAL_ADC_ConfigChannel+0x46e>
 8002974:	83fff000 	.word	0x83fff000
 8002978:	50000300 	.word	0x50000300
 800297c:	50000100 	.word	0x50000100
 8002980:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002984:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 0303 	and.w	r3, r3, #3
 8002990:	2b01      	cmp	r3, #1
 8002992:	d108      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x48e>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x48e>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x490>
 80029a6:	2300      	movs	r3, #0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d150      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029ac:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d010      	beq.n	80029d4 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d107      	bne.n	80029ce <HAL_ADC_ConfigChannel+0x4b6>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_ADC_ConfigChannel+0x4b6>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x4b8>
 80029ce:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d13c      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b10      	cmp	r3, #16
 80029da:	d11d      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x500>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029e4:	d118      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029f0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029f2:	4b27      	ldr	r3, [pc, #156]	; (8002a90 <HAL_ADC_ConfigChannel+0x578>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a27      	ldr	r2, [pc, #156]	; (8002a94 <HAL_ADC_ConfigChannel+0x57c>)
 80029f8:	fba2 2303 	umull	r2, r3, r2, r3
 80029fc:	0c9a      	lsrs	r2, r3, #18
 80029fe:	4613      	mov	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a08:	e002      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f9      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a16:	e02e      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b11      	cmp	r3, #17
 8002a1e:	d10b      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x520>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a28:	d106      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002a2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002a32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a34:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a36:	e01e      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b12      	cmp	r3, #18
 8002a3e:	d11a      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002a40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a4a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a4c:	e013      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	f043 0220 	orr.w	r2, r3, #32
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a60:	e00a      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	f043 0220 	orr.w	r2, r3, #32
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a74:	e000      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a76:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a80:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	376c      	adds	r7, #108	; 0x6c
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	20000004 	.word	0x20000004
 8002a94:	431bde83 	.word	0x431bde83

08002a98 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b099      	sub	sp, #100	; 0x64
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ab0:	d102      	bne.n	8002ab8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002ab2:	4b5a      	ldr	r3, [pc, #360]	; (8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002ab4:	60bb      	str	r3, [r7, #8]
 8002ab6:	e002      	b.n	8002abe <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002ab8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002abc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0a2      	b.n	8002c0e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d101      	bne.n	8002ad6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e09b      	b.n	8002c0e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d17f      	bne.n	8002bec <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d179      	bne.n	8002bec <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002af8:	4b49      	ldr	r3, [pc, #292]	; (8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002afa:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d040      	beq.n	8002b86 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	6859      	ldr	r1, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b16:	035b      	lsls	r3, r3, #13
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b1e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d108      	bne.n	8002b40 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002b40:	2300      	movs	r3, #0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d15c      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d107      	bne.n	8002b62 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002b62:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d14b      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002b70:	f023 030f 	bic.w	r3, r3, #15
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	6811      	ldr	r1, [r2, #0]
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	6892      	ldr	r2, [r2, #8]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b82:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b84:	e03c      	b.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b90:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 0303 	and.w	r3, r3, #3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d108      	bne.n	8002bb2 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d101      	bne.n	8002bb2 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d123      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d107      	bne.n	8002bd4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002bd4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d112      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002bda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002be2:	f023 030f 	bic.w	r3, r3, #15
 8002be6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002be8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bea:	e009      	b.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	f043 0220 	orr.w	r2, r3, #32
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002bfe:	e000      	b.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c00:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3764      	adds	r7, #100	; 0x64
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	50000100 	.word	0x50000100
 8002c20:	50000300 	.word	0x50000300

08002c24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d108      	bne.n	8002c50 <ADC_Enable+0x2c>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <ADC_Enable+0x2c>
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e000      	b.n	8002c52 <ADC_Enable+0x2e>
 8002c50:	2300      	movs	r3, #0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d143      	bne.n	8002cde <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <ADC_Enable+0xc4>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00d      	beq.n	8002c80 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	f043 0210 	orr.w	r2, r3, #16
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c74:	f043 0201 	orr.w	r2, r3, #1
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e02f      	b.n	8002ce0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002c90:	f7ff f8ee 	bl	8001e70 <HAL_GetTick>
 8002c94:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c96:	e01b      	b.n	8002cd0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c98:	f7ff f8ea 	bl	8001e70 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d914      	bls.n	8002cd0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d00d      	beq.n	8002cd0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	f043 0210 	orr.w	r2, r3, #16
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc4:	f043 0201 	orr.w	r2, r3, #1
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e007      	b.n	8002ce0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d1dc      	bne.n	8002c98 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	8000003f 	.word	0x8000003f

08002cec <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d108      	bne.n	8002d18 <ADC_Disable+0x2c>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d101      	bne.n	8002d18 <ADC_Disable+0x2c>
 8002d14:	2301      	movs	r3, #1
 8002d16:	e000      	b.n	8002d1a <ADC_Disable+0x2e>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d047      	beq.n	8002dae <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 030d 	and.w	r3, r3, #13
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d10f      	bne.n	8002d4c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0202 	orr.w	r2, r2, #2
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2203      	movs	r2, #3
 8002d42:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002d44:	f7ff f894 	bl	8001e70 <HAL_GetTick>
 8002d48:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d4a:	e029      	b.n	8002da0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	f043 0210 	orr.w	r2, r3, #16
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5c:	f043 0201 	orr.w	r2, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e023      	b.n	8002db0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d68:	f7ff f882 	bl	8001e70 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d914      	bls.n	8002da0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d10d      	bne.n	8002da0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f043 0210 	orr.w	r2, r3, #16
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d94:	f043 0201 	orr.w	r2, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e007      	b.n	8002db0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d0dc      	beq.n	8002d68 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <__NVIC_SetPriorityGrouping+0x44>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002de0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dea:	4a04      	ldr	r2, [pc, #16]	; (8002dfc <__NVIC_SetPriorityGrouping+0x44>)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	60d3      	str	r3, [r2, #12]
}
 8002df0:	bf00      	nop
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	e000ed00 	.word	0xe000ed00

08002e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e04:	4b04      	ldr	r3, [pc, #16]	; (8002e18 <__NVIC_GetPriorityGrouping+0x18>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	0a1b      	lsrs	r3, r3, #8
 8002e0a:	f003 0307 	and.w	r3, r3, #7
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	6039      	str	r1, [r7, #0]
 8002e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db0a      	blt.n	8002e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	490c      	ldr	r1, [pc, #48]	; (8002e68 <__NVIC_SetPriority+0x4c>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	0112      	lsls	r2, r2, #4
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e44:	e00a      	b.n	8002e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4908      	ldr	r1, [pc, #32]	; (8002e6c <__NVIC_SetPriority+0x50>)
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	3b04      	subs	r3, #4
 8002e54:	0112      	lsls	r2, r2, #4
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	440b      	add	r3, r1
 8002e5a:	761a      	strb	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	; 0x24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f1c3 0307 	rsb	r3, r3, #7
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	bf28      	it	cs
 8002e8e:	2304      	movcs	r3, #4
 8002e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d902      	bls.n	8002ea0 <NVIC_EncodePriority+0x30>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3b03      	subs	r3, #3
 8002e9e:	e000      	b.n	8002ea2 <NVIC_EncodePriority+0x32>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43da      	mvns	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43d9      	mvns	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	4313      	orrs	r3, r2
         );
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3724      	adds	r7, #36	; 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ee8:	d301      	bcc.n	8002eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00f      	b.n	8002f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <SysTick_Config+0x40>)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ef6:	210f      	movs	r1, #15
 8002ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8002efc:	f7ff ff8e 	bl	8002e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <SysTick_Config+0x40>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f06:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <SysTick_Config+0x40>)
 8002f08:	2207      	movs	r2, #7
 8002f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	e000e010 	.word	0xe000e010

08002f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7ff ff47 	bl	8002db8 <__NVIC_SetPriorityGrouping>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b086      	sub	sp, #24
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	4603      	mov	r3, r0
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f44:	f7ff ff5c 	bl	8002e00 <__NVIC_GetPriorityGrouping>
 8002f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	68b9      	ldr	r1, [r7, #8]
 8002f4e:	6978      	ldr	r0, [r7, #20]
 8002f50:	f7ff ff8e 	bl	8002e70 <NVIC_EncodePriority>
 8002f54:	4602      	mov	r2, r0
 8002f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff ff5d 	bl	8002e1c <__NVIC_SetPriority>
}
 8002f62:	bf00      	nop
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b082      	sub	sp, #8
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7ff ffb0 	bl	8002ed8 <SysTick_Config>
 8002f78:	4603      	mov	r3, r0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f92:	e14e      	b.n	8003232 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	2101      	movs	r1, #1
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 8140 	beq.w	800322c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 0303 	and.w	r3, r3, #3
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d005      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d130      	bne.n	8003026 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	2203      	movs	r2, #3
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	693a      	ldr	r2, [r7, #16]
 8003006:	4013      	ands	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	091b      	lsrs	r3, r3, #4
 8003010:	f003 0201 	and.w	r2, r3, #1
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4313      	orrs	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 0303 	and.w	r3, r3, #3
 800302e:	2b03      	cmp	r3, #3
 8003030:	d017      	beq.n	8003062 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4313      	orrs	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d123      	bne.n	80030b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	08da      	lsrs	r2, r3, #3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	3208      	adds	r2, #8
 8003076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800307a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	220f      	movs	r2, #15
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	691a      	ldr	r2, [r3, #16]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	08da      	lsrs	r2, r3, #3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3208      	adds	r2, #8
 80030b0:	6939      	ldr	r1, [r7, #16]
 80030b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	2203      	movs	r2, #3
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43db      	mvns	r3, r3
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	4013      	ands	r3, r2
 80030cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f003 0203 	and.w	r2, r3, #3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 809a 	beq.w	800322c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f8:	4b55      	ldr	r3, [pc, #340]	; (8003250 <HAL_GPIO_Init+0x2cc>)
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	4a54      	ldr	r2, [pc, #336]	; (8003250 <HAL_GPIO_Init+0x2cc>)
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	6193      	str	r3, [r2, #24]
 8003104:	4b52      	ldr	r3, [pc, #328]	; (8003250 <HAL_GPIO_Init+0x2cc>)
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003110:	4a50      	ldr	r2, [pc, #320]	; (8003254 <HAL_GPIO_Init+0x2d0>)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	089b      	lsrs	r3, r3, #2
 8003116:	3302      	adds	r3, #2
 8003118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800311c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f003 0303 	and.w	r3, r3, #3
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	220f      	movs	r2, #15
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	4013      	ands	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800313a:	d013      	beq.n	8003164 <HAL_GPIO_Init+0x1e0>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a46      	ldr	r2, [pc, #280]	; (8003258 <HAL_GPIO_Init+0x2d4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d00d      	beq.n	8003160 <HAL_GPIO_Init+0x1dc>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a45      	ldr	r2, [pc, #276]	; (800325c <HAL_GPIO_Init+0x2d8>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d007      	beq.n	800315c <HAL_GPIO_Init+0x1d8>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a44      	ldr	r2, [pc, #272]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d101      	bne.n	8003158 <HAL_GPIO_Init+0x1d4>
 8003154:	2303      	movs	r3, #3
 8003156:	e006      	b.n	8003166 <HAL_GPIO_Init+0x1e2>
 8003158:	2305      	movs	r3, #5
 800315a:	e004      	b.n	8003166 <HAL_GPIO_Init+0x1e2>
 800315c:	2302      	movs	r3, #2
 800315e:	e002      	b.n	8003166 <HAL_GPIO_Init+0x1e2>
 8003160:	2301      	movs	r3, #1
 8003162:	e000      	b.n	8003166 <HAL_GPIO_Init+0x1e2>
 8003164:	2300      	movs	r3, #0
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	f002 0203 	and.w	r2, r2, #3
 800316c:	0092      	lsls	r2, r2, #2
 800316e:	4093      	lsls	r3, r2
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	4313      	orrs	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003176:	4937      	ldr	r1, [pc, #220]	; (8003254 <HAL_GPIO_Init+0x2d0>)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	089b      	lsrs	r3, r3, #2
 800317c:	3302      	adds	r3, #2
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003184:	4b37      	ldr	r3, [pc, #220]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	43db      	mvns	r3, r3
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031a8:	4a2e      	ldr	r2, [pc, #184]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80031ae:	4b2d      	ldr	r3, [pc, #180]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	43db      	mvns	r3, r3
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	4013      	ands	r3, r2
 80031bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d003      	beq.n	80031d2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80031d2:	4a24      	ldr	r2, [pc, #144]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031d8:	4b22      	ldr	r3, [pc, #136]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	43db      	mvns	r3, r3
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	4013      	ands	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80031fc:	4a19      	ldr	r2, [pc, #100]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003202:	4b18      	ldr	r3, [pc, #96]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	43db      	mvns	r3, r3
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4313      	orrs	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003226:	4a0f      	ldr	r2, [pc, #60]	; (8003264 <HAL_GPIO_Init+0x2e0>)
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	3301      	adds	r3, #1
 8003230:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	fa22 f303 	lsr.w	r3, r2, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	f47f aea9 	bne.w	8002f94 <HAL_GPIO_Init+0x10>
  }
}
 8003242:	bf00      	nop
 8003244:	bf00      	nop
 8003246:	371c      	adds	r7, #28
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	40021000 	.word	0x40021000
 8003254:	40010000 	.word	0x40010000
 8003258:	48000400 	.word	0x48000400
 800325c:	48000800 	.word	0x48000800
 8003260:	48000c00 	.word	0x48000c00
 8003264:	40010400 	.word	0x40010400

08003268 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	887b      	ldrh	r3, [r7, #2]
 800327a:	4013      	ands	r3, r2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003280:	2301      	movs	r3, #1
 8003282:	73fb      	strb	r3, [r7, #15]
 8003284:	e001      	b.n	800328a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003286:	2300      	movs	r3, #0
 8003288:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800328a:	7bfb      	ldrb	r3, [r7, #15]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	460b      	mov	r3, r1
 80032a2:	807b      	strh	r3, [r7, #2]
 80032a4:	4613      	mov	r3, r2
 80032a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032a8:	787b      	ldrb	r3, [r7, #1]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032ae:	887a      	ldrh	r2, [r7, #2]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032b4:	e002      	b.n	80032bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032b6:	887a      	ldrh	r2, [r7, #2]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032d8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d102      	bne.n	80032ee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	f001 b823 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 817d 	beq.w	80035fe <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003304:	4bbc      	ldr	r3, [pc, #752]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f003 030c 	and.w	r3, r3, #12
 800330c:	2b04      	cmp	r3, #4
 800330e:	d00c      	beq.n	800332a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003310:	4bb9      	ldr	r3, [pc, #740]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 030c 	and.w	r3, r3, #12
 8003318:	2b08      	cmp	r3, #8
 800331a:	d15c      	bne.n	80033d6 <HAL_RCC_OscConfig+0x10e>
 800331c:	4bb6      	ldr	r3, [pc, #728]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003328:	d155      	bne.n	80033d6 <HAL_RCC_OscConfig+0x10e>
 800332a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800332e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003332:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003336:	fa93 f3a3 	rbit	r3, r3
 800333a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800333e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003342:	fab3 f383 	clz	r3, r3
 8003346:	b2db      	uxtb	r3, r3
 8003348:	095b      	lsrs	r3, r3, #5
 800334a:	b2db      	uxtb	r3, r3
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b01      	cmp	r3, #1
 8003354:	d102      	bne.n	800335c <HAL_RCC_OscConfig+0x94>
 8003356:	4ba8      	ldr	r3, [pc, #672]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	e015      	b.n	8003388 <HAL_RCC_OscConfig+0xc0>
 800335c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003360:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003364:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003368:	fa93 f3a3 	rbit	r3, r3
 800336c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003370:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003374:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003378:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800337c:	fa93 f3a3 	rbit	r3, r3
 8003380:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003384:	4b9c      	ldr	r3, [pc, #624]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003388:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800338c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003390:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003394:	fa92 f2a2 	rbit	r2, r2
 8003398:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800339c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80033a0:	fab2 f282 	clz	r2, r2
 80033a4:	b2d2      	uxtb	r2, r2
 80033a6:	f042 0220 	orr.w	r2, r2, #32
 80033aa:	b2d2      	uxtb	r2, r2
 80033ac:	f002 021f 	and.w	r2, r2, #31
 80033b0:	2101      	movs	r1, #1
 80033b2:	fa01 f202 	lsl.w	r2, r1, r2
 80033b6:	4013      	ands	r3, r2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 811f 	beq.w	80035fc <HAL_RCC_OscConfig+0x334>
 80033be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f040 8116 	bne.w	80035fc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	f000 bfaf 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033e6:	d106      	bne.n	80033f6 <HAL_RCC_OscConfig+0x12e>
 80033e8:	4b83      	ldr	r3, [pc, #524]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a82      	ldr	r2, [pc, #520]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 80033ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	e036      	b.n	8003464 <HAL_RCC_OscConfig+0x19c>
 80033f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10c      	bne.n	8003420 <HAL_RCC_OscConfig+0x158>
 8003406:	4b7c      	ldr	r3, [pc, #496]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a7b      	ldr	r2, [pc, #492]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800340c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	4b79      	ldr	r3, [pc, #484]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a78      	ldr	r2, [pc, #480]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003418:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	e021      	b.n	8003464 <HAL_RCC_OscConfig+0x19c>
 8003420:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003424:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003430:	d10c      	bne.n	800344c <HAL_RCC_OscConfig+0x184>
 8003432:	4b71      	ldr	r3, [pc, #452]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a70      	ldr	r2, [pc, #448]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	4b6e      	ldr	r3, [pc, #440]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a6d      	ldr	r2, [pc, #436]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003448:	6013      	str	r3, [r2, #0]
 800344a:	e00b      	b.n	8003464 <HAL_RCC_OscConfig+0x19c>
 800344c:	4b6a      	ldr	r3, [pc, #424]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a69      	ldr	r2, [pc, #420]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	4b67      	ldr	r3, [pc, #412]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a66      	ldr	r2, [pc, #408]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800345e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003462:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003464:	4b64      	ldr	r3, [pc, #400]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003468:	f023 020f 	bic.w	r2, r3, #15
 800346c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003470:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	495f      	ldr	r1, [pc, #380]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800347a:	4313      	orrs	r3, r2
 800347c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800347e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003482:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d059      	beq.n	8003542 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348e:	f7fe fcef 	bl	8001e70 <HAL_GetTick>
 8003492:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003496:	e00a      	b.n	80034ae <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003498:	f7fe fcea 	bl	8001e70 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b64      	cmp	r3, #100	; 0x64
 80034a6:	d902      	bls.n	80034ae <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	f000 bf43 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
 80034ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034b2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80034c2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c6:	fab3 f383 	clz	r3, r3
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	095b      	lsrs	r3, r3, #5
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d102      	bne.n	80034e0 <HAL_RCC_OscConfig+0x218>
 80034da:	4b47      	ldr	r3, [pc, #284]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	e015      	b.n	800350c <HAL_RCC_OscConfig+0x244>
 80034e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034e4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80034ec:	fa93 f3a3 	rbit	r3, r3
 80034f0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80034f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034f8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80034fc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003508:	4b3b      	ldr	r3, [pc, #236]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003510:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003514:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003518:	fa92 f2a2 	rbit	r2, r2
 800351c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003520:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003524:	fab2 f282 	clz	r2, r2
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	f042 0220 	orr.w	r2, r2, #32
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	f002 021f 	and.w	r2, r2, #31
 8003534:	2101      	movs	r1, #1
 8003536:	fa01 f202 	lsl.w	r2, r1, r2
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ab      	beq.n	8003498 <HAL_RCC_OscConfig+0x1d0>
 8003540:	e05d      	b.n	80035fe <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003542:	f7fe fc95 	bl	8001e70 <HAL_GetTick>
 8003546:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354a:	e00a      	b.n	8003562 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800354c:	f7fe fc90 	bl	8001e70 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	2b64      	cmp	r3, #100	; 0x64
 800355a:	d902      	bls.n	8003562 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	f000 bee9 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
 8003562:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003566:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800356e:	fa93 f3a3 	rbit	r3, r3
 8003572:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003576:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800357a:	fab3 f383 	clz	r3, r3
 800357e:	b2db      	uxtb	r3, r3
 8003580:	095b      	lsrs	r3, r3, #5
 8003582:	b2db      	uxtb	r3, r3
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b01      	cmp	r3, #1
 800358c:	d102      	bne.n	8003594 <HAL_RCC_OscConfig+0x2cc>
 800358e:	4b1a      	ldr	r3, [pc, #104]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	e015      	b.n	80035c0 <HAL_RCC_OscConfig+0x2f8>
 8003594:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003598:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80035a0:	fa93 f3a3 	rbit	r3, r3
 80035a4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80035a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035ac:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80035b0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80035b4:	fa93 f3a3 	rbit	r3, r3
 80035b8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80035bc:	4b0e      	ldr	r3, [pc, #56]	; (80035f8 <HAL_RCC_OscConfig+0x330>)
 80035be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035c4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80035c8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80035cc:	fa92 f2a2 	rbit	r2, r2
 80035d0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80035d4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80035d8:	fab2 f282 	clz	r2, r2
 80035dc:	b2d2      	uxtb	r2, r2
 80035de:	f042 0220 	orr.w	r2, r2, #32
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	f002 021f 	and.w	r2, r2, #31
 80035e8:	2101      	movs	r1, #1
 80035ea:	fa01 f202 	lsl.w	r2, r1, r2
 80035ee:	4013      	ands	r3, r2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1ab      	bne.n	800354c <HAL_RCC_OscConfig+0x284>
 80035f4:	e003      	b.n	80035fe <HAL_RCC_OscConfig+0x336>
 80035f6:	bf00      	nop
 80035f8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003602:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 817d 	beq.w	800390e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003614:	4ba6      	ldr	r3, [pc, #664]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 030c 	and.w	r3, r3, #12
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00b      	beq.n	8003638 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003620:	4ba3      	ldr	r3, [pc, #652]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 030c 	and.w	r3, r3, #12
 8003628:	2b08      	cmp	r3, #8
 800362a:	d172      	bne.n	8003712 <HAL_RCC_OscConfig+0x44a>
 800362c:	4ba0      	ldr	r3, [pc, #640]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d16c      	bne.n	8003712 <HAL_RCC_OscConfig+0x44a>
 8003638:	2302      	movs	r3, #2
 800363a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003642:	fa93 f3a3 	rbit	r3, r3
 8003646:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800364a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	095b      	lsrs	r3, r3, #5
 8003656:	b2db      	uxtb	r3, r3
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b01      	cmp	r3, #1
 8003660:	d102      	bne.n	8003668 <HAL_RCC_OscConfig+0x3a0>
 8003662:	4b93      	ldr	r3, [pc, #588]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	e013      	b.n	8003690 <HAL_RCC_OscConfig+0x3c8>
 8003668:	2302      	movs	r3, #2
 800366a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003672:	fa93 f3a3 	rbit	r3, r3
 8003676:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800367a:	2302      	movs	r3, #2
 800367c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003680:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003684:	fa93 f3a3 	rbit	r3, r3
 8003688:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800368c:	4b88      	ldr	r3, [pc, #544]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	2202      	movs	r2, #2
 8003692:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003696:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800369a:	fa92 f2a2 	rbit	r2, r2
 800369e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80036a2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80036a6:	fab2 f282 	clz	r2, r2
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	f042 0220 	orr.w	r2, r2, #32
 80036b0:	b2d2      	uxtb	r2, r2
 80036b2:	f002 021f 	and.w	r2, r2, #31
 80036b6:	2101      	movs	r1, #1
 80036b8:	fa01 f202 	lsl.w	r2, r1, r2
 80036bc:	4013      	ands	r3, r2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_RCC_OscConfig+0x410>
 80036c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d002      	beq.n	80036d8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	f000 be2e 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036d8:	4b75      	ldr	r3, [pc, #468]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	21f8      	movs	r1, #248	; 0xf8
 80036ee:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80036f6:	fa91 f1a1 	rbit	r1, r1
 80036fa:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80036fe:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003702:	fab1 f181 	clz	r1, r1
 8003706:	b2c9      	uxtb	r1, r1
 8003708:	408b      	lsls	r3, r1
 800370a:	4969      	ldr	r1, [pc, #420]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 800370c:	4313      	orrs	r3, r2
 800370e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003710:	e0fd      	b.n	800390e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003716:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8088 	beq.w	8003834 <HAL_RCC_OscConfig+0x56c>
 8003724:	2301      	movs	r3, #1
 8003726:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800372e:	fa93 f3a3 	rbit	r3, r3
 8003732:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003736:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800373a:	fab3 f383 	clz	r3, r3
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003744:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	461a      	mov	r2, r3
 800374c:	2301      	movs	r3, #1
 800374e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003750:	f7fe fb8e 	bl	8001e70 <HAL_GetTick>
 8003754:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003758:	e00a      	b.n	8003770 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800375a:	f7fe fb89 	bl	8001e70 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d902      	bls.n	8003770 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	f000 bde2 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
 8003770:	2302      	movs	r3, #2
 8003772:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003776:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800377a:	fa93 f3a3 	rbit	r3, r3
 800377e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003782:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003786:	fab3 f383 	clz	r3, r3
 800378a:	b2db      	uxtb	r3, r3
 800378c:	095b      	lsrs	r3, r3, #5
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b01      	cmp	r3, #1
 8003798:	d102      	bne.n	80037a0 <HAL_RCC_OscConfig+0x4d8>
 800379a:	4b45      	ldr	r3, [pc, #276]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	e013      	b.n	80037c8 <HAL_RCC_OscConfig+0x500>
 80037a0:	2302      	movs	r3, #2
 80037a2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80037aa:	fa93 f3a3 	rbit	r3, r3
 80037ae:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80037b2:	2302      	movs	r3, #2
 80037b4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80037b8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80037bc:	fa93 f3a3 	rbit	r3, r3
 80037c0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80037c4:	4b3a      	ldr	r3, [pc, #232]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	2202      	movs	r2, #2
 80037ca:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80037ce:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80037d2:	fa92 f2a2 	rbit	r2, r2
 80037d6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80037da:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80037de:	fab2 f282 	clz	r2, r2
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	f042 0220 	orr.w	r2, r2, #32
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	f002 021f 	and.w	r2, r2, #31
 80037ee:	2101      	movs	r1, #1
 80037f0:	fa01 f202 	lsl.w	r2, r1, r2
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0af      	beq.n	800375a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037fa:	4b2d      	ldr	r3, [pc, #180]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003806:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	21f8      	movs	r1, #248	; 0xf8
 8003810:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003814:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003818:	fa91 f1a1 	rbit	r1, r1
 800381c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003820:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003824:	fab1 f181 	clz	r1, r1
 8003828:	b2c9      	uxtb	r1, r1
 800382a:	408b      	lsls	r3, r1
 800382c:	4920      	ldr	r1, [pc, #128]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 800382e:	4313      	orrs	r3, r2
 8003830:	600b      	str	r3, [r1, #0]
 8003832:	e06c      	b.n	800390e <HAL_RCC_OscConfig+0x646>
 8003834:	2301      	movs	r3, #1
 8003836:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800383e:	fa93 f3a3 	rbit	r3, r3
 8003842:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003846:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800384a:	fab3 f383 	clz	r3, r3
 800384e:	b2db      	uxtb	r3, r3
 8003850:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003854:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	461a      	mov	r2, r3
 800385c:	2300      	movs	r3, #0
 800385e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003860:	f7fe fb06 	bl	8001e70 <HAL_GetTick>
 8003864:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003868:	e00a      	b.n	8003880 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800386a:	f7fe fb01 	bl	8001e70 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d902      	bls.n	8003880 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	f000 bd5a 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
 8003880:	2302      	movs	r3, #2
 8003882:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003886:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800388a:	fa93 f3a3 	rbit	r3, r3
 800388e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003892:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	fab3 f383 	clz	r3, r3
 800389a:	b2db      	uxtb	r3, r3
 800389c:	095b      	lsrs	r3, r3, #5
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	f043 0301 	orr.w	r3, r3, #1
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d104      	bne.n	80038b4 <HAL_RCC_OscConfig+0x5ec>
 80038aa:	4b01      	ldr	r3, [pc, #4]	; (80038b0 <HAL_RCC_OscConfig+0x5e8>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	e015      	b.n	80038dc <HAL_RCC_OscConfig+0x614>
 80038b0:	40021000 	.word	0x40021000
 80038b4:	2302      	movs	r3, #2
 80038b6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80038be:	fa93 f3a3 	rbit	r3, r3
 80038c2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80038c6:	2302      	movs	r3, #2
 80038c8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80038cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80038d0:	fa93 f3a3 	rbit	r3, r3
 80038d4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80038d8:	4bc8      	ldr	r3, [pc, #800]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	2202      	movs	r2, #2
 80038de:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80038e2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80038e6:	fa92 f2a2 	rbit	r2, r2
 80038ea:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80038ee:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80038f2:	fab2 f282 	clz	r2, r2
 80038f6:	b2d2      	uxtb	r2, r2
 80038f8:	f042 0220 	orr.w	r2, r2, #32
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	f002 021f 	and.w	r2, r2, #31
 8003902:	2101      	movs	r1, #1
 8003904:	fa01 f202 	lsl.w	r2, r1, r2
 8003908:	4013      	ands	r3, r2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1ad      	bne.n	800386a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800390e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003912:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0308 	and.w	r3, r3, #8
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8110 	beq.w	8003b44 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003924:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003928:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d079      	beq.n	8003a28 <HAL_RCC_OscConfig+0x760>
 8003934:	2301      	movs	r3, #1
 8003936:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800393e:	fa93 f3a3 	rbit	r3, r3
 8003942:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003946:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800394a:	fab3 f383 	clz	r3, r3
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	4bab      	ldr	r3, [pc, #684]	; (8003c00 <HAL_RCC_OscConfig+0x938>)
 8003954:	4413      	add	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	461a      	mov	r2, r3
 800395a:	2301      	movs	r3, #1
 800395c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800395e:	f7fe fa87 	bl	8001e70 <HAL_GetTick>
 8003962:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003966:	e00a      	b.n	800397e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003968:	f7fe fa82 	bl	8001e70 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d902      	bls.n	800397e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	f000 bcdb 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
 800397e:	2302      	movs	r3, #2
 8003980:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003984:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003988:	fa93 f3a3 	rbit	r3, r3
 800398c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003990:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003994:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003998:	2202      	movs	r2, #2
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039a0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	fa93 f2a3 	rbit	r2, r3
 80039aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80039bc:	2202      	movs	r2, #2
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	fa93 f2a3 	rbit	r2, r3
 80039ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039d2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80039d6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d8:	4b88      	ldr	r3, [pc, #544]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 80039da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039e0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80039e4:	2102      	movs	r1, #2
 80039e6:	6019      	str	r1, [r3, #0]
 80039e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ec:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	fa93 f1a3 	rbit	r1, r3
 80039f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039fa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80039fe:	6019      	str	r1, [r3, #0]
  return result;
 8003a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a04:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	fab3 f383 	clz	r3, r3
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f003 031f 	and.w	r3, r3, #31
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0a0      	beq.n	8003968 <HAL_RCC_OscConfig+0x6a0>
 8003a26:	e08d      	b.n	8003b44 <HAL_RCC_OscConfig+0x87c>
 8003a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a2c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003a30:	2201      	movs	r2, #1
 8003a32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a38:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	fa93 f2a3 	rbit	r2, r3
 8003a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a46:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003a4a:	601a      	str	r2, [r3, #0]
  return result;
 8003a4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a50:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003a54:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a56:	fab3 f383 	clz	r3, r3
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	4b68      	ldr	r3, [pc, #416]	; (8003c00 <HAL_RCC_OscConfig+0x938>)
 8003a60:	4413      	add	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	461a      	mov	r2, r3
 8003a66:	2300      	movs	r3, #0
 8003a68:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a6a:	f7fe fa01 	bl	8001e70 <HAL_GetTick>
 8003a6e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a72:	e00a      	b.n	8003a8a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a74:	f7fe f9fc 	bl	8001e70 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d902      	bls.n	8003a8a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	f000 bc55 	b.w	8004334 <HAL_RCC_OscConfig+0x106c>
 8003a8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a8e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003a92:	2202      	movs	r2, #2
 8003a94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a9a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	fa93 f2a3 	rbit	r2, r3
 8003aa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aa8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003abe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	fa93 f2a3 	rbit	r2, r3
 8003ac8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003acc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ad6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003ada:	2202      	movs	r2, #2
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ae2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	fa93 f2a3 	rbit	r2, r3
 8003aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003af0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003af4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af6:	4b41      	ldr	r3, [pc, #260]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003af8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003afe:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003b02:	2102      	movs	r1, #2
 8003b04:	6019      	str	r1, [r3, #0]
 8003b06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b0a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	fa93 f1a3 	rbit	r1, r3
 8003b14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b18:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003b1c:	6019      	str	r1, [r3, #0]
  return result;
 8003b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b22:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	fab3 f383 	clz	r3, r3
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	f003 031f 	and.w	r3, r3, #31
 8003b38:	2101      	movs	r1, #1
 8003b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d197      	bne.n	8003a74 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 81a1 	beq.w	8003e9c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b60:	4b26      	ldr	r3, [pc, #152]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003b62:	69db      	ldr	r3, [r3, #28]
 8003b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d116      	bne.n	8003b9a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b6c:	4b23      	ldr	r3, [pc, #140]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	4a22      	ldr	r2, [pc, #136]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b76:	61d3      	str	r3, [r2, #28]
 8003b78:	4b20      	ldr	r3, [pc, #128]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b84:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b8e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003b92:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003b94:	2301      	movs	r3, #1
 8003b96:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9a:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <HAL_RCC_OscConfig+0x93c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d11a      	bne.n	8003bdc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba6:	4b17      	ldr	r3, [pc, #92]	; (8003c04 <HAL_RCC_OscConfig+0x93c>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a16      	ldr	r2, [pc, #88]	; (8003c04 <HAL_RCC_OscConfig+0x93c>)
 8003bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb2:	f7fe f95d 	bl	8001e70 <HAL_GetTick>
 8003bb6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bba:	e009      	b.n	8003bd0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bbc:	f7fe f958 	bl	8001e70 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b64      	cmp	r3, #100	; 0x64
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e3b1      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <HAL_RCC_OscConfig+0x93c>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0ef      	beq.n	8003bbc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003be0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d10d      	bne.n	8003c08 <HAL_RCC_OscConfig+0x940>
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003bee:	6a1b      	ldr	r3, [r3, #32]
 8003bf0:	4a02      	ldr	r2, [pc, #8]	; (8003bfc <HAL_RCC_OscConfig+0x934>)
 8003bf2:	f043 0301 	orr.w	r3, r3, #1
 8003bf6:	6213      	str	r3, [r2, #32]
 8003bf8:	e03c      	b.n	8003c74 <HAL_RCC_OscConfig+0x9ac>
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	10908120 	.word	0x10908120
 8003c04:	40007000 	.word	0x40007000
 8003c08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10c      	bne.n	8003c32 <HAL_RCC_OscConfig+0x96a>
 8003c18:	4bc1      	ldr	r3, [pc, #772]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	4ac0      	ldr	r2, [pc, #768]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c1e:	f023 0301 	bic.w	r3, r3, #1
 8003c22:	6213      	str	r3, [r2, #32]
 8003c24:	4bbe      	ldr	r3, [pc, #760]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	4abd      	ldr	r2, [pc, #756]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c2a:	f023 0304 	bic.w	r3, r3, #4
 8003c2e:	6213      	str	r3, [r2, #32]
 8003c30:	e020      	b.n	8003c74 <HAL_RCC_OscConfig+0x9ac>
 8003c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	2b05      	cmp	r3, #5
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCC_OscConfig+0x994>
 8003c42:	4bb7      	ldr	r3, [pc, #732]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	4ab6      	ldr	r2, [pc, #728]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c48:	f043 0304 	orr.w	r3, r3, #4
 8003c4c:	6213      	str	r3, [r2, #32]
 8003c4e:	4bb4      	ldr	r3, [pc, #720]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	4ab3      	ldr	r2, [pc, #716]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	6213      	str	r3, [r2, #32]
 8003c5a:	e00b      	b.n	8003c74 <HAL_RCC_OscConfig+0x9ac>
 8003c5c:	4bb0      	ldr	r3, [pc, #704]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	4aaf      	ldr	r2, [pc, #700]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c62:	f023 0301 	bic.w	r3, r3, #1
 8003c66:	6213      	str	r3, [r2, #32]
 8003c68:	4bad      	ldr	r3, [pc, #692]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	4aac      	ldr	r2, [pc, #688]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003c6e:	f023 0304 	bic.w	r3, r3, #4
 8003c72:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8081 	beq.w	8003d88 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c86:	f7fe f8f3 	bl	8001e70 <HAL_GetTick>
 8003c8a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8e:	e00b      	b.n	8003ca8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c90:	f7fe f8ee 	bl	8001e70 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e345      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
 8003ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cac:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cb8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	fa93 f2a3 	rbit	r2, r3
 8003cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cc6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cd0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cdc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	fa93 f2a3 	rbit	r2, r3
 8003ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cea:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003cee:	601a      	str	r2, [r3, #0]
  return result;
 8003cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003cf8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfa:	fab3 f383 	clz	r3, r3
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	095b      	lsrs	r3, r3, #5
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	f043 0302 	orr.w	r3, r3, #2
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d102      	bne.n	8003d14 <HAL_RCC_OscConfig+0xa4c>
 8003d0e:	4b84      	ldr	r3, [pc, #528]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	e013      	b.n	8003d3c <HAL_RCC_OscConfig+0xa74>
 8003d14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d18:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d24:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	fa93 f2a3 	rbit	r2, r3
 8003d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d32:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	4b79      	ldr	r3, [pc, #484]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d40:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003d44:	2102      	movs	r1, #2
 8003d46:	6011      	str	r1, [r2, #0]
 8003d48:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d4c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	fa92 f1a2 	rbit	r1, r2
 8003d56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d5a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003d5e:	6011      	str	r1, [r2, #0]
  return result;
 8003d60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003d64:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	fab2 f282 	clz	r2, r2
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	f002 021f 	and.w	r2, r2, #31
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d084      	beq.n	8003c90 <HAL_RCC_OscConfig+0x9c8>
 8003d86:	e07f      	b.n	8003e88 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d88:	f7fe f872 	bl	8001e70 <HAL_GetTick>
 8003d8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d90:	e00b      	b.n	8003daa <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d92:	f7fe f86d 	bl	8001e70 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e2c4      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
 8003daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dae:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003db2:	2202      	movs	r2, #2
 8003db4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dba:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	fa93 f2a3 	rbit	r2, r3
 8003dc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dc8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dd2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dde:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	fa93 f2a3 	rbit	r2, r3
 8003de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dec:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003df0:	601a      	str	r2, [r3, #0]
  return result;
 8003df2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003df6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003dfa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dfc:	fab3 f383 	clz	r3, r3
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	095b      	lsrs	r3, r3, #5
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	f043 0302 	orr.w	r3, r3, #2
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d102      	bne.n	8003e16 <HAL_RCC_OscConfig+0xb4e>
 8003e10:	4b43      	ldr	r3, [pc, #268]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	e013      	b.n	8003e3e <HAL_RCC_OscConfig+0xb76>
 8003e16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e1a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003e1e:	2202      	movs	r2, #2
 8003e20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e26:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	fa93 f2a3 	rbit	r2, r3
 8003e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e34:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	4b39      	ldr	r3, [pc, #228]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e42:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003e46:	2102      	movs	r1, #2
 8003e48:	6011      	str	r1, [r2, #0]
 8003e4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e4e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	fa92 f1a2 	rbit	r1, r2
 8003e58:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e5c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003e60:	6011      	str	r1, [r2, #0]
  return result;
 8003e62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e66:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	fab2 f282 	clz	r2, r2
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e76:	b2d2      	uxtb	r2, r2
 8003e78:	f002 021f 	and.w	r2, r2, #31
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d184      	bne.n	8003d92 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e88:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d105      	bne.n	8003e9c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e90:	4b23      	ldr	r3, [pc, #140]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	4a22      	ldr	r2, [pc, #136]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003e96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e9a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ea0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8242 	beq.w	8004332 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003eae:	4b1c      	ldr	r3, [pc, #112]	; (8003f20 <HAL_RCC_OscConfig+0xc58>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f003 030c 	and.w	r3, r3, #12
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	f000 8213 	beq.w	80042e2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ebc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ec0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	f040 8162 	bne.w	8004192 <HAL_RCC_OscConfig+0xeca>
 8003ece:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ed2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003ed6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003edc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ee0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	fa93 f2a3 	rbit	r2, r3
 8003eea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eee:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003ef2:	601a      	str	r2, [r3, #0]
  return result;
 8003ef4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ef8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003efc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efe:	fab3 f383 	clz	r3, r3
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	461a      	mov	r2, r3
 8003f10:	2300      	movs	r3, #0
 8003f12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f14:	f7fd ffac 	bl	8001e70 <HAL_GetTick>
 8003f18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f1c:	e00c      	b.n	8003f38 <HAL_RCC_OscConfig+0xc70>
 8003f1e:	bf00      	nop
 8003f20:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f24:	f7fd ffa4 	bl	8001e70 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e1fd      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
 8003f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f3c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003f40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f4a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	fa93 f2a3 	rbit	r2, r3
 8003f54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f58:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003f5c:	601a      	str	r2, [r3, #0]
  return result;
 8003f5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f62:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003f66:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f68:	fab3 f383 	clz	r3, r3
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	f043 0301 	orr.w	r3, r3, #1
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d102      	bne.n	8003f82 <HAL_RCC_OscConfig+0xcba>
 8003f7c:	4bb0      	ldr	r3, [pc, #704]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	e027      	b.n	8003fd2 <HAL_RCC_OscConfig+0xd0a>
 8003f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f86:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003f8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f94:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	fa93 f2a3 	rbit	r2, r3
 8003f9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fa2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fac:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003fb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fba:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	fa93 f2a3 	rbit	r2, r3
 8003fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fc8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	4b9c      	ldr	r3, [pc, #624]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003fd6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003fda:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003fde:	6011      	str	r1, [r2, #0]
 8003fe0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003fe4:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	fa92 f1a2 	rbit	r1, r2
 8003fee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ff2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003ff6:	6011      	str	r1, [r2, #0]
  return result;
 8003ff8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ffc:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004000:	6812      	ldr	r2, [r2, #0]
 8004002:	fab2 f282 	clz	r2, r2
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	f042 0220 	orr.w	r2, r2, #32
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	f002 021f 	and.w	r2, r2, #31
 8004012:	2101      	movs	r1, #1
 8004014:	fa01 f202 	lsl.w	r2, r1, r2
 8004018:	4013      	ands	r3, r2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d182      	bne.n	8003f24 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800401e:	4b88      	ldr	r3, [pc, #544]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004026:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800402a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004032:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004036:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	430b      	orrs	r3, r1
 8004040:	497f      	ldr	r1, [pc, #508]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 8004042:	4313      	orrs	r3, r2
 8004044:	604b      	str	r3, [r1, #4]
 8004046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800404a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800404e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004052:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004058:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	fa93 f2a3 	rbit	r2, r3
 8004062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004066:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800406a:	601a      	str	r2, [r3, #0]
  return result;
 800406c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004070:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004074:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004076:	fab3 f383 	clz	r3, r3
 800407a:	b2db      	uxtb	r3, r3
 800407c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004080:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	461a      	mov	r2, r3
 8004088:	2301      	movs	r3, #1
 800408a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800408c:	f7fd fef0 	bl	8001e70 <HAL_GetTick>
 8004090:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004094:	e009      	b.n	80040aa <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004096:	f7fd feeb 	bl	8001e70 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e144      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
 80040aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ae:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80040b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040bc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	fa93 f2a3 	rbit	r2, r3
 80040c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ca:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80040ce:	601a      	str	r2, [r3, #0]
  return result;
 80040d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040d4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80040d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040da:	fab3 f383 	clz	r3, r3
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d102      	bne.n	80040f4 <HAL_RCC_OscConfig+0xe2c>
 80040ee:	4b54      	ldr	r3, [pc, #336]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	e027      	b.n	8004144 <HAL_RCC_OscConfig+0xe7c>
 80040f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040f8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80040fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004106:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	fa93 f2a3 	rbit	r2, r3
 8004110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004114:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004118:	601a      	str	r2, [r3, #0]
 800411a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800411e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004122:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800412c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	fa93 f2a3 	rbit	r2, r3
 8004136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800413a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	4b3f      	ldr	r3, [pc, #252]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004148:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800414c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004150:	6011      	str	r1, [r2, #0]
 8004152:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004156:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800415a:	6812      	ldr	r2, [r2, #0]
 800415c:	fa92 f1a2 	rbit	r1, r2
 8004160:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004164:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004168:	6011      	str	r1, [r2, #0]
  return result;
 800416a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800416e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004172:	6812      	ldr	r2, [r2, #0]
 8004174:	fab2 f282 	clz	r2, r2
 8004178:	b2d2      	uxtb	r2, r2
 800417a:	f042 0220 	orr.w	r2, r2, #32
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	f002 021f 	and.w	r2, r2, #31
 8004184:	2101      	movs	r1, #1
 8004186:	fa01 f202 	lsl.w	r2, r1, r2
 800418a:	4013      	ands	r3, r2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d082      	beq.n	8004096 <HAL_RCC_OscConfig+0xdce>
 8004190:	e0cf      	b.n	8004332 <HAL_RCC_OscConfig+0x106a>
 8004192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004196:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800419a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800419e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041a4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	fa93 f2a3 	rbit	r2, r3
 80041ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041b2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80041b6:	601a      	str	r2, [r3, #0]
  return result;
 80041b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041bc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80041c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c2:	fab3 f383 	clz	r3, r3
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80041cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	461a      	mov	r2, r3
 80041d4:	2300      	movs	r3, #0
 80041d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d8:	f7fd fe4a 	bl	8001e70 <HAL_GetTick>
 80041dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e0:	e009      	b.n	80041f6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041e2:	f7fd fe45 	bl	8001e70 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e09e      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
 80041f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041fa:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80041fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004204:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004208:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	fa93 f2a3 	rbit	r2, r3
 8004212:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004216:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800421a:	601a      	str	r2, [r3, #0]
  return result;
 800421c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004220:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004224:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004226:	fab3 f383 	clz	r3, r3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	095b      	lsrs	r3, r3, #5
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b01      	cmp	r3, #1
 8004238:	d104      	bne.n	8004244 <HAL_RCC_OscConfig+0xf7c>
 800423a:	4b01      	ldr	r3, [pc, #4]	; (8004240 <HAL_RCC_OscConfig+0xf78>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	e029      	b.n	8004294 <HAL_RCC_OscConfig+0xfcc>
 8004240:	40021000 	.word	0x40021000
 8004244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004248:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800424c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004250:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004256:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	fa93 f2a3 	rbit	r2, r3
 8004260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004264:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800426e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004272:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800427c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	fa93 f2a3 	rbit	r2, r3
 8004286:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800428a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	4b2b      	ldr	r3, [pc, #172]	; (8004340 <HAL_RCC_OscConfig+0x1078>)
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004298:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800429c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80042a0:	6011      	str	r1, [r2, #0]
 80042a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042a6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80042aa:	6812      	ldr	r2, [r2, #0]
 80042ac:	fa92 f1a2 	rbit	r1, r2
 80042b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042b4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80042b8:	6011      	str	r1, [r2, #0]
  return result;
 80042ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042be:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80042c2:	6812      	ldr	r2, [r2, #0]
 80042c4:	fab2 f282 	clz	r2, r2
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	f042 0220 	orr.w	r2, r2, #32
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	f002 021f 	and.w	r2, r2, #31
 80042d4:	2101      	movs	r1, #1
 80042d6:	fa01 f202 	lsl.w	r2, r1, r2
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d180      	bne.n	80041e2 <HAL_RCC_OscConfig+0xf1a>
 80042e0:	e027      	b.n	8004332 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d101      	bne.n	80042f6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e01e      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042f6:	4b12      	ldr	r3, [pc, #72]	; (8004340 <HAL_RCC_OscConfig+0x1078>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80042fe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004302:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800430a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	429a      	cmp	r2, r3
 8004314:	d10b      	bne.n	800432e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004316:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800431a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800431e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004322:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800432a:	429a      	cmp	r2, r3
 800432c:	d001      	beq.n	8004332 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e000      	b.n	8004334 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40021000 	.word	0x40021000

08004344 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b09e      	sub	sp, #120	; 0x78
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800434e:	2300      	movs	r3, #0
 8004350:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d101      	bne.n	800435c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e162      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800435c:	4b90      	ldr	r3, [pc, #576]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	429a      	cmp	r2, r3
 8004368:	d910      	bls.n	800438c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800436a:	4b8d      	ldr	r3, [pc, #564]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f023 0207 	bic.w	r2, r3, #7
 8004372:	498b      	ldr	r1, [pc, #556]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	4313      	orrs	r3, r2
 8004378:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800437a:	4b89      	ldr	r3, [pc, #548]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0307 	and.w	r3, r3, #7
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	429a      	cmp	r2, r3
 8004386:	d001      	beq.n	800438c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e14a      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d008      	beq.n	80043aa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004398:	4b82      	ldr	r3, [pc, #520]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	497f      	ldr	r1, [pc, #508]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f000 80dc 	beq.w	8004570 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d13c      	bne.n	800443a <HAL_RCC_ClockConfig+0xf6>
 80043c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043c4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043c8:	fa93 f3a3 	rbit	r3, r3
 80043cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80043ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043d0:	fab3 f383 	clz	r3, r3
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	095b      	lsrs	r3, r3, #5
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	f043 0301 	orr.w	r3, r3, #1
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d102      	bne.n	80043ea <HAL_RCC_ClockConfig+0xa6>
 80043e4:	4b6f      	ldr	r3, [pc, #444]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	e00f      	b.n	800440a <HAL_RCC_ClockConfig+0xc6>
 80043ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043f2:	fa93 f3a3 	rbit	r3, r3
 80043f6:	667b      	str	r3, [r7, #100]	; 0x64
 80043f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043fc:	663b      	str	r3, [r7, #96]	; 0x60
 80043fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004400:	fa93 f3a3 	rbit	r3, r3
 8004404:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004406:	4b67      	ldr	r3, [pc, #412]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 8004408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800440e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004410:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004412:	fa92 f2a2 	rbit	r2, r2
 8004416:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004418:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800441a:	fab2 f282 	clz	r2, r2
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	f042 0220 	orr.w	r2, r2, #32
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	f002 021f 	and.w	r2, r2, #31
 800442a:	2101      	movs	r1, #1
 800442c:	fa01 f202 	lsl.w	r2, r1, r2
 8004430:	4013      	ands	r3, r2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d17b      	bne.n	800452e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e0f3      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d13c      	bne.n	80044bc <HAL_RCC_ClockConfig+0x178>
 8004442:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004446:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004448:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800444a:	fa93 f3a3 	rbit	r3, r3
 800444e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004452:	fab3 f383 	clz	r3, r3
 8004456:	b2db      	uxtb	r3, r3
 8004458:	095b      	lsrs	r3, r3, #5
 800445a:	b2db      	uxtb	r3, r3
 800445c:	f043 0301 	orr.w	r3, r3, #1
 8004460:	b2db      	uxtb	r3, r3
 8004462:	2b01      	cmp	r3, #1
 8004464:	d102      	bne.n	800446c <HAL_RCC_ClockConfig+0x128>
 8004466:	4b4f      	ldr	r3, [pc, #316]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	e00f      	b.n	800448c <HAL_RCC_ClockConfig+0x148>
 800446c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004470:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004472:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004474:	fa93 f3a3 	rbit	r3, r3
 8004478:	647b      	str	r3, [r7, #68]	; 0x44
 800447a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800447e:	643b      	str	r3, [r7, #64]	; 0x40
 8004480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004482:	fa93 f3a3 	rbit	r3, r3
 8004486:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004488:	4b46      	ldr	r3, [pc, #280]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004490:	63ba      	str	r2, [r7, #56]	; 0x38
 8004492:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004494:	fa92 f2a2 	rbit	r2, r2
 8004498:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800449a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800449c:	fab2 f282 	clz	r2, r2
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	f042 0220 	orr.w	r2, r2, #32
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	f002 021f 	and.w	r2, r2, #31
 80044ac:	2101      	movs	r1, #1
 80044ae:	fa01 f202 	lsl.w	r2, r1, r2
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d13a      	bne.n	800452e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e0b2      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
 80044bc:	2302      	movs	r3, #2
 80044be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c2:	fa93 f3a3 	rbit	r3, r3
 80044c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80044c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ca:	fab3 f383 	clz	r3, r3
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	095b      	lsrs	r3, r3, #5
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d102      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x1a0>
 80044de:	4b31      	ldr	r3, [pc, #196]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	e00d      	b.n	8004500 <HAL_RCC_ClockConfig+0x1bc>
 80044e4:	2302      	movs	r3, #2
 80044e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	fa93 f3a3 	rbit	r3, r3
 80044ee:	627b      	str	r3, [r7, #36]	; 0x24
 80044f0:	2302      	movs	r3, #2
 80044f2:	623b      	str	r3, [r7, #32]
 80044f4:	6a3b      	ldr	r3, [r7, #32]
 80044f6:	fa93 f3a3 	rbit	r3, r3
 80044fa:	61fb      	str	r3, [r7, #28]
 80044fc:	4b29      	ldr	r3, [pc, #164]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	2202      	movs	r2, #2
 8004502:	61ba      	str	r2, [r7, #24]
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	fa92 f2a2 	rbit	r2, r2
 800450a:	617a      	str	r2, [r7, #20]
  return result;
 800450c:	697a      	ldr	r2, [r7, #20]
 800450e:	fab2 f282 	clz	r2, r2
 8004512:	b2d2      	uxtb	r2, r2
 8004514:	f042 0220 	orr.w	r2, r2, #32
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	f002 021f 	and.w	r2, r2, #31
 800451e:	2101      	movs	r1, #1
 8004520:	fa01 f202 	lsl.w	r2, r1, r2
 8004524:	4013      	ands	r3, r2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e079      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800452e:	4b1d      	ldr	r3, [pc, #116]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f023 0203 	bic.w	r2, r3, #3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	491a      	ldr	r1, [pc, #104]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 800453c:	4313      	orrs	r3, r2
 800453e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004540:	f7fd fc96 	bl	8001e70 <HAL_GetTick>
 8004544:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004546:	e00a      	b.n	800455e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004548:	f7fd fc92 	bl	8001e70 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	f241 3288 	movw	r2, #5000	; 0x1388
 8004556:	4293      	cmp	r3, r2
 8004558:	d901      	bls.n	800455e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e061      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800455e:	4b11      	ldr	r3, [pc, #68]	; (80045a4 <HAL_RCC_ClockConfig+0x260>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f003 020c 	and.w	r2, r3, #12
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	429a      	cmp	r2, r3
 800456e:	d1eb      	bne.n	8004548 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d214      	bcs.n	80045a8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800457e:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f023 0207 	bic.w	r2, r3, #7
 8004586:	4906      	ldr	r1, [pc, #24]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	4313      	orrs	r3, r2
 800458c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800458e:	4b04      	ldr	r3, [pc, #16]	; (80045a0 <HAL_RCC_ClockConfig+0x25c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0307 	and.w	r3, r3, #7
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	429a      	cmp	r2, r3
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e040      	b.n	8004622 <HAL_RCC_ClockConfig+0x2de>
 80045a0:	40022000 	.word	0x40022000
 80045a4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d008      	beq.n	80045c6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b4:	4b1d      	ldr	r3, [pc, #116]	; (800462c <HAL_RCC_ClockConfig+0x2e8>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	491a      	ldr	r1, [pc, #104]	; (800462c <HAL_RCC_ClockConfig+0x2e8>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045d2:	4b16      	ldr	r3, [pc, #88]	; (800462c <HAL_RCC_ClockConfig+0x2e8>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	4912      	ldr	r1, [pc, #72]	; (800462c <HAL_RCC_ClockConfig+0x2e8>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80045e6:	f000 f829 	bl	800463c <HAL_RCC_GetSysClockFreq>
 80045ea:	4601      	mov	r1, r0
 80045ec:	4b0f      	ldr	r3, [pc, #60]	; (800462c <HAL_RCC_ClockConfig+0x2e8>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045f4:	22f0      	movs	r2, #240	; 0xf0
 80045f6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	fa92 f2a2 	rbit	r2, r2
 80045fe:	60fa      	str	r2, [r7, #12]
  return result;
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	fab2 f282 	clz	r2, r2
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	40d3      	lsrs	r3, r2
 800460a:	4a09      	ldr	r2, [pc, #36]	; (8004630 <HAL_RCC_ClockConfig+0x2ec>)
 800460c:	5cd3      	ldrb	r3, [r2, r3]
 800460e:	fa21 f303 	lsr.w	r3, r1, r3
 8004612:	4a08      	ldr	r2, [pc, #32]	; (8004634 <HAL_RCC_ClockConfig+0x2f0>)
 8004614:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004616:	4b08      	ldr	r3, [pc, #32]	; (8004638 <HAL_RCC_ClockConfig+0x2f4>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4618      	mov	r0, r3
 800461c:	f7fd fbe4 	bl	8001de8 <HAL_InitTick>
  
  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3778      	adds	r7, #120	; 0x78
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	40021000 	.word	0x40021000
 8004630:	0800bf60 	.word	0x0800bf60
 8004634:	20000004 	.word	0x20000004
 8004638:	20000008 	.word	0x20000008

0800463c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800463c:	b480      	push	{r7}
 800463e:	b08b      	sub	sp, #44	; 0x2c
 8004640:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004642:	2300      	movs	r3, #0
 8004644:	61fb      	str	r3, [r7, #28]
 8004646:	2300      	movs	r3, #0
 8004648:	61bb      	str	r3, [r7, #24]
 800464a:	2300      	movs	r3, #0
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
 800464e:	2300      	movs	r3, #0
 8004650:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004652:	2300      	movs	r3, #0
 8004654:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004656:	4b29      	ldr	r3, [pc, #164]	; (80046fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	f003 030c 	and.w	r3, r3, #12
 8004662:	2b04      	cmp	r3, #4
 8004664:	d002      	beq.n	800466c <HAL_RCC_GetSysClockFreq+0x30>
 8004666:	2b08      	cmp	r3, #8
 8004668:	d003      	beq.n	8004672 <HAL_RCC_GetSysClockFreq+0x36>
 800466a:	e03c      	b.n	80046e6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800466c:	4b24      	ldr	r3, [pc, #144]	; (8004700 <HAL_RCC_GetSysClockFreq+0xc4>)
 800466e:	623b      	str	r3, [r7, #32]
      break;
 8004670:	e03c      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004678:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800467c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	fa92 f2a2 	rbit	r2, r2
 8004684:	607a      	str	r2, [r7, #4]
  return result;
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	fab2 f282 	clz	r2, r2
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	40d3      	lsrs	r3, r2
 8004690:	4a1c      	ldr	r2, [pc, #112]	; (8004704 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004692:	5cd3      	ldrb	r3, [r2, r3]
 8004694:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004696:	4b19      	ldr	r3, [pc, #100]	; (80046fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	220f      	movs	r2, #15
 80046a0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	fa92 f2a2 	rbit	r2, r2
 80046a8:	60fa      	str	r2, [r7, #12]
  return result;
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	fab2 f282 	clz	r2, r2
 80046b0:	b2d2      	uxtb	r2, r2
 80046b2:	40d3      	lsrs	r3, r2
 80046b4:	4a14      	ldr	r2, [pc, #80]	; (8004708 <HAL_RCC_GetSysClockFreq+0xcc>)
 80046b6:	5cd3      	ldrb	r3, [r2, r3]
 80046b8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d008      	beq.n	80046d6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046c4:	4a0e      	ldr	r2, [pc, #56]	; (8004700 <HAL_RCC_GetSysClockFreq+0xc4>)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	627b      	str	r3, [r7, #36]	; 0x24
 80046d4:	e004      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	4a0c      	ldr	r2, [pc, #48]	; (800470c <HAL_RCC_GetSysClockFreq+0xd0>)
 80046da:	fb02 f303 	mul.w	r3, r2, r3
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80046e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e2:	623b      	str	r3, [r7, #32]
      break;
 80046e4:	e002      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046e6:	4b06      	ldr	r3, [pc, #24]	; (8004700 <HAL_RCC_GetSysClockFreq+0xc4>)
 80046e8:	623b      	str	r3, [r7, #32]
      break;
 80046ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046ec:	6a3b      	ldr	r3, [r7, #32]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	372c      	adds	r7, #44	; 0x2c
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	40021000 	.word	0x40021000
 8004700:	007a1200 	.word	0x007a1200
 8004704:	0800bf78 	.word	0x0800bf78
 8004708:	0800bf88 	.word	0x0800bf88
 800470c:	003d0900 	.word	0x003d0900

08004710 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004714:	4b03      	ldr	r3, [pc, #12]	; (8004724 <HAL_RCC_GetHCLKFreq+0x14>)
 8004716:	681b      	ldr	r3, [r3, #0]
}
 8004718:	4618      	mov	r0, r3
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	20000004 	.word	0x20000004

08004728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800472e:	f7ff ffef 	bl	8004710 <HAL_RCC_GetHCLKFreq>
 8004732:	4601      	mov	r1, r0
 8004734:	4b0b      	ldr	r3, [pc, #44]	; (8004764 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800473c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004740:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	fa92 f2a2 	rbit	r2, r2
 8004748:	603a      	str	r2, [r7, #0]
  return result;
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	fab2 f282 	clz	r2, r2
 8004750:	b2d2      	uxtb	r2, r2
 8004752:	40d3      	lsrs	r3, r2
 8004754:	4a04      	ldr	r2, [pc, #16]	; (8004768 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004756:	5cd3      	ldrb	r3, [r2, r3]
 8004758:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800475c:	4618      	mov	r0, r3
 800475e:	3708      	adds	r7, #8
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	40021000 	.word	0x40021000
 8004768:	0800bf70 	.word	0x0800bf70

0800476c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004772:	f7ff ffcd 	bl	8004710 <HAL_RCC_GetHCLKFreq>
 8004776:	4601      	mov	r1, r0
 8004778:	4b0b      	ldr	r3, [pc, #44]	; (80047a8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004780:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004784:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	fa92 f2a2 	rbit	r2, r2
 800478c:	603a      	str	r2, [r7, #0]
  return result;
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	fab2 f282 	clz	r2, r2
 8004794:	b2d2      	uxtb	r2, r2
 8004796:	40d3      	lsrs	r3, r2
 8004798:	4a04      	ldr	r2, [pc, #16]	; (80047ac <HAL_RCC_GetPCLK2Freq+0x40>)
 800479a:	5cd3      	ldrb	r3, [r2, r3]
 800479c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80047a0:	4618      	mov	r0, r3
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40021000 	.word	0x40021000
 80047ac:	0800bf70 	.word	0x0800bf70

080047b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b092      	sub	sp, #72	; 0x48
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80047bc:	2300      	movs	r3, #0
 80047be:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80047c0:	2300      	movs	r3, #0
 80047c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 80cd 	beq.w	800496e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047d4:	4b86      	ldr	r3, [pc, #536]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10e      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047e0:	4b83      	ldr	r3, [pc, #524]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047e2:	69db      	ldr	r3, [r3, #28]
 80047e4:	4a82      	ldr	r2, [pc, #520]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ea:	61d3      	str	r3, [r2, #28]
 80047ec:	4b80      	ldr	r3, [pc, #512]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80047ee:	69db      	ldr	r3, [r3, #28]
 80047f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047f4:	60bb      	str	r3, [r7, #8]
 80047f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047f8:	2301      	movs	r3, #1
 80047fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047fe:	4b7d      	ldr	r3, [pc, #500]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004806:	2b00      	cmp	r3, #0
 8004808:	d118      	bne.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800480a:	4b7a      	ldr	r3, [pc, #488]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a79      	ldr	r2, [pc, #484]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004814:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004816:	f7fd fb2b 	bl	8001e70 <HAL_GetTick>
 800481a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481c:	e008      	b.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800481e:	f7fd fb27 	bl	8001e70 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b64      	cmp	r3, #100	; 0x64
 800482a:	d901      	bls.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e0db      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004830:	4b70      	ldr	r3, [pc, #448]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0f0      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800483c:	4b6c      	ldr	r3, [pc, #432]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004844:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004846:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004848:	2b00      	cmp	r3, #0
 800484a:	d07d      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004854:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004856:	429a      	cmp	r2, r3
 8004858:	d076      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800485a:	4b65      	ldr	r3, [pc, #404]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004862:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004864:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004868:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800486c:	fa93 f3a3 	rbit	r3, r3
 8004870:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004874:	fab3 f383 	clz	r3, r3
 8004878:	b2db      	uxtb	r3, r3
 800487a:	461a      	mov	r2, r3
 800487c:	4b5e      	ldr	r3, [pc, #376]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	461a      	mov	r2, r3
 8004884:	2301      	movs	r3, #1
 8004886:	6013      	str	r3, [r2, #0]
 8004888:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800488c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004890:	fa93 f3a3 	rbit	r3, r3
 8004894:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004898:	fab3 f383 	clz	r3, r3
 800489c:	b2db      	uxtb	r3, r3
 800489e:	461a      	mov	r2, r3
 80048a0:	4b55      	ldr	r3, [pc, #340]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048a2:	4413      	add	r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	461a      	mov	r2, r3
 80048a8:	2300      	movs	r3, #0
 80048aa:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048ac:	4a50      	ldr	r2, [pc, #320]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80048ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d045      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048bc:	f7fd fad8 	bl	8001e70 <HAL_GetTick>
 80048c0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c2:	e00a      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c4:	f7fd fad4 	bl	8001e70 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d901      	bls.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e086      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80048da:	2302      	movs	r3, #2
 80048dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e0:	fa93 f3a3 	rbit	r3, r3
 80048e4:	627b      	str	r3, [r7, #36]	; 0x24
 80048e6:	2302      	movs	r3, #2
 80048e8:	623b      	str	r3, [r7, #32]
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	fa93 f3a3 	rbit	r3, r3
 80048f0:	61fb      	str	r3, [r7, #28]
  return result;
 80048f2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	fab3 f383 	clz	r3, r3
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	f043 0302 	orr.w	r3, r3, #2
 8004902:	b2db      	uxtb	r3, r3
 8004904:	2b02      	cmp	r3, #2
 8004906:	d102      	bne.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004908:	4b39      	ldr	r3, [pc, #228]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	e007      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800490e:	2302      	movs	r3, #2
 8004910:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	fa93 f3a3 	rbit	r3, r3
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	4b35      	ldr	r3, [pc, #212]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	2202      	movs	r2, #2
 8004920:	613a      	str	r2, [r7, #16]
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	fa92 f2a2 	rbit	r2, r2
 8004928:	60fa      	str	r2, [r7, #12]
  return result;
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	fab2 f282 	clz	r2, r2
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004936:	b2d2      	uxtb	r2, r2
 8004938:	f002 021f 	and.w	r2, r2, #31
 800493c:	2101      	movs	r1, #1
 800493e:	fa01 f202 	lsl.w	r2, r1, r2
 8004942:	4013      	ands	r3, r2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d0bd      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004948:	4b29      	ldr	r3, [pc, #164]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	4926      	ldr	r1, [pc, #152]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004956:	4313      	orrs	r3, r2
 8004958:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800495a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800495e:	2b01      	cmp	r3, #1
 8004960:	d105      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004962:	4b23      	ldr	r3, [pc, #140]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	4a22      	ldr	r2, [pc, #136]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004968:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800496c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d008      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800497a:	4b1d      	ldr	r3, [pc, #116]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	f023 0203 	bic.w	r2, r3, #3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	491a      	ldr	r1, [pc, #104]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004988:	4313      	orrs	r3, r2
 800498a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0320 	and.w	r3, r3, #32
 8004994:	2b00      	cmp	r3, #0
 8004996:	d008      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004998:	4b15      	ldr	r3, [pc, #84]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	f023 0210 	bic.w	r2, r3, #16
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	4912      	ldr	r1, [pc, #72]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d008      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80049b6:	4b0e      	ldr	r3, [pc, #56]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ba:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	490b      	ldr	r1, [pc, #44]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d008      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80049d4:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	4903      	ldr	r1, [pc, #12]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3748      	adds	r7, #72	; 0x48
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40021000 	.word	0x40021000
 80049f4:	40007000 	.word	0x40007000
 80049f8:	10908100 	.word	0x10908100

080049fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e049      	b.n	8004aa2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fc ffc8 	bl	80019b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3304      	adds	r3, #4
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	f000 fbb6 	bl	80051ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
	...

08004aac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d001      	beq.n	8004ac4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e038      	b.n	8004b36 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1c      	ldr	r2, [pc, #112]	; (8004b44 <HAL_TIM_Base_Start+0x98>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00e      	beq.n	8004af4 <HAL_TIM_Base_Start+0x48>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ade:	d009      	beq.n	8004af4 <HAL_TIM_Base_Start+0x48>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a18      	ldr	r2, [pc, #96]	; (8004b48 <HAL_TIM_Base_Start+0x9c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d004      	beq.n	8004af4 <HAL_TIM_Base_Start+0x48>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a17      	ldr	r2, [pc, #92]	; (8004b4c <HAL_TIM_Base_Start+0xa0>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d115      	bne.n	8004b20 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	4b15      	ldr	r3, [pc, #84]	; (8004b50 <HAL_TIM_Base_Start+0xa4>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2b06      	cmp	r3, #6
 8004b04:	d015      	beq.n	8004b32 <HAL_TIM_Base_Start+0x86>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b0c:	d011      	beq.n	8004b32 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1e:	e008      	b.n	8004b32 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	e000      	b.n	8004b34 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40000400 	.word	0x40000400
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	00010007 	.word	0x00010007

08004b54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e049      	b.n	8004bfa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f841 	bl	8004c02 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3304      	adds	r3, #4
 8004b90:	4619      	mov	r1, r3
 8004b92:	4610      	mov	r0, r2
 8004b94:	f000 fb0a 	bl	80051ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d109      	bne.n	8004c3c <HAL_TIM_PWM_Start+0x24>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	bf14      	ite	ne
 8004c34:	2301      	movne	r3, #1
 8004c36:	2300      	moveq	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	e03c      	b.n	8004cb6 <HAL_TIM_PWM_Start+0x9e>
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b04      	cmp	r3, #4
 8004c40:	d109      	bne.n	8004c56 <HAL_TIM_PWM_Start+0x3e>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	bf14      	ite	ne
 8004c4e:	2301      	movne	r3, #1
 8004c50:	2300      	moveq	r3, #0
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	e02f      	b.n	8004cb6 <HAL_TIM_PWM_Start+0x9e>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	d109      	bne.n	8004c70 <HAL_TIM_PWM_Start+0x58>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	bf14      	ite	ne
 8004c68:	2301      	movne	r3, #1
 8004c6a:	2300      	moveq	r3, #0
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	e022      	b.n	8004cb6 <HAL_TIM_PWM_Start+0x9e>
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	2b0c      	cmp	r3, #12
 8004c74:	d109      	bne.n	8004c8a <HAL_TIM_PWM_Start+0x72>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	bf14      	ite	ne
 8004c82:	2301      	movne	r3, #1
 8004c84:	2300      	moveq	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	e015      	b.n	8004cb6 <HAL_TIM_PWM_Start+0x9e>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b10      	cmp	r3, #16
 8004c8e:	d109      	bne.n	8004ca4 <HAL_TIM_PWM_Start+0x8c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	bf14      	ite	ne
 8004c9c:	2301      	movne	r3, #1
 8004c9e:	2300      	moveq	r3, #0
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	e008      	b.n	8004cb6 <HAL_TIM_PWM_Start+0x9e>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	bf14      	ite	ne
 8004cb0:	2301      	movne	r3, #1
 8004cb2:	2300      	moveq	r3, #0
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e088      	b.n	8004dd0 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d104      	bne.n	8004cce <HAL_TIM_PWM_Start+0xb6>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ccc:	e023      	b.n	8004d16 <HAL_TIM_PWM_Start+0xfe>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d104      	bne.n	8004cde <HAL_TIM_PWM_Start+0xc6>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cdc:	e01b      	b.n	8004d16 <HAL_TIM_PWM_Start+0xfe>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d104      	bne.n	8004cee <HAL_TIM_PWM_Start+0xd6>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cec:	e013      	b.n	8004d16 <HAL_TIM_PWM_Start+0xfe>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b0c      	cmp	r3, #12
 8004cf2:	d104      	bne.n	8004cfe <HAL_TIM_PWM_Start+0xe6>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004cfc:	e00b      	b.n	8004d16 <HAL_TIM_PWM_Start+0xfe>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2b10      	cmp	r3, #16
 8004d02:	d104      	bne.n	8004d0e <HAL_TIM_PWM_Start+0xf6>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2202      	movs	r2, #2
 8004d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d0c:	e003      	b.n	8004d16 <HAL_TIM_PWM_Start+0xfe>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2202      	movs	r2, #2
 8004d12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	6839      	ldr	r1, [r7, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 fdfc 	bl	800591c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a2b      	ldr	r2, [pc, #172]	; (8004dd8 <HAL_TIM_PWM_Start+0x1c0>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00e      	beq.n	8004d4c <HAL_TIM_PWM_Start+0x134>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2a      	ldr	r2, [pc, #168]	; (8004ddc <HAL_TIM_PWM_Start+0x1c4>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d009      	beq.n	8004d4c <HAL_TIM_PWM_Start+0x134>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a28      	ldr	r2, [pc, #160]	; (8004de0 <HAL_TIM_PWM_Start+0x1c8>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d004      	beq.n	8004d4c <HAL_TIM_PWM_Start+0x134>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a27      	ldr	r2, [pc, #156]	; (8004de4 <HAL_TIM_PWM_Start+0x1cc>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d101      	bne.n	8004d50 <HAL_TIM_PWM_Start+0x138>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e000      	b.n	8004d52 <HAL_TIM_PWM_Start+0x13a>
 8004d50:	2300      	movs	r3, #0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d007      	beq.n	8004d66 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a1b      	ldr	r2, [pc, #108]	; (8004dd8 <HAL_TIM_PWM_Start+0x1c0>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00e      	beq.n	8004d8e <HAL_TIM_PWM_Start+0x176>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d78:	d009      	beq.n	8004d8e <HAL_TIM_PWM_Start+0x176>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a1a      	ldr	r2, [pc, #104]	; (8004de8 <HAL_TIM_PWM_Start+0x1d0>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d004      	beq.n	8004d8e <HAL_TIM_PWM_Start+0x176>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a14      	ldr	r2, [pc, #80]	; (8004ddc <HAL_TIM_PWM_Start+0x1c4>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d115      	bne.n	8004dba <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	4b15      	ldr	r3, [pc, #84]	; (8004dec <HAL_TIM_PWM_Start+0x1d4>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2b06      	cmp	r3, #6
 8004d9e:	d015      	beq.n	8004dcc <HAL_TIM_PWM_Start+0x1b4>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da6:	d011      	beq.n	8004dcc <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0201 	orr.w	r2, r2, #1
 8004db6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db8:	e008      	b.n	8004dcc <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0201 	orr.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	e000      	b.n	8004dce <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40012c00 	.word	0x40012c00
 8004ddc:	40014000 	.word	0x40014000
 8004de0:	40014400 	.word	0x40014400
 8004de4:	40014800 	.word	0x40014800
 8004de8:	40000400 	.word	0x40000400
 8004dec:	00010007 	.word	0x00010007

08004df0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e0ff      	b.n	800500e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b14      	cmp	r3, #20
 8004e1a:	f200 80f0 	bhi.w	8004ffe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e1e:	a201      	add	r2, pc, #4	; (adr r2, 8004e24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e24:	08004e79 	.word	0x08004e79
 8004e28:	08004fff 	.word	0x08004fff
 8004e2c:	08004fff 	.word	0x08004fff
 8004e30:	08004fff 	.word	0x08004fff
 8004e34:	08004eb9 	.word	0x08004eb9
 8004e38:	08004fff 	.word	0x08004fff
 8004e3c:	08004fff 	.word	0x08004fff
 8004e40:	08004fff 	.word	0x08004fff
 8004e44:	08004efb 	.word	0x08004efb
 8004e48:	08004fff 	.word	0x08004fff
 8004e4c:	08004fff 	.word	0x08004fff
 8004e50:	08004fff 	.word	0x08004fff
 8004e54:	08004f3b 	.word	0x08004f3b
 8004e58:	08004fff 	.word	0x08004fff
 8004e5c:	08004fff 	.word	0x08004fff
 8004e60:	08004fff 	.word	0x08004fff
 8004e64:	08004f7d 	.word	0x08004f7d
 8004e68:	08004fff 	.word	0x08004fff
 8004e6c:	08004fff 	.word	0x08004fff
 8004e70:	08004fff 	.word	0x08004fff
 8004e74:	08004fbd 	.word	0x08004fbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f000 fa0c 	bl	800529c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699a      	ldr	r2, [r3, #24]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0208 	orr.w	r2, r2, #8
 8004e92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	699a      	ldr	r2, [r3, #24]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0204 	bic.w	r2, r2, #4
 8004ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6999      	ldr	r1, [r3, #24]
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	691a      	ldr	r2, [r3, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	619a      	str	r2, [r3, #24]
      break;
 8004eb6:	e0a5      	b.n	8005004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 fa72 	bl	80053a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699a      	ldr	r2, [r3, #24]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6999      	ldr	r1, [r3, #24]
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	021a      	lsls	r2, r3, #8
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	619a      	str	r2, [r3, #24]
      break;
 8004ef8:	e084      	b.n	8005004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 fad1 	bl	80054a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69da      	ldr	r2, [r3, #28]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f042 0208 	orr.w	r2, r2, #8
 8004f14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 0204 	bic.w	r2, r2, #4
 8004f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69d9      	ldr	r1, [r3, #28]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	61da      	str	r2, [r3, #28]
      break;
 8004f38:	e064      	b.n	8005004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68b9      	ldr	r1, [r7, #8]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f000 fb2f 	bl	80055a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	69da      	ldr	r2, [r3, #28]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	69da      	ldr	r2, [r3, #28]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	69d9      	ldr	r1, [r3, #28]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	021a      	lsls	r2, r3, #8
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	61da      	str	r2, [r3, #28]
      break;
 8004f7a:	e043      	b.n	8005004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68b9      	ldr	r1, [r7, #8]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fb72 	bl	800566c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f042 0208 	orr.w	r2, r2, #8
 8004f96:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 0204 	bic.w	r2, r2, #4
 8004fa6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	691a      	ldr	r2, [r3, #16]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004fba:	e023      	b.n	8005004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 fbb0 	bl	8005728 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fd6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fe6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	021a      	lsls	r2, r3, #8
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004ffc:	e002      	b.n	8005004 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	75fb      	strb	r3, [r7, #23]
      break;
 8005002:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800500c:	7dfb      	ldrb	r3, [r7, #23]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3718      	adds	r7, #24
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop

08005018 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005022:	2300      	movs	r3, #0
 8005024:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800502c:	2b01      	cmp	r3, #1
 800502e:	d101      	bne.n	8005034 <HAL_TIM_ConfigClockSource+0x1c>
 8005030:	2302      	movs	r3, #2
 8005032:	e0b6      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x18a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2202      	movs	r2, #2
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005052:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005056:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800505e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005070:	d03e      	beq.n	80050f0 <HAL_TIM_ConfigClockSource+0xd8>
 8005072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005076:	f200 8087 	bhi.w	8005188 <HAL_TIM_ConfigClockSource+0x170>
 800507a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800507e:	f000 8086 	beq.w	800518e <HAL_TIM_ConfigClockSource+0x176>
 8005082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005086:	d87f      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 8005088:	2b70      	cmp	r3, #112	; 0x70
 800508a:	d01a      	beq.n	80050c2 <HAL_TIM_ConfigClockSource+0xaa>
 800508c:	2b70      	cmp	r3, #112	; 0x70
 800508e:	d87b      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 8005090:	2b60      	cmp	r3, #96	; 0x60
 8005092:	d050      	beq.n	8005136 <HAL_TIM_ConfigClockSource+0x11e>
 8005094:	2b60      	cmp	r3, #96	; 0x60
 8005096:	d877      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 8005098:	2b50      	cmp	r3, #80	; 0x50
 800509a:	d03c      	beq.n	8005116 <HAL_TIM_ConfigClockSource+0xfe>
 800509c:	2b50      	cmp	r3, #80	; 0x50
 800509e:	d873      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 80050a0:	2b40      	cmp	r3, #64	; 0x40
 80050a2:	d058      	beq.n	8005156 <HAL_TIM_ConfigClockSource+0x13e>
 80050a4:	2b40      	cmp	r3, #64	; 0x40
 80050a6:	d86f      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 80050a8:	2b30      	cmp	r3, #48	; 0x30
 80050aa:	d064      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x15e>
 80050ac:	2b30      	cmp	r3, #48	; 0x30
 80050ae:	d86b      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d060      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x15e>
 80050b4:	2b20      	cmp	r3, #32
 80050b6:	d867      	bhi.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d05c      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x15e>
 80050bc:	2b10      	cmp	r3, #16
 80050be:	d05a      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x15e>
 80050c0:	e062      	b.n	8005188 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	6899      	ldr	r1, [r3, #8]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f000 fc03 	bl	80058dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	609a      	str	r2, [r3, #8]
      break;
 80050ee:	e04f      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6818      	ldr	r0, [r3, #0]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	6899      	ldr	r1, [r3, #8]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	f000 fbec 	bl	80058dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689a      	ldr	r2, [r3, #8]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005112:	609a      	str	r2, [r3, #8]
      break;
 8005114:	e03c      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6818      	ldr	r0, [r3, #0]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	6859      	ldr	r1, [r3, #4]
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	461a      	mov	r2, r3
 8005124:	f000 fb60 	bl	80057e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2150      	movs	r1, #80	; 0x50
 800512e:	4618      	mov	r0, r3
 8005130:	f000 fbb9 	bl	80058a6 <TIM_ITRx_SetConfig>
      break;
 8005134:	e02c      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6859      	ldr	r1, [r3, #4]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	461a      	mov	r2, r3
 8005144:	f000 fb7f 	bl	8005846 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2160      	movs	r1, #96	; 0x60
 800514e:	4618      	mov	r0, r3
 8005150:	f000 fba9 	bl	80058a6 <TIM_ITRx_SetConfig>
      break;
 8005154:	e01c      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6818      	ldr	r0, [r3, #0]
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	6859      	ldr	r1, [r3, #4]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	461a      	mov	r2, r3
 8005164:	f000 fb40 	bl	80057e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2140      	movs	r1, #64	; 0x40
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fb99 	bl	80058a6 <TIM_ITRx_SetConfig>
      break;
 8005174:	e00c      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4619      	mov	r1, r3
 8005180:	4610      	mov	r0, r2
 8005182:	f000 fb90 	bl	80058a6 <TIM_ITRx_SetConfig>
      break;
 8005186:	e003      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	73fb      	strb	r3, [r7, #15]
      break;
 800518c:	e000      	b.n	8005190 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800518e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a32      	ldr	r2, [pc, #200]	; (8005288 <TIM_Base_SetConfig+0xdc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d007      	beq.n	80051d4 <TIM_Base_SetConfig+0x28>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ca:	d003      	beq.n	80051d4 <TIM_Base_SetConfig+0x28>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a2f      	ldr	r2, [pc, #188]	; (800528c <TIM_Base_SetConfig+0xe0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d108      	bne.n	80051e6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a27      	ldr	r2, [pc, #156]	; (8005288 <TIM_Base_SetConfig+0xdc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d013      	beq.n	8005216 <TIM_Base_SetConfig+0x6a>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f4:	d00f      	beq.n	8005216 <TIM_Base_SetConfig+0x6a>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a24      	ldr	r2, [pc, #144]	; (800528c <TIM_Base_SetConfig+0xe0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00b      	beq.n	8005216 <TIM_Base_SetConfig+0x6a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a23      	ldr	r2, [pc, #140]	; (8005290 <TIM_Base_SetConfig+0xe4>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <TIM_Base_SetConfig+0x6a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a22      	ldr	r2, [pc, #136]	; (8005294 <TIM_Base_SetConfig+0xe8>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d003      	beq.n	8005216 <TIM_Base_SetConfig+0x6a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a21      	ldr	r2, [pc, #132]	; (8005298 <TIM_Base_SetConfig+0xec>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d108      	bne.n	8005228 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800521c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4313      	orrs	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a0e      	ldr	r2, [pc, #56]	; (8005288 <TIM_Base_SetConfig+0xdc>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d00b      	beq.n	800526c <TIM_Base_SetConfig+0xc0>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a0e      	ldr	r2, [pc, #56]	; (8005290 <TIM_Base_SetConfig+0xe4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d007      	beq.n	800526c <TIM_Base_SetConfig+0xc0>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a0d      	ldr	r2, [pc, #52]	; (8005294 <TIM_Base_SetConfig+0xe8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d003      	beq.n	800526c <TIM_Base_SetConfig+0xc0>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a0c      	ldr	r2, [pc, #48]	; (8005298 <TIM_Base_SetConfig+0xec>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d103      	bne.n	8005274 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	691a      	ldr	r2, [r3, #16]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	615a      	str	r2, [r3, #20]
}
 800527a:	bf00      	nop
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	40012c00 	.word	0x40012c00
 800528c:	40000400 	.word	0x40000400
 8005290:	40014000 	.word	0x40014000
 8005294:	40014400 	.word	0x40014400
 8005298:	40014800 	.word	0x40014800

0800529c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800529c:	b480      	push	{r7}
 800529e:	b087      	sub	sp, #28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	f023 0201 	bic.w	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f023 0303 	bic.w	r3, r3, #3
 80052d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	4313      	orrs	r3, r2
 80052e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f023 0302 	bic.w	r3, r3, #2
 80052e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a28      	ldr	r2, [pc, #160]	; (8005398 <TIM_OC1_SetConfig+0xfc>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00b      	beq.n	8005314 <TIM_OC1_SetConfig+0x78>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a27      	ldr	r2, [pc, #156]	; (800539c <TIM_OC1_SetConfig+0x100>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d007      	beq.n	8005314 <TIM_OC1_SetConfig+0x78>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a26      	ldr	r2, [pc, #152]	; (80053a0 <TIM_OC1_SetConfig+0x104>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_OC1_SetConfig+0x78>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a25      	ldr	r2, [pc, #148]	; (80053a4 <TIM_OC1_SetConfig+0x108>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d10c      	bne.n	800532e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f023 0308 	bic.w	r3, r3, #8
 800531a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	4313      	orrs	r3, r2
 8005324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f023 0304 	bic.w	r3, r3, #4
 800532c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a19      	ldr	r2, [pc, #100]	; (8005398 <TIM_OC1_SetConfig+0xfc>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00b      	beq.n	800534e <TIM_OC1_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a18      	ldr	r2, [pc, #96]	; (800539c <TIM_OC1_SetConfig+0x100>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d007      	beq.n	800534e <TIM_OC1_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a17      	ldr	r2, [pc, #92]	; (80053a0 <TIM_OC1_SetConfig+0x104>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_OC1_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a16      	ldr	r2, [pc, #88]	; (80053a4 <TIM_OC1_SetConfig+0x108>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d111      	bne.n	8005372 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005354:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800535c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4313      	orrs	r3, r2
 8005370:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	621a      	str	r2, [r3, #32]
}
 800538c:	bf00      	nop
 800538e:	371c      	adds	r7, #28
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	40012c00 	.word	0x40012c00
 800539c:	40014000 	.word	0x40014000
 80053a0:	40014400 	.word	0x40014400
 80053a4:	40014800 	.word	0x40014800

080053a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	f023 0210 	bic.w	r2, r3, #16
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	021b      	lsls	r3, r3, #8
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f023 0320 	bic.w	r3, r3, #32
 80053f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	011b      	lsls	r3, r3, #4
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	4313      	orrs	r3, r2
 8005402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a24      	ldr	r2, [pc, #144]	; (8005498 <TIM_OC2_SetConfig+0xf0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d10d      	bne.n	8005428 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005426:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a1b      	ldr	r2, [pc, #108]	; (8005498 <TIM_OC2_SetConfig+0xf0>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00b      	beq.n	8005448 <TIM_OC2_SetConfig+0xa0>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a1a      	ldr	r2, [pc, #104]	; (800549c <TIM_OC2_SetConfig+0xf4>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d007      	beq.n	8005448 <TIM_OC2_SetConfig+0xa0>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a19      	ldr	r2, [pc, #100]	; (80054a0 <TIM_OC2_SetConfig+0xf8>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d003      	beq.n	8005448 <TIM_OC2_SetConfig+0xa0>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a18      	ldr	r2, [pc, #96]	; (80054a4 <TIM_OC2_SetConfig+0xfc>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d113      	bne.n	8005470 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800544e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005456:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	621a      	str	r2, [r3, #32]
}
 800548a:	bf00      	nop
 800548c:	371c      	adds	r7, #28
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40012c00 	.word	0x40012c00
 800549c:	40014000 	.word	0x40014000
 80054a0:	40014400 	.word	0x40014400
 80054a4:	40014800 	.word	0x40014800

080054a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	69db      	ldr	r3, [r3, #28]
 80054ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f023 0303 	bic.w	r3, r3, #3
 80054e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	021b      	lsls	r3, r3, #8
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a23      	ldr	r2, [pc, #140]	; (8005594 <TIM_OC3_SetConfig+0xec>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d10d      	bne.n	8005526 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005510:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	021b      	lsls	r3, r3, #8
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	4313      	orrs	r3, r2
 800551c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005524:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a1a      	ldr	r2, [pc, #104]	; (8005594 <TIM_OC3_SetConfig+0xec>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d00b      	beq.n	8005546 <TIM_OC3_SetConfig+0x9e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a19      	ldr	r2, [pc, #100]	; (8005598 <TIM_OC3_SetConfig+0xf0>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d007      	beq.n	8005546 <TIM_OC3_SetConfig+0x9e>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a18      	ldr	r2, [pc, #96]	; (800559c <TIM_OC3_SetConfig+0xf4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d003      	beq.n	8005546 <TIM_OC3_SetConfig+0x9e>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a17      	ldr	r2, [pc, #92]	; (80055a0 <TIM_OC3_SetConfig+0xf8>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d113      	bne.n	800556e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800554c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005554:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	4313      	orrs	r3, r2
 8005560:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	4313      	orrs	r3, r2
 800556c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	621a      	str	r2, [r3, #32]
}
 8005588:	bf00      	nop
 800558a:	371c      	adds	r7, #28
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr
 8005594:	40012c00 	.word	0x40012c00
 8005598:	40014000 	.word	0x40014000
 800559c:	40014400 	.word	0x40014400
 80055a0:	40014800 	.word	0x40014800

080055a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b087      	sub	sp, #28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	021b      	lsls	r3, r3, #8
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	031b      	lsls	r3, r3, #12
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a16      	ldr	r2, [pc, #88]	; (800565c <TIM_OC4_SetConfig+0xb8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00b      	beq.n	8005620 <TIM_OC4_SetConfig+0x7c>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a15      	ldr	r2, [pc, #84]	; (8005660 <TIM_OC4_SetConfig+0xbc>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d007      	beq.n	8005620 <TIM_OC4_SetConfig+0x7c>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a14      	ldr	r2, [pc, #80]	; (8005664 <TIM_OC4_SetConfig+0xc0>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <TIM_OC4_SetConfig+0x7c>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a13      	ldr	r2, [pc, #76]	; (8005668 <TIM_OC4_SetConfig+0xc4>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d109      	bne.n	8005634 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005626:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	019b      	lsls	r3, r3, #6
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	4313      	orrs	r3, r2
 8005632:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	621a      	str	r2, [r3, #32]
}
 800564e:	bf00      	nop
 8005650:	371c      	adds	r7, #28
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40014000 	.word	0x40014000
 8005664:	40014400 	.word	0x40014400
 8005668:	40014800 	.word	0x40014800

0800566c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800569a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800569e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80056b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	041b      	lsls	r3, r3, #16
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a15      	ldr	r2, [pc, #84]	; (8005718 <TIM_OC5_SetConfig+0xac>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_OC5_SetConfig+0x72>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a14      	ldr	r2, [pc, #80]	; (800571c <TIM_OC5_SetConfig+0xb0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_OC5_SetConfig+0x72>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a13      	ldr	r2, [pc, #76]	; (8005720 <TIM_OC5_SetConfig+0xb4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_OC5_SetConfig+0x72>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a12      	ldr	r2, [pc, #72]	; (8005724 <TIM_OC5_SetConfig+0xb8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d109      	bne.n	80056f2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	021b      	lsls	r3, r3, #8
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	621a      	str	r2, [r3, #32]
}
 800570c:	bf00      	nop
 800570e:	371c      	adds	r7, #28
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr
 8005718:	40012c00 	.word	0x40012c00
 800571c:	40014000 	.word	0x40014000
 8005720:	40014400 	.word	0x40014400
 8005724:	40014800 	.word	0x40014800

08005728 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005728:	b480      	push	{r7}
 800572a:	b087      	sub	sp, #28
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800574e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005756:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800575a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	021b      	lsls	r3, r3, #8
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	4313      	orrs	r3, r2
 8005766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800576e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	051b      	lsls	r3, r3, #20
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4313      	orrs	r3, r2
 800577a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a16      	ldr	r2, [pc, #88]	; (80057d8 <TIM_OC6_SetConfig+0xb0>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d00b      	beq.n	800579c <TIM_OC6_SetConfig+0x74>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a15      	ldr	r2, [pc, #84]	; (80057dc <TIM_OC6_SetConfig+0xb4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d007      	beq.n	800579c <TIM_OC6_SetConfig+0x74>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a14      	ldr	r2, [pc, #80]	; (80057e0 <TIM_OC6_SetConfig+0xb8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d003      	beq.n	800579c <TIM_OC6_SetConfig+0x74>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a13      	ldr	r2, [pc, #76]	; (80057e4 <TIM_OC6_SetConfig+0xbc>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d109      	bne.n	80057b0 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	029b      	lsls	r3, r3, #10
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	621a      	str	r2, [r3, #32]
}
 80057ca:	bf00      	nop
 80057cc:	371c      	adds	r7, #28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	40012c00 	.word	0x40012c00
 80057dc:	40014000 	.word	0x40014000
 80057e0:	40014400 	.word	0x40014400
 80057e4:	40014800 	.word	0x40014800

080057e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	f023 0201 	bic.w	r2, r3, #1
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	011b      	lsls	r3, r3, #4
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	4313      	orrs	r3, r2
 800581c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f023 030a 	bic.w	r3, r3, #10
 8005824:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	621a      	str	r2, [r3, #32]
}
 800583a:	bf00      	nop
 800583c:	371c      	adds	r7, #28
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005846:	b480      	push	{r7}
 8005848:	b087      	sub	sp, #28
 800584a:	af00      	add	r7, sp, #0
 800584c:	60f8      	str	r0, [r7, #12]
 800584e:	60b9      	str	r1, [r7, #8]
 8005850:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	f023 0210 	bic.w	r2, r3, #16
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005870:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	031b      	lsls	r3, r3, #12
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	4313      	orrs	r3, r2
 800587a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005882:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	011b      	lsls	r3, r3, #4
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	bf00      	nop
 800589c:	371c      	adds	r7, #28
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b085      	sub	sp, #20
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f043 0307 	orr.w	r3, r3, #7
 80058c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	609a      	str	r2, [r3, #8]
}
 80058d0:	bf00      	nop
 80058d2:	3714      	adds	r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058dc:	b480      	push	{r7}
 80058de:	b087      	sub	sp, #28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
 80058e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	021a      	lsls	r2, r3, #8
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	431a      	orrs	r2, r3
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	4313      	orrs	r3, r2
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	4313      	orrs	r3, r2
 8005908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	609a      	str	r2, [r3, #8]
}
 8005910:	bf00      	nop
 8005912:	371c      	adds	r7, #28
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800591c:	b480      	push	{r7}
 800591e:	b087      	sub	sp, #28
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	f003 031f 	and.w	r3, r3, #31
 800592e:	2201      	movs	r2, #1
 8005930:	fa02 f303 	lsl.w	r3, r2, r3
 8005934:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6a1a      	ldr	r2, [r3, #32]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	43db      	mvns	r3, r3
 800593e:	401a      	ands	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6a1a      	ldr	r2, [r3, #32]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f003 031f 	and.w	r3, r3, #31
 800594e:	6879      	ldr	r1, [r7, #4]
 8005950:	fa01 f303 	lsl.w	r3, r1, r3
 8005954:	431a      	orrs	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	621a      	str	r2, [r3, #32]
}
 800595a:	bf00      	nop
 800595c:	371c      	adds	r7, #28
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
	...

08005968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800597c:	2302      	movs	r3, #2
 800597e:	e054      	b.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a24      	ldr	r2, [pc, #144]	; (8005a38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d108      	bne.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80059b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a17      	ldr	r2, [pc, #92]	; (8005a38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00e      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059e8:	d009      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a13      	ldr	r2, [pc, #76]	; (8005a3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d004      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a11      	ldr	r2, [pc, #68]	; (8005a40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d10c      	bne.n	8005a18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3714      	adds	r7, #20
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	40012c00 	.word	0x40012c00
 8005a3c:	40000400 	.word	0x40000400
 8005a40:	40014000 	.word	0x40014000

08005a44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e060      	b.n	8005b22 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	699b      	ldr	r3, [r3, #24]
 8005ad4:	041b      	lsls	r3, r3, #16
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a14      	ldr	r2, [pc, #80]	; (8005b30 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d115      	bne.n	8005b10 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aee:	051b      	lsls	r3, r3, #20
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3714      	adds	r7, #20
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	40012c00 	.word	0x40012c00

08005b34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e040      	b.n	8005bc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d106      	bne.n	8005b5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7fb ffc0 	bl	8001adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2224      	movs	r2, #36	; 0x24
 8005b60:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0201 	bic.w	r2, r2, #1
 8005b70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f82c 	bl	8005bd0 <UART_SetConfig>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d101      	bne.n	8005b82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e022      	b.n	8005bc8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f956 	bl	8005e3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685a      	ldr	r2, [r3, #4]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689a      	ldr	r2, [r3, #8]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f9dd 	bl	8005f80 <UART_CheckIdleState>
 8005bc6:	4603      	mov	r3, r0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3708      	adds	r7, #8
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	431a      	orrs	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	4b8a      	ldr	r3, [pc, #552]	; (8005e24 <UART_SetConfig+0x254>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	6812      	ldr	r2, [r2, #0]
 8005c02:	6979      	ldr	r1, [r7, #20]
 8005c04:	430b      	orrs	r3, r1
 8005c06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a78      	ldr	r2, [pc, #480]	; (8005e28 <UART_SetConfig+0x258>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d120      	bne.n	8005c8e <UART_SetConfig+0xbe>
 8005c4c:	4b77      	ldr	r3, [pc, #476]	; (8005e2c <UART_SetConfig+0x25c>)
 8005c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c50:	f003 0303 	and.w	r3, r3, #3
 8005c54:	2b03      	cmp	r3, #3
 8005c56:	d817      	bhi.n	8005c88 <UART_SetConfig+0xb8>
 8005c58:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <UART_SetConfig+0x90>)
 8005c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5e:	bf00      	nop
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c7d 	.word	0x08005c7d
 8005c68:	08005c83 	.word	0x08005c83
 8005c6c:	08005c77 	.word	0x08005c77
 8005c70:	2300      	movs	r3, #0
 8005c72:	77fb      	strb	r3, [r7, #31]
 8005c74:	e01d      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005c76:	2302      	movs	r3, #2
 8005c78:	77fb      	strb	r3, [r7, #31]
 8005c7a:	e01a      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	77fb      	strb	r3, [r7, #31]
 8005c80:	e017      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005c82:	2308      	movs	r3, #8
 8005c84:	77fb      	strb	r3, [r7, #31]
 8005c86:	e014      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005c88:	2310      	movs	r3, #16
 8005c8a:	77fb      	strb	r3, [r7, #31]
 8005c8c:	e011      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a67      	ldr	r2, [pc, #412]	; (8005e30 <UART_SetConfig+0x260>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d102      	bne.n	8005c9e <UART_SetConfig+0xce>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	77fb      	strb	r3, [r7, #31]
 8005c9c:	e009      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a64      	ldr	r2, [pc, #400]	; (8005e34 <UART_SetConfig+0x264>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d102      	bne.n	8005cae <UART_SetConfig+0xde>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	77fb      	strb	r3, [r7, #31]
 8005cac:	e001      	b.n	8005cb2 <UART_SetConfig+0xe2>
 8005cae:	2310      	movs	r3, #16
 8005cb0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cba:	d15b      	bne.n	8005d74 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8005cbc:	7ffb      	ldrb	r3, [r7, #31]
 8005cbe:	2b08      	cmp	r3, #8
 8005cc0:	d827      	bhi.n	8005d12 <UART_SetConfig+0x142>
 8005cc2:	a201      	add	r2, pc, #4	; (adr r2, 8005cc8 <UART_SetConfig+0xf8>)
 8005cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc8:	08005ced 	.word	0x08005ced
 8005ccc:	08005cf5 	.word	0x08005cf5
 8005cd0:	08005cfd 	.word	0x08005cfd
 8005cd4:	08005d13 	.word	0x08005d13
 8005cd8:	08005d03 	.word	0x08005d03
 8005cdc:	08005d13 	.word	0x08005d13
 8005ce0:	08005d13 	.word	0x08005d13
 8005ce4:	08005d13 	.word	0x08005d13
 8005ce8:	08005d0b 	.word	0x08005d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cec:	f7fe fd1c 	bl	8004728 <HAL_RCC_GetPCLK1Freq>
 8005cf0:	61b8      	str	r0, [r7, #24]
        break;
 8005cf2:	e013      	b.n	8005d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cf4:	f7fe fd3a 	bl	800476c <HAL_RCC_GetPCLK2Freq>
 8005cf8:	61b8      	str	r0, [r7, #24]
        break;
 8005cfa:	e00f      	b.n	8005d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cfc:	4b4e      	ldr	r3, [pc, #312]	; (8005e38 <UART_SetConfig+0x268>)
 8005cfe:	61bb      	str	r3, [r7, #24]
        break;
 8005d00:	e00c      	b.n	8005d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d02:	f7fe fc9b 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8005d06:	61b8      	str	r0, [r7, #24]
        break;
 8005d08:	e008      	b.n	8005d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d0e:	61bb      	str	r3, [r7, #24]
        break;
 8005d10:	e004      	b.n	8005d1c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	77bb      	strb	r3, [r7, #30]
        break;
 8005d1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d074      	beq.n	8005e0c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	005a      	lsls	r2, r3, #1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	085b      	lsrs	r3, r3, #1
 8005d2c:	441a      	add	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	2b0f      	cmp	r3, #15
 8005d3e:	d916      	bls.n	8005d6e <UART_SetConfig+0x19e>
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d46:	d212      	bcs.n	8005d6e <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	f023 030f 	bic.w	r3, r3, #15
 8005d50:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	085b      	lsrs	r3, r3, #1
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	f003 0307 	and.w	r3, r3, #7
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	89fb      	ldrh	r3, [r7, #14]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	89fa      	ldrh	r2, [r7, #14]
 8005d6a:	60da      	str	r2, [r3, #12]
 8005d6c:	e04e      	b.n	8005e0c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	77bb      	strb	r3, [r7, #30]
 8005d72:	e04b      	b.n	8005e0c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d74:	7ffb      	ldrb	r3, [r7, #31]
 8005d76:	2b08      	cmp	r3, #8
 8005d78:	d827      	bhi.n	8005dca <UART_SetConfig+0x1fa>
 8005d7a:	a201      	add	r2, pc, #4	; (adr r2, 8005d80 <UART_SetConfig+0x1b0>)
 8005d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d80:	08005da5 	.word	0x08005da5
 8005d84:	08005dad 	.word	0x08005dad
 8005d88:	08005db5 	.word	0x08005db5
 8005d8c:	08005dcb 	.word	0x08005dcb
 8005d90:	08005dbb 	.word	0x08005dbb
 8005d94:	08005dcb 	.word	0x08005dcb
 8005d98:	08005dcb 	.word	0x08005dcb
 8005d9c:	08005dcb 	.word	0x08005dcb
 8005da0:	08005dc3 	.word	0x08005dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005da4:	f7fe fcc0 	bl	8004728 <HAL_RCC_GetPCLK1Freq>
 8005da8:	61b8      	str	r0, [r7, #24]
        break;
 8005daa:	e013      	b.n	8005dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dac:	f7fe fcde 	bl	800476c <HAL_RCC_GetPCLK2Freq>
 8005db0:	61b8      	str	r0, [r7, #24]
        break;
 8005db2:	e00f      	b.n	8005dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005db4:	4b20      	ldr	r3, [pc, #128]	; (8005e38 <UART_SetConfig+0x268>)
 8005db6:	61bb      	str	r3, [r7, #24]
        break;
 8005db8:	e00c      	b.n	8005dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dba:	f7fe fc3f 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8005dbe:	61b8      	str	r0, [r7, #24]
        break;
 8005dc0:	e008      	b.n	8005dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dc6:	61bb      	str	r3, [r7, #24]
        break;
 8005dc8:	e004      	b.n	8005dd4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	77bb      	strb	r3, [r7, #30]
        break;
 8005dd2:	bf00      	nop
    }

    if (pclk != 0U)
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d018      	beq.n	8005e0c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	085a      	lsrs	r2, r3, #1
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	441a      	add	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	2b0f      	cmp	r3, #15
 8005df4:	d908      	bls.n	8005e08 <UART_SetConfig+0x238>
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dfc:	d204      	bcs.n	8005e08 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	60da      	str	r2, [r3, #12]
 8005e06:	e001      	b.n	8005e0c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005e18:	7fbb      	ldrb	r3, [r7, #30]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3720      	adds	r7, #32
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	efff69f3 	.word	0xefff69f3
 8005e28:	40013800 	.word	0x40013800
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	40004400 	.word	0x40004400
 8005e34:	40004800 	.word	0x40004800
 8005e38:	007a1200 	.word	0x007a1200

08005e3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e48:	f003 0301 	and.w	r3, r3, #1
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00a      	beq.n	8005e66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00a      	beq.n	8005eaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eae:	f003 0308 	and.w	r3, r3, #8
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00a      	beq.n	8005ecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	f003 0310 	and.w	r3, r3, #16
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00a      	beq.n	8005eee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00a      	beq.n	8005f10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d01a      	beq.n	8005f52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f3a:	d10a      	bne.n	8005f52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00a      	beq.n	8005f74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	430a      	orrs	r2, r1
 8005f72:	605a      	str	r2, [r3, #4]
  }
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b086      	sub	sp, #24
 8005f84:	af02      	add	r7, sp, #8
 8005f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f90:	f7fb ff6e 	bl	8001e70 <HAL_GetTick>
 8005f94:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0308 	and.w	r3, r3, #8
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d10e      	bne.n	8005fc2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fa4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 f82d 	bl	8006012 <UART_WaitOnFlagUntilTimeout>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e023      	b.n	800600a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0304 	and.w	r3, r3, #4
 8005fcc:	2b04      	cmp	r3, #4
 8005fce:	d10e      	bne.n	8005fee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f817 	bl	8006012 <UART_WaitOnFlagUntilTimeout>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d001      	beq.n	8005fee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e00d      	b.n	800600a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b09c      	sub	sp, #112	; 0x70
 8006016:	af00      	add	r7, sp, #0
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	603b      	str	r3, [r7, #0]
 800601e:	4613      	mov	r3, r2
 8006020:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006022:	e0a5      	b.n	8006170 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006024:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602a:	f000 80a1 	beq.w	8006170 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800602e:	f7fb ff1f 	bl	8001e70 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800603a:	429a      	cmp	r2, r3
 800603c:	d302      	bcc.n	8006044 <UART_WaitOnFlagUntilTimeout+0x32>
 800603e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006040:	2b00      	cmp	r3, #0
 8006042:	d13e      	bne.n	80060c2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006054:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006058:	667b      	str	r3, [r7, #100]	; 0x64
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	461a      	mov	r2, r3
 8006060:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006062:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006064:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006066:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006068:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800606a:	e841 2300 	strex	r3, r2, [r1]
 800606e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006070:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e6      	bne.n	8006044 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	3308      	adds	r3, #8
 800607c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006080:	e853 3f00 	ldrex	r3, [r3]
 8006084:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006088:	f023 0301 	bic.w	r3, r3, #1
 800608c:	663b      	str	r3, [r7, #96]	; 0x60
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	3308      	adds	r3, #8
 8006094:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006096:	64ba      	str	r2, [r7, #72]	; 0x48
 8006098:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800609c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80060a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e5      	bne.n	8006076 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e067      	b.n	8006192 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0304 	and.w	r3, r3, #4
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d04f      	beq.n	8006170 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	69db      	ldr	r3, [r3, #28]
 80060d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060de:	d147      	bne.n	8006170 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f2:	e853 3f00 	ldrex	r3, [r3]
 80060f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80060fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	461a      	mov	r2, r3
 8006106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006108:	637b      	str	r3, [r7, #52]	; 0x34
 800610a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800610e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006110:	e841 2300 	strex	r3, r2, [r1]
 8006114:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1e6      	bne.n	80060ea <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3308      	adds	r3, #8
 8006122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	e853 3f00 	ldrex	r3, [r3]
 800612a:	613b      	str	r3, [r7, #16]
   return(result);
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	f023 0301 	bic.w	r3, r3, #1
 8006132:	66bb      	str	r3, [r7, #104]	; 0x68
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	3308      	adds	r3, #8
 800613a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800613c:	623a      	str	r2, [r7, #32]
 800613e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006140:	69f9      	ldr	r1, [r7, #28]
 8006142:	6a3a      	ldr	r2, [r7, #32]
 8006144:	e841 2300 	strex	r3, r2, [r1]
 8006148:	61bb      	str	r3, [r7, #24]
   return(result);
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1e5      	bne.n	800611c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2220      	movs	r2, #32
 8006154:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2220      	movs	r2, #32
 800615a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2220      	movs	r2, #32
 8006160:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e010      	b.n	8006192 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	69da      	ldr	r2, [r3, #28]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	4013      	ands	r3, r2
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	429a      	cmp	r2, r3
 800617e:	bf0c      	ite	eq
 8006180:	2301      	moveq	r3, #1
 8006182:	2300      	movne	r3, #0
 8006184:	b2db      	uxtb	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	429a      	cmp	r2, r3
 800618c:	f43f af4a 	beq.w	8006024 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3770      	adds	r7, #112	; 0x70
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <__errno>:
 800619c:	4b01      	ldr	r3, [pc, #4]	; (80061a4 <__errno+0x8>)
 800619e:	6818      	ldr	r0, [r3, #0]
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	20000010 	.word	0x20000010

080061a8 <__libc_init_array>:
 80061a8:	b570      	push	{r4, r5, r6, lr}
 80061aa:	4d0d      	ldr	r5, [pc, #52]	; (80061e0 <__libc_init_array+0x38>)
 80061ac:	4c0d      	ldr	r4, [pc, #52]	; (80061e4 <__libc_init_array+0x3c>)
 80061ae:	1b64      	subs	r4, r4, r5
 80061b0:	10a4      	asrs	r4, r4, #2
 80061b2:	2600      	movs	r6, #0
 80061b4:	42a6      	cmp	r6, r4
 80061b6:	d109      	bne.n	80061cc <__libc_init_array+0x24>
 80061b8:	4d0b      	ldr	r5, [pc, #44]	; (80061e8 <__libc_init_array+0x40>)
 80061ba:	4c0c      	ldr	r4, [pc, #48]	; (80061ec <__libc_init_array+0x44>)
 80061bc:	f005 fec2 	bl	800bf44 <_init>
 80061c0:	1b64      	subs	r4, r4, r5
 80061c2:	10a4      	asrs	r4, r4, #2
 80061c4:	2600      	movs	r6, #0
 80061c6:	42a6      	cmp	r6, r4
 80061c8:	d105      	bne.n	80061d6 <__libc_init_array+0x2e>
 80061ca:	bd70      	pop	{r4, r5, r6, pc}
 80061cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80061d0:	4798      	blx	r3
 80061d2:	3601      	adds	r6, #1
 80061d4:	e7ee      	b.n	80061b4 <__libc_init_array+0xc>
 80061d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80061da:	4798      	blx	r3
 80061dc:	3601      	adds	r6, #1
 80061de:	e7f2      	b.n	80061c6 <__libc_init_array+0x1e>
 80061e0:	0800c844 	.word	0x0800c844
 80061e4:	0800c844 	.word	0x0800c844
 80061e8:	0800c844 	.word	0x0800c844
 80061ec:	0800c848 	.word	0x0800c848

080061f0 <memset>:
 80061f0:	4402      	add	r2, r0
 80061f2:	4603      	mov	r3, r0
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d100      	bne.n	80061fa <memset+0xa>
 80061f8:	4770      	bx	lr
 80061fa:	f803 1b01 	strb.w	r1, [r3], #1
 80061fe:	e7f9      	b.n	80061f4 <memset+0x4>

08006200 <__cvt>:
 8006200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006204:	ec55 4b10 	vmov	r4, r5, d0
 8006208:	2d00      	cmp	r5, #0
 800620a:	460e      	mov	r6, r1
 800620c:	4619      	mov	r1, r3
 800620e:	462b      	mov	r3, r5
 8006210:	bfbb      	ittet	lt
 8006212:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006216:	461d      	movlt	r5, r3
 8006218:	2300      	movge	r3, #0
 800621a:	232d      	movlt	r3, #45	; 0x2d
 800621c:	700b      	strb	r3, [r1, #0]
 800621e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006220:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006224:	4691      	mov	r9, r2
 8006226:	f023 0820 	bic.w	r8, r3, #32
 800622a:	bfbc      	itt	lt
 800622c:	4622      	movlt	r2, r4
 800622e:	4614      	movlt	r4, r2
 8006230:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006234:	d005      	beq.n	8006242 <__cvt+0x42>
 8006236:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800623a:	d100      	bne.n	800623e <__cvt+0x3e>
 800623c:	3601      	adds	r6, #1
 800623e:	2102      	movs	r1, #2
 8006240:	e000      	b.n	8006244 <__cvt+0x44>
 8006242:	2103      	movs	r1, #3
 8006244:	ab03      	add	r3, sp, #12
 8006246:	9301      	str	r3, [sp, #4]
 8006248:	ab02      	add	r3, sp, #8
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	ec45 4b10 	vmov	d0, r4, r5
 8006250:	4653      	mov	r3, sl
 8006252:	4632      	mov	r2, r6
 8006254:	f001 fdac 	bl	8007db0 <_dtoa_r>
 8006258:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800625c:	4607      	mov	r7, r0
 800625e:	d102      	bne.n	8006266 <__cvt+0x66>
 8006260:	f019 0f01 	tst.w	r9, #1
 8006264:	d022      	beq.n	80062ac <__cvt+0xac>
 8006266:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800626a:	eb07 0906 	add.w	r9, r7, r6
 800626e:	d110      	bne.n	8006292 <__cvt+0x92>
 8006270:	783b      	ldrb	r3, [r7, #0]
 8006272:	2b30      	cmp	r3, #48	; 0x30
 8006274:	d10a      	bne.n	800628c <__cvt+0x8c>
 8006276:	2200      	movs	r2, #0
 8006278:	2300      	movs	r3, #0
 800627a:	4620      	mov	r0, r4
 800627c:	4629      	mov	r1, r5
 800627e:	f7fa fc23 	bl	8000ac8 <__aeabi_dcmpeq>
 8006282:	b918      	cbnz	r0, 800628c <__cvt+0x8c>
 8006284:	f1c6 0601 	rsb	r6, r6, #1
 8006288:	f8ca 6000 	str.w	r6, [sl]
 800628c:	f8da 3000 	ldr.w	r3, [sl]
 8006290:	4499      	add	r9, r3
 8006292:	2200      	movs	r2, #0
 8006294:	2300      	movs	r3, #0
 8006296:	4620      	mov	r0, r4
 8006298:	4629      	mov	r1, r5
 800629a:	f7fa fc15 	bl	8000ac8 <__aeabi_dcmpeq>
 800629e:	b108      	cbz	r0, 80062a4 <__cvt+0xa4>
 80062a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80062a4:	2230      	movs	r2, #48	; 0x30
 80062a6:	9b03      	ldr	r3, [sp, #12]
 80062a8:	454b      	cmp	r3, r9
 80062aa:	d307      	bcc.n	80062bc <__cvt+0xbc>
 80062ac:	9b03      	ldr	r3, [sp, #12]
 80062ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062b0:	1bdb      	subs	r3, r3, r7
 80062b2:	4638      	mov	r0, r7
 80062b4:	6013      	str	r3, [r2, #0]
 80062b6:	b004      	add	sp, #16
 80062b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062bc:	1c59      	adds	r1, r3, #1
 80062be:	9103      	str	r1, [sp, #12]
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	e7f0      	b.n	80062a6 <__cvt+0xa6>

080062c4 <__exponent>:
 80062c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062c6:	4603      	mov	r3, r0
 80062c8:	2900      	cmp	r1, #0
 80062ca:	bfb8      	it	lt
 80062cc:	4249      	neglt	r1, r1
 80062ce:	f803 2b02 	strb.w	r2, [r3], #2
 80062d2:	bfb4      	ite	lt
 80062d4:	222d      	movlt	r2, #45	; 0x2d
 80062d6:	222b      	movge	r2, #43	; 0x2b
 80062d8:	2909      	cmp	r1, #9
 80062da:	7042      	strb	r2, [r0, #1]
 80062dc:	dd2a      	ble.n	8006334 <__exponent+0x70>
 80062de:	f10d 0407 	add.w	r4, sp, #7
 80062e2:	46a4      	mov	ip, r4
 80062e4:	270a      	movs	r7, #10
 80062e6:	46a6      	mov	lr, r4
 80062e8:	460a      	mov	r2, r1
 80062ea:	fb91 f6f7 	sdiv	r6, r1, r7
 80062ee:	fb07 1516 	mls	r5, r7, r6, r1
 80062f2:	3530      	adds	r5, #48	; 0x30
 80062f4:	2a63      	cmp	r2, #99	; 0x63
 80062f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80062fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80062fe:	4631      	mov	r1, r6
 8006300:	dcf1      	bgt.n	80062e6 <__exponent+0x22>
 8006302:	3130      	adds	r1, #48	; 0x30
 8006304:	f1ae 0502 	sub.w	r5, lr, #2
 8006308:	f804 1c01 	strb.w	r1, [r4, #-1]
 800630c:	1c44      	adds	r4, r0, #1
 800630e:	4629      	mov	r1, r5
 8006310:	4561      	cmp	r1, ip
 8006312:	d30a      	bcc.n	800632a <__exponent+0x66>
 8006314:	f10d 0209 	add.w	r2, sp, #9
 8006318:	eba2 020e 	sub.w	r2, r2, lr
 800631c:	4565      	cmp	r5, ip
 800631e:	bf88      	it	hi
 8006320:	2200      	movhi	r2, #0
 8006322:	4413      	add	r3, r2
 8006324:	1a18      	subs	r0, r3, r0
 8006326:	b003      	add	sp, #12
 8006328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800632a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800632e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006332:	e7ed      	b.n	8006310 <__exponent+0x4c>
 8006334:	2330      	movs	r3, #48	; 0x30
 8006336:	3130      	adds	r1, #48	; 0x30
 8006338:	7083      	strb	r3, [r0, #2]
 800633a:	70c1      	strb	r1, [r0, #3]
 800633c:	1d03      	adds	r3, r0, #4
 800633e:	e7f1      	b.n	8006324 <__exponent+0x60>

08006340 <_printf_float>:
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	ed2d 8b02 	vpush	{d8}
 8006348:	b08d      	sub	sp, #52	; 0x34
 800634a:	460c      	mov	r4, r1
 800634c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006350:	4616      	mov	r6, r2
 8006352:	461f      	mov	r7, r3
 8006354:	4605      	mov	r5, r0
 8006356:	f002 fe89 	bl	800906c <_localeconv_r>
 800635a:	f8d0 a000 	ldr.w	sl, [r0]
 800635e:	4650      	mov	r0, sl
 8006360:	f7f9 ff36 	bl	80001d0 <strlen>
 8006364:	2300      	movs	r3, #0
 8006366:	930a      	str	r3, [sp, #40]	; 0x28
 8006368:	6823      	ldr	r3, [r4, #0]
 800636a:	9305      	str	r3, [sp, #20]
 800636c:	f8d8 3000 	ldr.w	r3, [r8]
 8006370:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006374:	3307      	adds	r3, #7
 8006376:	f023 0307 	bic.w	r3, r3, #7
 800637a:	f103 0208 	add.w	r2, r3, #8
 800637e:	f8c8 2000 	str.w	r2, [r8]
 8006382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006386:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800638a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800638e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006392:	9307      	str	r3, [sp, #28]
 8006394:	f8cd 8018 	str.w	r8, [sp, #24]
 8006398:	ee08 0a10 	vmov	s16, r0
 800639c:	4b9f      	ldr	r3, [pc, #636]	; (800661c <_printf_float+0x2dc>)
 800639e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063a2:	f04f 32ff 	mov.w	r2, #4294967295
 80063a6:	f7fa fbc1 	bl	8000b2c <__aeabi_dcmpun>
 80063aa:	bb88      	cbnz	r0, 8006410 <_printf_float+0xd0>
 80063ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063b0:	4b9a      	ldr	r3, [pc, #616]	; (800661c <_printf_float+0x2dc>)
 80063b2:	f04f 32ff 	mov.w	r2, #4294967295
 80063b6:	f7fa fb9b 	bl	8000af0 <__aeabi_dcmple>
 80063ba:	bb48      	cbnz	r0, 8006410 <_printf_float+0xd0>
 80063bc:	2200      	movs	r2, #0
 80063be:	2300      	movs	r3, #0
 80063c0:	4640      	mov	r0, r8
 80063c2:	4649      	mov	r1, r9
 80063c4:	f7fa fb8a 	bl	8000adc <__aeabi_dcmplt>
 80063c8:	b110      	cbz	r0, 80063d0 <_printf_float+0x90>
 80063ca:	232d      	movs	r3, #45	; 0x2d
 80063cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063d0:	4b93      	ldr	r3, [pc, #588]	; (8006620 <_printf_float+0x2e0>)
 80063d2:	4894      	ldr	r0, [pc, #592]	; (8006624 <_printf_float+0x2e4>)
 80063d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80063d8:	bf94      	ite	ls
 80063da:	4698      	movls	r8, r3
 80063dc:	4680      	movhi	r8, r0
 80063de:	2303      	movs	r3, #3
 80063e0:	6123      	str	r3, [r4, #16]
 80063e2:	9b05      	ldr	r3, [sp, #20]
 80063e4:	f023 0204 	bic.w	r2, r3, #4
 80063e8:	6022      	str	r2, [r4, #0]
 80063ea:	f04f 0900 	mov.w	r9, #0
 80063ee:	9700      	str	r7, [sp, #0]
 80063f0:	4633      	mov	r3, r6
 80063f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80063f4:	4621      	mov	r1, r4
 80063f6:	4628      	mov	r0, r5
 80063f8:	f000 f9d8 	bl	80067ac <_printf_common>
 80063fc:	3001      	adds	r0, #1
 80063fe:	f040 8090 	bne.w	8006522 <_printf_float+0x1e2>
 8006402:	f04f 30ff 	mov.w	r0, #4294967295
 8006406:	b00d      	add	sp, #52	; 0x34
 8006408:	ecbd 8b02 	vpop	{d8}
 800640c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006410:	4642      	mov	r2, r8
 8006412:	464b      	mov	r3, r9
 8006414:	4640      	mov	r0, r8
 8006416:	4649      	mov	r1, r9
 8006418:	f7fa fb88 	bl	8000b2c <__aeabi_dcmpun>
 800641c:	b140      	cbz	r0, 8006430 <_printf_float+0xf0>
 800641e:	464b      	mov	r3, r9
 8006420:	2b00      	cmp	r3, #0
 8006422:	bfbc      	itt	lt
 8006424:	232d      	movlt	r3, #45	; 0x2d
 8006426:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800642a:	487f      	ldr	r0, [pc, #508]	; (8006628 <_printf_float+0x2e8>)
 800642c:	4b7f      	ldr	r3, [pc, #508]	; (800662c <_printf_float+0x2ec>)
 800642e:	e7d1      	b.n	80063d4 <_printf_float+0x94>
 8006430:	6863      	ldr	r3, [r4, #4]
 8006432:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006436:	9206      	str	r2, [sp, #24]
 8006438:	1c5a      	adds	r2, r3, #1
 800643a:	d13f      	bne.n	80064bc <_printf_float+0x17c>
 800643c:	2306      	movs	r3, #6
 800643e:	6063      	str	r3, [r4, #4]
 8006440:	9b05      	ldr	r3, [sp, #20]
 8006442:	6861      	ldr	r1, [r4, #4]
 8006444:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006448:	2300      	movs	r3, #0
 800644a:	9303      	str	r3, [sp, #12]
 800644c:	ab0a      	add	r3, sp, #40	; 0x28
 800644e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006452:	ab09      	add	r3, sp, #36	; 0x24
 8006454:	ec49 8b10 	vmov	d0, r8, r9
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	6022      	str	r2, [r4, #0]
 800645c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006460:	4628      	mov	r0, r5
 8006462:	f7ff fecd 	bl	8006200 <__cvt>
 8006466:	9b06      	ldr	r3, [sp, #24]
 8006468:	9909      	ldr	r1, [sp, #36]	; 0x24
 800646a:	2b47      	cmp	r3, #71	; 0x47
 800646c:	4680      	mov	r8, r0
 800646e:	d108      	bne.n	8006482 <_printf_float+0x142>
 8006470:	1cc8      	adds	r0, r1, #3
 8006472:	db02      	blt.n	800647a <_printf_float+0x13a>
 8006474:	6863      	ldr	r3, [r4, #4]
 8006476:	4299      	cmp	r1, r3
 8006478:	dd41      	ble.n	80064fe <_printf_float+0x1be>
 800647a:	f1ab 0b02 	sub.w	fp, fp, #2
 800647e:	fa5f fb8b 	uxtb.w	fp, fp
 8006482:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006486:	d820      	bhi.n	80064ca <_printf_float+0x18a>
 8006488:	3901      	subs	r1, #1
 800648a:	465a      	mov	r2, fp
 800648c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006490:	9109      	str	r1, [sp, #36]	; 0x24
 8006492:	f7ff ff17 	bl	80062c4 <__exponent>
 8006496:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006498:	1813      	adds	r3, r2, r0
 800649a:	2a01      	cmp	r2, #1
 800649c:	4681      	mov	r9, r0
 800649e:	6123      	str	r3, [r4, #16]
 80064a0:	dc02      	bgt.n	80064a8 <_printf_float+0x168>
 80064a2:	6822      	ldr	r2, [r4, #0]
 80064a4:	07d2      	lsls	r2, r2, #31
 80064a6:	d501      	bpl.n	80064ac <_printf_float+0x16c>
 80064a8:	3301      	adds	r3, #1
 80064aa:	6123      	str	r3, [r4, #16]
 80064ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d09c      	beq.n	80063ee <_printf_float+0xae>
 80064b4:	232d      	movs	r3, #45	; 0x2d
 80064b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064ba:	e798      	b.n	80063ee <_printf_float+0xae>
 80064bc:	9a06      	ldr	r2, [sp, #24]
 80064be:	2a47      	cmp	r2, #71	; 0x47
 80064c0:	d1be      	bne.n	8006440 <_printf_float+0x100>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1bc      	bne.n	8006440 <_printf_float+0x100>
 80064c6:	2301      	movs	r3, #1
 80064c8:	e7b9      	b.n	800643e <_printf_float+0xfe>
 80064ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80064ce:	d118      	bne.n	8006502 <_printf_float+0x1c2>
 80064d0:	2900      	cmp	r1, #0
 80064d2:	6863      	ldr	r3, [r4, #4]
 80064d4:	dd0b      	ble.n	80064ee <_printf_float+0x1ae>
 80064d6:	6121      	str	r1, [r4, #16]
 80064d8:	b913      	cbnz	r3, 80064e0 <_printf_float+0x1a0>
 80064da:	6822      	ldr	r2, [r4, #0]
 80064dc:	07d0      	lsls	r0, r2, #31
 80064de:	d502      	bpl.n	80064e6 <_printf_float+0x1a6>
 80064e0:	3301      	adds	r3, #1
 80064e2:	440b      	add	r3, r1
 80064e4:	6123      	str	r3, [r4, #16]
 80064e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80064e8:	f04f 0900 	mov.w	r9, #0
 80064ec:	e7de      	b.n	80064ac <_printf_float+0x16c>
 80064ee:	b913      	cbnz	r3, 80064f6 <_printf_float+0x1b6>
 80064f0:	6822      	ldr	r2, [r4, #0]
 80064f2:	07d2      	lsls	r2, r2, #31
 80064f4:	d501      	bpl.n	80064fa <_printf_float+0x1ba>
 80064f6:	3302      	adds	r3, #2
 80064f8:	e7f4      	b.n	80064e4 <_printf_float+0x1a4>
 80064fa:	2301      	movs	r3, #1
 80064fc:	e7f2      	b.n	80064e4 <_printf_float+0x1a4>
 80064fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006504:	4299      	cmp	r1, r3
 8006506:	db05      	blt.n	8006514 <_printf_float+0x1d4>
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	6121      	str	r1, [r4, #16]
 800650c:	07d8      	lsls	r0, r3, #31
 800650e:	d5ea      	bpl.n	80064e6 <_printf_float+0x1a6>
 8006510:	1c4b      	adds	r3, r1, #1
 8006512:	e7e7      	b.n	80064e4 <_printf_float+0x1a4>
 8006514:	2900      	cmp	r1, #0
 8006516:	bfd4      	ite	le
 8006518:	f1c1 0202 	rsble	r2, r1, #2
 800651c:	2201      	movgt	r2, #1
 800651e:	4413      	add	r3, r2
 8006520:	e7e0      	b.n	80064e4 <_printf_float+0x1a4>
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	055a      	lsls	r2, r3, #21
 8006526:	d407      	bmi.n	8006538 <_printf_float+0x1f8>
 8006528:	6923      	ldr	r3, [r4, #16]
 800652a:	4642      	mov	r2, r8
 800652c:	4631      	mov	r1, r6
 800652e:	4628      	mov	r0, r5
 8006530:	47b8      	blx	r7
 8006532:	3001      	adds	r0, #1
 8006534:	d12c      	bne.n	8006590 <_printf_float+0x250>
 8006536:	e764      	b.n	8006402 <_printf_float+0xc2>
 8006538:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800653c:	f240 80e0 	bls.w	8006700 <_printf_float+0x3c0>
 8006540:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006544:	2200      	movs	r2, #0
 8006546:	2300      	movs	r3, #0
 8006548:	f7fa fabe 	bl	8000ac8 <__aeabi_dcmpeq>
 800654c:	2800      	cmp	r0, #0
 800654e:	d034      	beq.n	80065ba <_printf_float+0x27a>
 8006550:	4a37      	ldr	r2, [pc, #220]	; (8006630 <_printf_float+0x2f0>)
 8006552:	2301      	movs	r3, #1
 8006554:	4631      	mov	r1, r6
 8006556:	4628      	mov	r0, r5
 8006558:	47b8      	blx	r7
 800655a:	3001      	adds	r0, #1
 800655c:	f43f af51 	beq.w	8006402 <_printf_float+0xc2>
 8006560:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006564:	429a      	cmp	r2, r3
 8006566:	db02      	blt.n	800656e <_printf_float+0x22e>
 8006568:	6823      	ldr	r3, [r4, #0]
 800656a:	07d8      	lsls	r0, r3, #31
 800656c:	d510      	bpl.n	8006590 <_printf_float+0x250>
 800656e:	ee18 3a10 	vmov	r3, s16
 8006572:	4652      	mov	r2, sl
 8006574:	4631      	mov	r1, r6
 8006576:	4628      	mov	r0, r5
 8006578:	47b8      	blx	r7
 800657a:	3001      	adds	r0, #1
 800657c:	f43f af41 	beq.w	8006402 <_printf_float+0xc2>
 8006580:	f04f 0800 	mov.w	r8, #0
 8006584:	f104 091a 	add.w	r9, r4, #26
 8006588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800658a:	3b01      	subs	r3, #1
 800658c:	4543      	cmp	r3, r8
 800658e:	dc09      	bgt.n	80065a4 <_printf_float+0x264>
 8006590:	6823      	ldr	r3, [r4, #0]
 8006592:	079b      	lsls	r3, r3, #30
 8006594:	f100 8105 	bmi.w	80067a2 <_printf_float+0x462>
 8006598:	68e0      	ldr	r0, [r4, #12]
 800659a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800659c:	4298      	cmp	r0, r3
 800659e:	bfb8      	it	lt
 80065a0:	4618      	movlt	r0, r3
 80065a2:	e730      	b.n	8006406 <_printf_float+0xc6>
 80065a4:	2301      	movs	r3, #1
 80065a6:	464a      	mov	r2, r9
 80065a8:	4631      	mov	r1, r6
 80065aa:	4628      	mov	r0, r5
 80065ac:	47b8      	blx	r7
 80065ae:	3001      	adds	r0, #1
 80065b0:	f43f af27 	beq.w	8006402 <_printf_float+0xc2>
 80065b4:	f108 0801 	add.w	r8, r8, #1
 80065b8:	e7e6      	b.n	8006588 <_printf_float+0x248>
 80065ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065bc:	2b00      	cmp	r3, #0
 80065be:	dc39      	bgt.n	8006634 <_printf_float+0x2f4>
 80065c0:	4a1b      	ldr	r2, [pc, #108]	; (8006630 <_printf_float+0x2f0>)
 80065c2:	2301      	movs	r3, #1
 80065c4:	4631      	mov	r1, r6
 80065c6:	4628      	mov	r0, r5
 80065c8:	47b8      	blx	r7
 80065ca:	3001      	adds	r0, #1
 80065cc:	f43f af19 	beq.w	8006402 <_printf_float+0xc2>
 80065d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065d4:	4313      	orrs	r3, r2
 80065d6:	d102      	bne.n	80065de <_printf_float+0x29e>
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	07d9      	lsls	r1, r3, #31
 80065dc:	d5d8      	bpl.n	8006590 <_printf_float+0x250>
 80065de:	ee18 3a10 	vmov	r3, s16
 80065e2:	4652      	mov	r2, sl
 80065e4:	4631      	mov	r1, r6
 80065e6:	4628      	mov	r0, r5
 80065e8:	47b8      	blx	r7
 80065ea:	3001      	adds	r0, #1
 80065ec:	f43f af09 	beq.w	8006402 <_printf_float+0xc2>
 80065f0:	f04f 0900 	mov.w	r9, #0
 80065f4:	f104 0a1a 	add.w	sl, r4, #26
 80065f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065fa:	425b      	negs	r3, r3
 80065fc:	454b      	cmp	r3, r9
 80065fe:	dc01      	bgt.n	8006604 <_printf_float+0x2c4>
 8006600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006602:	e792      	b.n	800652a <_printf_float+0x1ea>
 8006604:	2301      	movs	r3, #1
 8006606:	4652      	mov	r2, sl
 8006608:	4631      	mov	r1, r6
 800660a:	4628      	mov	r0, r5
 800660c:	47b8      	blx	r7
 800660e:	3001      	adds	r0, #1
 8006610:	f43f aef7 	beq.w	8006402 <_printf_float+0xc2>
 8006614:	f109 0901 	add.w	r9, r9, #1
 8006618:	e7ee      	b.n	80065f8 <_printf_float+0x2b8>
 800661a:	bf00      	nop
 800661c:	7fefffff 	.word	0x7fefffff
 8006620:	0800bf9c 	.word	0x0800bf9c
 8006624:	0800bfa0 	.word	0x0800bfa0
 8006628:	0800bfa8 	.word	0x0800bfa8
 800662c:	0800bfa4 	.word	0x0800bfa4
 8006630:	0800bfac 	.word	0x0800bfac
 8006634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006636:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006638:	429a      	cmp	r2, r3
 800663a:	bfa8      	it	ge
 800663c:	461a      	movge	r2, r3
 800663e:	2a00      	cmp	r2, #0
 8006640:	4691      	mov	r9, r2
 8006642:	dc37      	bgt.n	80066b4 <_printf_float+0x374>
 8006644:	f04f 0b00 	mov.w	fp, #0
 8006648:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800664c:	f104 021a 	add.w	r2, r4, #26
 8006650:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006652:	9305      	str	r3, [sp, #20]
 8006654:	eba3 0309 	sub.w	r3, r3, r9
 8006658:	455b      	cmp	r3, fp
 800665a:	dc33      	bgt.n	80066c4 <_printf_float+0x384>
 800665c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006660:	429a      	cmp	r2, r3
 8006662:	db3b      	blt.n	80066dc <_printf_float+0x39c>
 8006664:	6823      	ldr	r3, [r4, #0]
 8006666:	07da      	lsls	r2, r3, #31
 8006668:	d438      	bmi.n	80066dc <_printf_float+0x39c>
 800666a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800666c:	9a05      	ldr	r2, [sp, #20]
 800666e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006670:	1a9a      	subs	r2, r3, r2
 8006672:	eba3 0901 	sub.w	r9, r3, r1
 8006676:	4591      	cmp	r9, r2
 8006678:	bfa8      	it	ge
 800667a:	4691      	movge	r9, r2
 800667c:	f1b9 0f00 	cmp.w	r9, #0
 8006680:	dc35      	bgt.n	80066ee <_printf_float+0x3ae>
 8006682:	f04f 0800 	mov.w	r8, #0
 8006686:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800668a:	f104 0a1a 	add.w	sl, r4, #26
 800668e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006692:	1a9b      	subs	r3, r3, r2
 8006694:	eba3 0309 	sub.w	r3, r3, r9
 8006698:	4543      	cmp	r3, r8
 800669a:	f77f af79 	ble.w	8006590 <_printf_float+0x250>
 800669e:	2301      	movs	r3, #1
 80066a0:	4652      	mov	r2, sl
 80066a2:	4631      	mov	r1, r6
 80066a4:	4628      	mov	r0, r5
 80066a6:	47b8      	blx	r7
 80066a8:	3001      	adds	r0, #1
 80066aa:	f43f aeaa 	beq.w	8006402 <_printf_float+0xc2>
 80066ae:	f108 0801 	add.w	r8, r8, #1
 80066b2:	e7ec      	b.n	800668e <_printf_float+0x34e>
 80066b4:	4613      	mov	r3, r2
 80066b6:	4631      	mov	r1, r6
 80066b8:	4642      	mov	r2, r8
 80066ba:	4628      	mov	r0, r5
 80066bc:	47b8      	blx	r7
 80066be:	3001      	adds	r0, #1
 80066c0:	d1c0      	bne.n	8006644 <_printf_float+0x304>
 80066c2:	e69e      	b.n	8006402 <_printf_float+0xc2>
 80066c4:	2301      	movs	r3, #1
 80066c6:	4631      	mov	r1, r6
 80066c8:	4628      	mov	r0, r5
 80066ca:	9205      	str	r2, [sp, #20]
 80066cc:	47b8      	blx	r7
 80066ce:	3001      	adds	r0, #1
 80066d0:	f43f ae97 	beq.w	8006402 <_printf_float+0xc2>
 80066d4:	9a05      	ldr	r2, [sp, #20]
 80066d6:	f10b 0b01 	add.w	fp, fp, #1
 80066da:	e7b9      	b.n	8006650 <_printf_float+0x310>
 80066dc:	ee18 3a10 	vmov	r3, s16
 80066e0:	4652      	mov	r2, sl
 80066e2:	4631      	mov	r1, r6
 80066e4:	4628      	mov	r0, r5
 80066e6:	47b8      	blx	r7
 80066e8:	3001      	adds	r0, #1
 80066ea:	d1be      	bne.n	800666a <_printf_float+0x32a>
 80066ec:	e689      	b.n	8006402 <_printf_float+0xc2>
 80066ee:	9a05      	ldr	r2, [sp, #20]
 80066f0:	464b      	mov	r3, r9
 80066f2:	4442      	add	r2, r8
 80066f4:	4631      	mov	r1, r6
 80066f6:	4628      	mov	r0, r5
 80066f8:	47b8      	blx	r7
 80066fa:	3001      	adds	r0, #1
 80066fc:	d1c1      	bne.n	8006682 <_printf_float+0x342>
 80066fe:	e680      	b.n	8006402 <_printf_float+0xc2>
 8006700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006702:	2a01      	cmp	r2, #1
 8006704:	dc01      	bgt.n	800670a <_printf_float+0x3ca>
 8006706:	07db      	lsls	r3, r3, #31
 8006708:	d538      	bpl.n	800677c <_printf_float+0x43c>
 800670a:	2301      	movs	r3, #1
 800670c:	4642      	mov	r2, r8
 800670e:	4631      	mov	r1, r6
 8006710:	4628      	mov	r0, r5
 8006712:	47b8      	blx	r7
 8006714:	3001      	adds	r0, #1
 8006716:	f43f ae74 	beq.w	8006402 <_printf_float+0xc2>
 800671a:	ee18 3a10 	vmov	r3, s16
 800671e:	4652      	mov	r2, sl
 8006720:	4631      	mov	r1, r6
 8006722:	4628      	mov	r0, r5
 8006724:	47b8      	blx	r7
 8006726:	3001      	adds	r0, #1
 8006728:	f43f ae6b 	beq.w	8006402 <_printf_float+0xc2>
 800672c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006730:	2200      	movs	r2, #0
 8006732:	2300      	movs	r3, #0
 8006734:	f7fa f9c8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006738:	b9d8      	cbnz	r0, 8006772 <_printf_float+0x432>
 800673a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800673c:	f108 0201 	add.w	r2, r8, #1
 8006740:	3b01      	subs	r3, #1
 8006742:	4631      	mov	r1, r6
 8006744:	4628      	mov	r0, r5
 8006746:	47b8      	blx	r7
 8006748:	3001      	adds	r0, #1
 800674a:	d10e      	bne.n	800676a <_printf_float+0x42a>
 800674c:	e659      	b.n	8006402 <_printf_float+0xc2>
 800674e:	2301      	movs	r3, #1
 8006750:	4652      	mov	r2, sl
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	f43f ae52 	beq.w	8006402 <_printf_float+0xc2>
 800675e:	f108 0801 	add.w	r8, r8, #1
 8006762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006764:	3b01      	subs	r3, #1
 8006766:	4543      	cmp	r3, r8
 8006768:	dcf1      	bgt.n	800674e <_printf_float+0x40e>
 800676a:	464b      	mov	r3, r9
 800676c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006770:	e6dc      	b.n	800652c <_printf_float+0x1ec>
 8006772:	f04f 0800 	mov.w	r8, #0
 8006776:	f104 0a1a 	add.w	sl, r4, #26
 800677a:	e7f2      	b.n	8006762 <_printf_float+0x422>
 800677c:	2301      	movs	r3, #1
 800677e:	4642      	mov	r2, r8
 8006780:	e7df      	b.n	8006742 <_printf_float+0x402>
 8006782:	2301      	movs	r3, #1
 8006784:	464a      	mov	r2, r9
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	f43f ae38 	beq.w	8006402 <_printf_float+0xc2>
 8006792:	f108 0801 	add.w	r8, r8, #1
 8006796:	68e3      	ldr	r3, [r4, #12]
 8006798:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800679a:	1a5b      	subs	r3, r3, r1
 800679c:	4543      	cmp	r3, r8
 800679e:	dcf0      	bgt.n	8006782 <_printf_float+0x442>
 80067a0:	e6fa      	b.n	8006598 <_printf_float+0x258>
 80067a2:	f04f 0800 	mov.w	r8, #0
 80067a6:	f104 0919 	add.w	r9, r4, #25
 80067aa:	e7f4      	b.n	8006796 <_printf_float+0x456>

080067ac <_printf_common>:
 80067ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b0:	4616      	mov	r6, r2
 80067b2:	4699      	mov	r9, r3
 80067b4:	688a      	ldr	r2, [r1, #8]
 80067b6:	690b      	ldr	r3, [r1, #16]
 80067b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067bc:	4293      	cmp	r3, r2
 80067be:	bfb8      	it	lt
 80067c0:	4613      	movlt	r3, r2
 80067c2:	6033      	str	r3, [r6, #0]
 80067c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067c8:	4607      	mov	r7, r0
 80067ca:	460c      	mov	r4, r1
 80067cc:	b10a      	cbz	r2, 80067d2 <_printf_common+0x26>
 80067ce:	3301      	adds	r3, #1
 80067d0:	6033      	str	r3, [r6, #0]
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	0699      	lsls	r1, r3, #26
 80067d6:	bf42      	ittt	mi
 80067d8:	6833      	ldrmi	r3, [r6, #0]
 80067da:	3302      	addmi	r3, #2
 80067dc:	6033      	strmi	r3, [r6, #0]
 80067de:	6825      	ldr	r5, [r4, #0]
 80067e0:	f015 0506 	ands.w	r5, r5, #6
 80067e4:	d106      	bne.n	80067f4 <_printf_common+0x48>
 80067e6:	f104 0a19 	add.w	sl, r4, #25
 80067ea:	68e3      	ldr	r3, [r4, #12]
 80067ec:	6832      	ldr	r2, [r6, #0]
 80067ee:	1a9b      	subs	r3, r3, r2
 80067f0:	42ab      	cmp	r3, r5
 80067f2:	dc26      	bgt.n	8006842 <_printf_common+0x96>
 80067f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067f8:	1e13      	subs	r3, r2, #0
 80067fa:	6822      	ldr	r2, [r4, #0]
 80067fc:	bf18      	it	ne
 80067fe:	2301      	movne	r3, #1
 8006800:	0692      	lsls	r2, r2, #26
 8006802:	d42b      	bmi.n	800685c <_printf_common+0xb0>
 8006804:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006808:	4649      	mov	r1, r9
 800680a:	4638      	mov	r0, r7
 800680c:	47c0      	blx	r8
 800680e:	3001      	adds	r0, #1
 8006810:	d01e      	beq.n	8006850 <_printf_common+0xa4>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	68e5      	ldr	r5, [r4, #12]
 8006816:	6832      	ldr	r2, [r6, #0]
 8006818:	f003 0306 	and.w	r3, r3, #6
 800681c:	2b04      	cmp	r3, #4
 800681e:	bf08      	it	eq
 8006820:	1aad      	subeq	r5, r5, r2
 8006822:	68a3      	ldr	r3, [r4, #8]
 8006824:	6922      	ldr	r2, [r4, #16]
 8006826:	bf0c      	ite	eq
 8006828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800682c:	2500      	movne	r5, #0
 800682e:	4293      	cmp	r3, r2
 8006830:	bfc4      	itt	gt
 8006832:	1a9b      	subgt	r3, r3, r2
 8006834:	18ed      	addgt	r5, r5, r3
 8006836:	2600      	movs	r6, #0
 8006838:	341a      	adds	r4, #26
 800683a:	42b5      	cmp	r5, r6
 800683c:	d11a      	bne.n	8006874 <_printf_common+0xc8>
 800683e:	2000      	movs	r0, #0
 8006840:	e008      	b.n	8006854 <_printf_common+0xa8>
 8006842:	2301      	movs	r3, #1
 8006844:	4652      	mov	r2, sl
 8006846:	4649      	mov	r1, r9
 8006848:	4638      	mov	r0, r7
 800684a:	47c0      	blx	r8
 800684c:	3001      	adds	r0, #1
 800684e:	d103      	bne.n	8006858 <_printf_common+0xac>
 8006850:	f04f 30ff 	mov.w	r0, #4294967295
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	3501      	adds	r5, #1
 800685a:	e7c6      	b.n	80067ea <_printf_common+0x3e>
 800685c:	18e1      	adds	r1, r4, r3
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	2030      	movs	r0, #48	; 0x30
 8006862:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006866:	4422      	add	r2, r4
 8006868:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800686c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006870:	3302      	adds	r3, #2
 8006872:	e7c7      	b.n	8006804 <_printf_common+0x58>
 8006874:	2301      	movs	r3, #1
 8006876:	4622      	mov	r2, r4
 8006878:	4649      	mov	r1, r9
 800687a:	4638      	mov	r0, r7
 800687c:	47c0      	blx	r8
 800687e:	3001      	adds	r0, #1
 8006880:	d0e6      	beq.n	8006850 <_printf_common+0xa4>
 8006882:	3601      	adds	r6, #1
 8006884:	e7d9      	b.n	800683a <_printf_common+0x8e>
	...

08006888 <_printf_i>:
 8006888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800688c:	7e0f      	ldrb	r7, [r1, #24]
 800688e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006890:	2f78      	cmp	r7, #120	; 0x78
 8006892:	4691      	mov	r9, r2
 8006894:	4680      	mov	r8, r0
 8006896:	460c      	mov	r4, r1
 8006898:	469a      	mov	sl, r3
 800689a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800689e:	d807      	bhi.n	80068b0 <_printf_i+0x28>
 80068a0:	2f62      	cmp	r7, #98	; 0x62
 80068a2:	d80a      	bhi.n	80068ba <_printf_i+0x32>
 80068a4:	2f00      	cmp	r7, #0
 80068a6:	f000 80d8 	beq.w	8006a5a <_printf_i+0x1d2>
 80068aa:	2f58      	cmp	r7, #88	; 0x58
 80068ac:	f000 80a3 	beq.w	80069f6 <_printf_i+0x16e>
 80068b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068b8:	e03a      	b.n	8006930 <_printf_i+0xa8>
 80068ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068be:	2b15      	cmp	r3, #21
 80068c0:	d8f6      	bhi.n	80068b0 <_printf_i+0x28>
 80068c2:	a101      	add	r1, pc, #4	; (adr r1, 80068c8 <_printf_i+0x40>)
 80068c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068c8:	08006921 	.word	0x08006921
 80068cc:	08006935 	.word	0x08006935
 80068d0:	080068b1 	.word	0x080068b1
 80068d4:	080068b1 	.word	0x080068b1
 80068d8:	080068b1 	.word	0x080068b1
 80068dc:	080068b1 	.word	0x080068b1
 80068e0:	08006935 	.word	0x08006935
 80068e4:	080068b1 	.word	0x080068b1
 80068e8:	080068b1 	.word	0x080068b1
 80068ec:	080068b1 	.word	0x080068b1
 80068f0:	080068b1 	.word	0x080068b1
 80068f4:	08006a41 	.word	0x08006a41
 80068f8:	08006965 	.word	0x08006965
 80068fc:	08006a23 	.word	0x08006a23
 8006900:	080068b1 	.word	0x080068b1
 8006904:	080068b1 	.word	0x080068b1
 8006908:	08006a63 	.word	0x08006a63
 800690c:	080068b1 	.word	0x080068b1
 8006910:	08006965 	.word	0x08006965
 8006914:	080068b1 	.word	0x080068b1
 8006918:	080068b1 	.word	0x080068b1
 800691c:	08006a2b 	.word	0x08006a2b
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	1d1a      	adds	r2, r3, #4
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	602a      	str	r2, [r5, #0]
 8006928:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800692c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006930:	2301      	movs	r3, #1
 8006932:	e0a3      	b.n	8006a7c <_printf_i+0x1f4>
 8006934:	6820      	ldr	r0, [r4, #0]
 8006936:	6829      	ldr	r1, [r5, #0]
 8006938:	0606      	lsls	r6, r0, #24
 800693a:	f101 0304 	add.w	r3, r1, #4
 800693e:	d50a      	bpl.n	8006956 <_printf_i+0xce>
 8006940:	680e      	ldr	r6, [r1, #0]
 8006942:	602b      	str	r3, [r5, #0]
 8006944:	2e00      	cmp	r6, #0
 8006946:	da03      	bge.n	8006950 <_printf_i+0xc8>
 8006948:	232d      	movs	r3, #45	; 0x2d
 800694a:	4276      	negs	r6, r6
 800694c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006950:	485e      	ldr	r0, [pc, #376]	; (8006acc <_printf_i+0x244>)
 8006952:	230a      	movs	r3, #10
 8006954:	e019      	b.n	800698a <_printf_i+0x102>
 8006956:	680e      	ldr	r6, [r1, #0]
 8006958:	602b      	str	r3, [r5, #0]
 800695a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800695e:	bf18      	it	ne
 8006960:	b236      	sxthne	r6, r6
 8006962:	e7ef      	b.n	8006944 <_printf_i+0xbc>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	6820      	ldr	r0, [r4, #0]
 8006968:	1d19      	adds	r1, r3, #4
 800696a:	6029      	str	r1, [r5, #0]
 800696c:	0601      	lsls	r1, r0, #24
 800696e:	d501      	bpl.n	8006974 <_printf_i+0xec>
 8006970:	681e      	ldr	r6, [r3, #0]
 8006972:	e002      	b.n	800697a <_printf_i+0xf2>
 8006974:	0646      	lsls	r6, r0, #25
 8006976:	d5fb      	bpl.n	8006970 <_printf_i+0xe8>
 8006978:	881e      	ldrh	r6, [r3, #0]
 800697a:	4854      	ldr	r0, [pc, #336]	; (8006acc <_printf_i+0x244>)
 800697c:	2f6f      	cmp	r7, #111	; 0x6f
 800697e:	bf0c      	ite	eq
 8006980:	2308      	moveq	r3, #8
 8006982:	230a      	movne	r3, #10
 8006984:	2100      	movs	r1, #0
 8006986:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800698a:	6865      	ldr	r5, [r4, #4]
 800698c:	60a5      	str	r5, [r4, #8]
 800698e:	2d00      	cmp	r5, #0
 8006990:	bfa2      	ittt	ge
 8006992:	6821      	ldrge	r1, [r4, #0]
 8006994:	f021 0104 	bicge.w	r1, r1, #4
 8006998:	6021      	strge	r1, [r4, #0]
 800699a:	b90e      	cbnz	r6, 80069a0 <_printf_i+0x118>
 800699c:	2d00      	cmp	r5, #0
 800699e:	d04d      	beq.n	8006a3c <_printf_i+0x1b4>
 80069a0:	4615      	mov	r5, r2
 80069a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80069a6:	fb03 6711 	mls	r7, r3, r1, r6
 80069aa:	5dc7      	ldrb	r7, [r0, r7]
 80069ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80069b0:	4637      	mov	r7, r6
 80069b2:	42bb      	cmp	r3, r7
 80069b4:	460e      	mov	r6, r1
 80069b6:	d9f4      	bls.n	80069a2 <_printf_i+0x11a>
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	d10b      	bne.n	80069d4 <_printf_i+0x14c>
 80069bc:	6823      	ldr	r3, [r4, #0]
 80069be:	07de      	lsls	r6, r3, #31
 80069c0:	d508      	bpl.n	80069d4 <_printf_i+0x14c>
 80069c2:	6923      	ldr	r3, [r4, #16]
 80069c4:	6861      	ldr	r1, [r4, #4]
 80069c6:	4299      	cmp	r1, r3
 80069c8:	bfde      	ittt	le
 80069ca:	2330      	movle	r3, #48	; 0x30
 80069cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069d4:	1b52      	subs	r2, r2, r5
 80069d6:	6122      	str	r2, [r4, #16]
 80069d8:	f8cd a000 	str.w	sl, [sp]
 80069dc:	464b      	mov	r3, r9
 80069de:	aa03      	add	r2, sp, #12
 80069e0:	4621      	mov	r1, r4
 80069e2:	4640      	mov	r0, r8
 80069e4:	f7ff fee2 	bl	80067ac <_printf_common>
 80069e8:	3001      	adds	r0, #1
 80069ea:	d14c      	bne.n	8006a86 <_printf_i+0x1fe>
 80069ec:	f04f 30ff 	mov.w	r0, #4294967295
 80069f0:	b004      	add	sp, #16
 80069f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f6:	4835      	ldr	r0, [pc, #212]	; (8006acc <_printf_i+0x244>)
 80069f8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069fc:	6829      	ldr	r1, [r5, #0]
 80069fe:	6823      	ldr	r3, [r4, #0]
 8006a00:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a04:	6029      	str	r1, [r5, #0]
 8006a06:	061d      	lsls	r5, r3, #24
 8006a08:	d514      	bpl.n	8006a34 <_printf_i+0x1ac>
 8006a0a:	07df      	lsls	r7, r3, #31
 8006a0c:	bf44      	itt	mi
 8006a0e:	f043 0320 	orrmi.w	r3, r3, #32
 8006a12:	6023      	strmi	r3, [r4, #0]
 8006a14:	b91e      	cbnz	r6, 8006a1e <_printf_i+0x196>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	f023 0320 	bic.w	r3, r3, #32
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	2310      	movs	r3, #16
 8006a20:	e7b0      	b.n	8006984 <_printf_i+0xfc>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	f043 0320 	orr.w	r3, r3, #32
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	2378      	movs	r3, #120	; 0x78
 8006a2c:	4828      	ldr	r0, [pc, #160]	; (8006ad0 <_printf_i+0x248>)
 8006a2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a32:	e7e3      	b.n	80069fc <_printf_i+0x174>
 8006a34:	0659      	lsls	r1, r3, #25
 8006a36:	bf48      	it	mi
 8006a38:	b2b6      	uxthmi	r6, r6
 8006a3a:	e7e6      	b.n	8006a0a <_printf_i+0x182>
 8006a3c:	4615      	mov	r5, r2
 8006a3e:	e7bb      	b.n	80069b8 <_printf_i+0x130>
 8006a40:	682b      	ldr	r3, [r5, #0]
 8006a42:	6826      	ldr	r6, [r4, #0]
 8006a44:	6961      	ldr	r1, [r4, #20]
 8006a46:	1d18      	adds	r0, r3, #4
 8006a48:	6028      	str	r0, [r5, #0]
 8006a4a:	0635      	lsls	r5, r6, #24
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	d501      	bpl.n	8006a54 <_printf_i+0x1cc>
 8006a50:	6019      	str	r1, [r3, #0]
 8006a52:	e002      	b.n	8006a5a <_printf_i+0x1d2>
 8006a54:	0670      	lsls	r0, r6, #25
 8006a56:	d5fb      	bpl.n	8006a50 <_printf_i+0x1c8>
 8006a58:	8019      	strh	r1, [r3, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	6123      	str	r3, [r4, #16]
 8006a5e:	4615      	mov	r5, r2
 8006a60:	e7ba      	b.n	80069d8 <_printf_i+0x150>
 8006a62:	682b      	ldr	r3, [r5, #0]
 8006a64:	1d1a      	adds	r2, r3, #4
 8006a66:	602a      	str	r2, [r5, #0]
 8006a68:	681d      	ldr	r5, [r3, #0]
 8006a6a:	6862      	ldr	r2, [r4, #4]
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f7f9 fbb6 	bl	80001e0 <memchr>
 8006a74:	b108      	cbz	r0, 8006a7a <_printf_i+0x1f2>
 8006a76:	1b40      	subs	r0, r0, r5
 8006a78:	6060      	str	r0, [r4, #4]
 8006a7a:	6863      	ldr	r3, [r4, #4]
 8006a7c:	6123      	str	r3, [r4, #16]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a84:	e7a8      	b.n	80069d8 <_printf_i+0x150>
 8006a86:	6923      	ldr	r3, [r4, #16]
 8006a88:	462a      	mov	r2, r5
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	4640      	mov	r0, r8
 8006a8e:	47d0      	blx	sl
 8006a90:	3001      	adds	r0, #1
 8006a92:	d0ab      	beq.n	80069ec <_printf_i+0x164>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	079b      	lsls	r3, r3, #30
 8006a98:	d413      	bmi.n	8006ac2 <_printf_i+0x23a>
 8006a9a:	68e0      	ldr	r0, [r4, #12]
 8006a9c:	9b03      	ldr	r3, [sp, #12]
 8006a9e:	4298      	cmp	r0, r3
 8006aa0:	bfb8      	it	lt
 8006aa2:	4618      	movlt	r0, r3
 8006aa4:	e7a4      	b.n	80069f0 <_printf_i+0x168>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	4649      	mov	r1, r9
 8006aac:	4640      	mov	r0, r8
 8006aae:	47d0      	blx	sl
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d09b      	beq.n	80069ec <_printf_i+0x164>
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	68e3      	ldr	r3, [r4, #12]
 8006ab8:	9903      	ldr	r1, [sp, #12]
 8006aba:	1a5b      	subs	r3, r3, r1
 8006abc:	42ab      	cmp	r3, r5
 8006abe:	dcf2      	bgt.n	8006aa6 <_printf_i+0x21e>
 8006ac0:	e7eb      	b.n	8006a9a <_printf_i+0x212>
 8006ac2:	2500      	movs	r5, #0
 8006ac4:	f104 0619 	add.w	r6, r4, #25
 8006ac8:	e7f5      	b.n	8006ab6 <_printf_i+0x22e>
 8006aca:	bf00      	nop
 8006acc:	0800bfae 	.word	0x0800bfae
 8006ad0:	0800bfbf 	.word	0x0800bfbf

08006ad4 <_scanf_float>:
 8006ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad8:	b087      	sub	sp, #28
 8006ada:	4617      	mov	r7, r2
 8006adc:	9303      	str	r3, [sp, #12]
 8006ade:	688b      	ldr	r3, [r1, #8]
 8006ae0:	1e5a      	subs	r2, r3, #1
 8006ae2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006ae6:	bf83      	ittte	hi
 8006ae8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006aec:	195b      	addhi	r3, r3, r5
 8006aee:	9302      	strhi	r3, [sp, #8]
 8006af0:	2300      	movls	r3, #0
 8006af2:	bf86      	itte	hi
 8006af4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006af8:	608b      	strhi	r3, [r1, #8]
 8006afa:	9302      	strls	r3, [sp, #8]
 8006afc:	680b      	ldr	r3, [r1, #0]
 8006afe:	468b      	mov	fp, r1
 8006b00:	2500      	movs	r5, #0
 8006b02:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006b06:	f84b 3b1c 	str.w	r3, [fp], #28
 8006b0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b0e:	4680      	mov	r8, r0
 8006b10:	460c      	mov	r4, r1
 8006b12:	465e      	mov	r6, fp
 8006b14:	46aa      	mov	sl, r5
 8006b16:	46a9      	mov	r9, r5
 8006b18:	9501      	str	r5, [sp, #4]
 8006b1a:	68a2      	ldr	r2, [r4, #8]
 8006b1c:	b152      	cbz	r2, 8006b34 <_scanf_float+0x60>
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	2b4e      	cmp	r3, #78	; 0x4e
 8006b24:	d864      	bhi.n	8006bf0 <_scanf_float+0x11c>
 8006b26:	2b40      	cmp	r3, #64	; 0x40
 8006b28:	d83c      	bhi.n	8006ba4 <_scanf_float+0xd0>
 8006b2a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006b2e:	b2c8      	uxtb	r0, r1
 8006b30:	280e      	cmp	r0, #14
 8006b32:	d93a      	bls.n	8006baa <_scanf_float+0xd6>
 8006b34:	f1b9 0f00 	cmp.w	r9, #0
 8006b38:	d003      	beq.n	8006b42 <_scanf_float+0x6e>
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b40:	6023      	str	r3, [r4, #0]
 8006b42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b46:	f1ba 0f01 	cmp.w	sl, #1
 8006b4a:	f200 8113 	bhi.w	8006d74 <_scanf_float+0x2a0>
 8006b4e:	455e      	cmp	r6, fp
 8006b50:	f200 8105 	bhi.w	8006d5e <_scanf_float+0x28a>
 8006b54:	2501      	movs	r5, #1
 8006b56:	4628      	mov	r0, r5
 8006b58:	b007      	add	sp, #28
 8006b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006b62:	2a0d      	cmp	r2, #13
 8006b64:	d8e6      	bhi.n	8006b34 <_scanf_float+0x60>
 8006b66:	a101      	add	r1, pc, #4	; (adr r1, 8006b6c <_scanf_float+0x98>)
 8006b68:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006b6c:	08006cab 	.word	0x08006cab
 8006b70:	08006b35 	.word	0x08006b35
 8006b74:	08006b35 	.word	0x08006b35
 8006b78:	08006b35 	.word	0x08006b35
 8006b7c:	08006d0b 	.word	0x08006d0b
 8006b80:	08006ce3 	.word	0x08006ce3
 8006b84:	08006b35 	.word	0x08006b35
 8006b88:	08006b35 	.word	0x08006b35
 8006b8c:	08006cb9 	.word	0x08006cb9
 8006b90:	08006b35 	.word	0x08006b35
 8006b94:	08006b35 	.word	0x08006b35
 8006b98:	08006b35 	.word	0x08006b35
 8006b9c:	08006b35 	.word	0x08006b35
 8006ba0:	08006c71 	.word	0x08006c71
 8006ba4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006ba8:	e7db      	b.n	8006b62 <_scanf_float+0x8e>
 8006baa:	290e      	cmp	r1, #14
 8006bac:	d8c2      	bhi.n	8006b34 <_scanf_float+0x60>
 8006bae:	a001      	add	r0, pc, #4	; (adr r0, 8006bb4 <_scanf_float+0xe0>)
 8006bb0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006bb4:	08006c63 	.word	0x08006c63
 8006bb8:	08006b35 	.word	0x08006b35
 8006bbc:	08006c63 	.word	0x08006c63
 8006bc0:	08006cf7 	.word	0x08006cf7
 8006bc4:	08006b35 	.word	0x08006b35
 8006bc8:	08006c11 	.word	0x08006c11
 8006bcc:	08006c4d 	.word	0x08006c4d
 8006bd0:	08006c4d 	.word	0x08006c4d
 8006bd4:	08006c4d 	.word	0x08006c4d
 8006bd8:	08006c4d 	.word	0x08006c4d
 8006bdc:	08006c4d 	.word	0x08006c4d
 8006be0:	08006c4d 	.word	0x08006c4d
 8006be4:	08006c4d 	.word	0x08006c4d
 8006be8:	08006c4d 	.word	0x08006c4d
 8006bec:	08006c4d 	.word	0x08006c4d
 8006bf0:	2b6e      	cmp	r3, #110	; 0x6e
 8006bf2:	d809      	bhi.n	8006c08 <_scanf_float+0x134>
 8006bf4:	2b60      	cmp	r3, #96	; 0x60
 8006bf6:	d8b2      	bhi.n	8006b5e <_scanf_float+0x8a>
 8006bf8:	2b54      	cmp	r3, #84	; 0x54
 8006bfa:	d077      	beq.n	8006cec <_scanf_float+0x218>
 8006bfc:	2b59      	cmp	r3, #89	; 0x59
 8006bfe:	d199      	bne.n	8006b34 <_scanf_float+0x60>
 8006c00:	2d07      	cmp	r5, #7
 8006c02:	d197      	bne.n	8006b34 <_scanf_float+0x60>
 8006c04:	2508      	movs	r5, #8
 8006c06:	e029      	b.n	8006c5c <_scanf_float+0x188>
 8006c08:	2b74      	cmp	r3, #116	; 0x74
 8006c0a:	d06f      	beq.n	8006cec <_scanf_float+0x218>
 8006c0c:	2b79      	cmp	r3, #121	; 0x79
 8006c0e:	e7f6      	b.n	8006bfe <_scanf_float+0x12a>
 8006c10:	6821      	ldr	r1, [r4, #0]
 8006c12:	05c8      	lsls	r0, r1, #23
 8006c14:	d51a      	bpl.n	8006c4c <_scanf_float+0x178>
 8006c16:	9b02      	ldr	r3, [sp, #8]
 8006c18:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006c1c:	6021      	str	r1, [r4, #0]
 8006c1e:	f109 0901 	add.w	r9, r9, #1
 8006c22:	b11b      	cbz	r3, 8006c2c <_scanf_float+0x158>
 8006c24:	3b01      	subs	r3, #1
 8006c26:	3201      	adds	r2, #1
 8006c28:	9302      	str	r3, [sp, #8]
 8006c2a:	60a2      	str	r2, [r4, #8]
 8006c2c:	68a3      	ldr	r3, [r4, #8]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	60a3      	str	r3, [r4, #8]
 8006c32:	6923      	ldr	r3, [r4, #16]
 8006c34:	3301      	adds	r3, #1
 8006c36:	6123      	str	r3, [r4, #16]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	607b      	str	r3, [r7, #4]
 8006c40:	f340 8084 	ble.w	8006d4c <_scanf_float+0x278>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	3301      	adds	r3, #1
 8006c48:	603b      	str	r3, [r7, #0]
 8006c4a:	e766      	b.n	8006b1a <_scanf_float+0x46>
 8006c4c:	eb1a 0f05 	cmn.w	sl, r5
 8006c50:	f47f af70 	bne.w	8006b34 <_scanf_float+0x60>
 8006c54:	6822      	ldr	r2, [r4, #0]
 8006c56:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006c5a:	6022      	str	r2, [r4, #0]
 8006c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8006c60:	e7e4      	b.n	8006c2c <_scanf_float+0x158>
 8006c62:	6822      	ldr	r2, [r4, #0]
 8006c64:	0610      	lsls	r0, r2, #24
 8006c66:	f57f af65 	bpl.w	8006b34 <_scanf_float+0x60>
 8006c6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c6e:	e7f4      	b.n	8006c5a <_scanf_float+0x186>
 8006c70:	f1ba 0f00 	cmp.w	sl, #0
 8006c74:	d10e      	bne.n	8006c94 <_scanf_float+0x1c0>
 8006c76:	f1b9 0f00 	cmp.w	r9, #0
 8006c7a:	d10e      	bne.n	8006c9a <_scanf_float+0x1c6>
 8006c7c:	6822      	ldr	r2, [r4, #0]
 8006c7e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006c82:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006c86:	d108      	bne.n	8006c9a <_scanf_float+0x1c6>
 8006c88:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c8c:	6022      	str	r2, [r4, #0]
 8006c8e:	f04f 0a01 	mov.w	sl, #1
 8006c92:	e7e3      	b.n	8006c5c <_scanf_float+0x188>
 8006c94:	f1ba 0f02 	cmp.w	sl, #2
 8006c98:	d055      	beq.n	8006d46 <_scanf_float+0x272>
 8006c9a:	2d01      	cmp	r5, #1
 8006c9c:	d002      	beq.n	8006ca4 <_scanf_float+0x1d0>
 8006c9e:	2d04      	cmp	r5, #4
 8006ca0:	f47f af48 	bne.w	8006b34 <_scanf_float+0x60>
 8006ca4:	3501      	adds	r5, #1
 8006ca6:	b2ed      	uxtb	r5, r5
 8006ca8:	e7d8      	b.n	8006c5c <_scanf_float+0x188>
 8006caa:	f1ba 0f01 	cmp.w	sl, #1
 8006cae:	f47f af41 	bne.w	8006b34 <_scanf_float+0x60>
 8006cb2:	f04f 0a02 	mov.w	sl, #2
 8006cb6:	e7d1      	b.n	8006c5c <_scanf_float+0x188>
 8006cb8:	b97d      	cbnz	r5, 8006cda <_scanf_float+0x206>
 8006cba:	f1b9 0f00 	cmp.w	r9, #0
 8006cbe:	f47f af3c 	bne.w	8006b3a <_scanf_float+0x66>
 8006cc2:	6822      	ldr	r2, [r4, #0]
 8006cc4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006cc8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ccc:	f47f af39 	bne.w	8006b42 <_scanf_float+0x6e>
 8006cd0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006cd4:	6022      	str	r2, [r4, #0]
 8006cd6:	2501      	movs	r5, #1
 8006cd8:	e7c0      	b.n	8006c5c <_scanf_float+0x188>
 8006cda:	2d03      	cmp	r5, #3
 8006cdc:	d0e2      	beq.n	8006ca4 <_scanf_float+0x1d0>
 8006cde:	2d05      	cmp	r5, #5
 8006ce0:	e7de      	b.n	8006ca0 <_scanf_float+0x1cc>
 8006ce2:	2d02      	cmp	r5, #2
 8006ce4:	f47f af26 	bne.w	8006b34 <_scanf_float+0x60>
 8006ce8:	2503      	movs	r5, #3
 8006cea:	e7b7      	b.n	8006c5c <_scanf_float+0x188>
 8006cec:	2d06      	cmp	r5, #6
 8006cee:	f47f af21 	bne.w	8006b34 <_scanf_float+0x60>
 8006cf2:	2507      	movs	r5, #7
 8006cf4:	e7b2      	b.n	8006c5c <_scanf_float+0x188>
 8006cf6:	6822      	ldr	r2, [r4, #0]
 8006cf8:	0591      	lsls	r1, r2, #22
 8006cfa:	f57f af1b 	bpl.w	8006b34 <_scanf_float+0x60>
 8006cfe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006d02:	6022      	str	r2, [r4, #0]
 8006d04:	f8cd 9004 	str.w	r9, [sp, #4]
 8006d08:	e7a8      	b.n	8006c5c <_scanf_float+0x188>
 8006d0a:	6822      	ldr	r2, [r4, #0]
 8006d0c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006d10:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006d14:	d006      	beq.n	8006d24 <_scanf_float+0x250>
 8006d16:	0550      	lsls	r0, r2, #21
 8006d18:	f57f af0c 	bpl.w	8006b34 <_scanf_float+0x60>
 8006d1c:	f1b9 0f00 	cmp.w	r9, #0
 8006d20:	f43f af0f 	beq.w	8006b42 <_scanf_float+0x6e>
 8006d24:	0591      	lsls	r1, r2, #22
 8006d26:	bf58      	it	pl
 8006d28:	9901      	ldrpl	r1, [sp, #4]
 8006d2a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006d2e:	bf58      	it	pl
 8006d30:	eba9 0101 	subpl.w	r1, r9, r1
 8006d34:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006d38:	bf58      	it	pl
 8006d3a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006d3e:	6022      	str	r2, [r4, #0]
 8006d40:	f04f 0900 	mov.w	r9, #0
 8006d44:	e78a      	b.n	8006c5c <_scanf_float+0x188>
 8006d46:	f04f 0a03 	mov.w	sl, #3
 8006d4a:	e787      	b.n	8006c5c <_scanf_float+0x188>
 8006d4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006d50:	4639      	mov	r1, r7
 8006d52:	4640      	mov	r0, r8
 8006d54:	4798      	blx	r3
 8006d56:	2800      	cmp	r0, #0
 8006d58:	f43f aedf 	beq.w	8006b1a <_scanf_float+0x46>
 8006d5c:	e6ea      	b.n	8006b34 <_scanf_float+0x60>
 8006d5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d66:	463a      	mov	r2, r7
 8006d68:	4640      	mov	r0, r8
 8006d6a:	4798      	blx	r3
 8006d6c:	6923      	ldr	r3, [r4, #16]
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	6123      	str	r3, [r4, #16]
 8006d72:	e6ec      	b.n	8006b4e <_scanf_float+0x7a>
 8006d74:	1e6b      	subs	r3, r5, #1
 8006d76:	2b06      	cmp	r3, #6
 8006d78:	d825      	bhi.n	8006dc6 <_scanf_float+0x2f2>
 8006d7a:	2d02      	cmp	r5, #2
 8006d7c:	d836      	bhi.n	8006dec <_scanf_float+0x318>
 8006d7e:	455e      	cmp	r6, fp
 8006d80:	f67f aee8 	bls.w	8006b54 <_scanf_float+0x80>
 8006d84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d88:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d8c:	463a      	mov	r2, r7
 8006d8e:	4640      	mov	r0, r8
 8006d90:	4798      	blx	r3
 8006d92:	6923      	ldr	r3, [r4, #16]
 8006d94:	3b01      	subs	r3, #1
 8006d96:	6123      	str	r3, [r4, #16]
 8006d98:	e7f1      	b.n	8006d7e <_scanf_float+0x2aa>
 8006d9a:	9802      	ldr	r0, [sp, #8]
 8006d9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006da0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006da4:	9002      	str	r0, [sp, #8]
 8006da6:	463a      	mov	r2, r7
 8006da8:	4640      	mov	r0, r8
 8006daa:	4798      	blx	r3
 8006dac:	6923      	ldr	r3, [r4, #16]
 8006dae:	3b01      	subs	r3, #1
 8006db0:	6123      	str	r3, [r4, #16]
 8006db2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006db6:	fa5f fa8a 	uxtb.w	sl, sl
 8006dba:	f1ba 0f02 	cmp.w	sl, #2
 8006dbe:	d1ec      	bne.n	8006d9a <_scanf_float+0x2c6>
 8006dc0:	3d03      	subs	r5, #3
 8006dc2:	b2ed      	uxtb	r5, r5
 8006dc4:	1b76      	subs	r6, r6, r5
 8006dc6:	6823      	ldr	r3, [r4, #0]
 8006dc8:	05da      	lsls	r2, r3, #23
 8006dca:	d52f      	bpl.n	8006e2c <_scanf_float+0x358>
 8006dcc:	055b      	lsls	r3, r3, #21
 8006dce:	d510      	bpl.n	8006df2 <_scanf_float+0x31e>
 8006dd0:	455e      	cmp	r6, fp
 8006dd2:	f67f aebf 	bls.w	8006b54 <_scanf_float+0x80>
 8006dd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006dda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dde:	463a      	mov	r2, r7
 8006de0:	4640      	mov	r0, r8
 8006de2:	4798      	blx	r3
 8006de4:	6923      	ldr	r3, [r4, #16]
 8006de6:	3b01      	subs	r3, #1
 8006de8:	6123      	str	r3, [r4, #16]
 8006dea:	e7f1      	b.n	8006dd0 <_scanf_float+0x2fc>
 8006dec:	46aa      	mov	sl, r5
 8006dee:	9602      	str	r6, [sp, #8]
 8006df0:	e7df      	b.n	8006db2 <_scanf_float+0x2de>
 8006df2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006df6:	6923      	ldr	r3, [r4, #16]
 8006df8:	2965      	cmp	r1, #101	; 0x65
 8006dfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8006dfe:	f106 35ff 	add.w	r5, r6, #4294967295
 8006e02:	6123      	str	r3, [r4, #16]
 8006e04:	d00c      	beq.n	8006e20 <_scanf_float+0x34c>
 8006e06:	2945      	cmp	r1, #69	; 0x45
 8006e08:	d00a      	beq.n	8006e20 <_scanf_float+0x34c>
 8006e0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e0e:	463a      	mov	r2, r7
 8006e10:	4640      	mov	r0, r8
 8006e12:	4798      	blx	r3
 8006e14:	6923      	ldr	r3, [r4, #16]
 8006e16:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	1eb5      	subs	r5, r6, #2
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e24:	463a      	mov	r2, r7
 8006e26:	4640      	mov	r0, r8
 8006e28:	4798      	blx	r3
 8006e2a:	462e      	mov	r6, r5
 8006e2c:	6825      	ldr	r5, [r4, #0]
 8006e2e:	f015 0510 	ands.w	r5, r5, #16
 8006e32:	d159      	bne.n	8006ee8 <_scanf_float+0x414>
 8006e34:	7035      	strb	r5, [r6, #0]
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e40:	d11b      	bne.n	8006e7a <_scanf_float+0x3a6>
 8006e42:	9b01      	ldr	r3, [sp, #4]
 8006e44:	454b      	cmp	r3, r9
 8006e46:	eba3 0209 	sub.w	r2, r3, r9
 8006e4a:	d123      	bne.n	8006e94 <_scanf_float+0x3c0>
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	4659      	mov	r1, fp
 8006e50:	4640      	mov	r0, r8
 8006e52:	f000 fe97 	bl	8007b84 <_strtod_r>
 8006e56:	6822      	ldr	r2, [r4, #0]
 8006e58:	9b03      	ldr	r3, [sp, #12]
 8006e5a:	f012 0f02 	tst.w	r2, #2
 8006e5e:	ec57 6b10 	vmov	r6, r7, d0
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	d021      	beq.n	8006eaa <_scanf_float+0x3d6>
 8006e66:	9903      	ldr	r1, [sp, #12]
 8006e68:	1d1a      	adds	r2, r3, #4
 8006e6a:	600a      	str	r2, [r1, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	e9c3 6700 	strd	r6, r7, [r3]
 8006e72:	68e3      	ldr	r3, [r4, #12]
 8006e74:	3301      	adds	r3, #1
 8006e76:	60e3      	str	r3, [r4, #12]
 8006e78:	e66d      	b.n	8006b56 <_scanf_float+0x82>
 8006e7a:	9b04      	ldr	r3, [sp, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0e5      	beq.n	8006e4c <_scanf_float+0x378>
 8006e80:	9905      	ldr	r1, [sp, #20]
 8006e82:	230a      	movs	r3, #10
 8006e84:	462a      	mov	r2, r5
 8006e86:	3101      	adds	r1, #1
 8006e88:	4640      	mov	r0, r8
 8006e8a:	f000 ff03 	bl	8007c94 <_strtol_r>
 8006e8e:	9b04      	ldr	r3, [sp, #16]
 8006e90:	9e05      	ldr	r6, [sp, #20]
 8006e92:	1ac2      	subs	r2, r0, r3
 8006e94:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006e98:	429e      	cmp	r6, r3
 8006e9a:	bf28      	it	cs
 8006e9c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006ea0:	4912      	ldr	r1, [pc, #72]	; (8006eec <_scanf_float+0x418>)
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f000 f82c 	bl	8006f00 <siprintf>
 8006ea8:	e7d0      	b.n	8006e4c <_scanf_float+0x378>
 8006eaa:	9903      	ldr	r1, [sp, #12]
 8006eac:	f012 0f04 	tst.w	r2, #4
 8006eb0:	f103 0204 	add.w	r2, r3, #4
 8006eb4:	600a      	str	r2, [r1, #0]
 8006eb6:	d1d9      	bne.n	8006e6c <_scanf_float+0x398>
 8006eb8:	f8d3 8000 	ldr.w	r8, [r3]
 8006ebc:	ee10 2a10 	vmov	r2, s0
 8006ec0:	ee10 0a10 	vmov	r0, s0
 8006ec4:	463b      	mov	r3, r7
 8006ec6:	4639      	mov	r1, r7
 8006ec8:	f7f9 fe30 	bl	8000b2c <__aeabi_dcmpun>
 8006ecc:	b128      	cbz	r0, 8006eda <_scanf_float+0x406>
 8006ece:	4808      	ldr	r0, [pc, #32]	; (8006ef0 <_scanf_float+0x41c>)
 8006ed0:	f000 f810 	bl	8006ef4 <nanf>
 8006ed4:	ed88 0a00 	vstr	s0, [r8]
 8006ed8:	e7cb      	b.n	8006e72 <_scanf_float+0x39e>
 8006eda:	4630      	mov	r0, r6
 8006edc:	4639      	mov	r1, r7
 8006ede:	f7f9 fe83 	bl	8000be8 <__aeabi_d2f>
 8006ee2:	f8c8 0000 	str.w	r0, [r8]
 8006ee6:	e7c4      	b.n	8006e72 <_scanf_float+0x39e>
 8006ee8:	2500      	movs	r5, #0
 8006eea:	e634      	b.n	8006b56 <_scanf_float+0x82>
 8006eec:	0800bfd0 	.word	0x0800bfd0
 8006ef0:	0800c3d8 	.word	0x0800c3d8

08006ef4 <nanf>:
 8006ef4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006efc <nanf+0x8>
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	7fc00000 	.word	0x7fc00000

08006f00 <siprintf>:
 8006f00:	b40e      	push	{r1, r2, r3}
 8006f02:	b500      	push	{lr}
 8006f04:	b09c      	sub	sp, #112	; 0x70
 8006f06:	ab1d      	add	r3, sp, #116	; 0x74
 8006f08:	9002      	str	r0, [sp, #8]
 8006f0a:	9006      	str	r0, [sp, #24]
 8006f0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f10:	4809      	ldr	r0, [pc, #36]	; (8006f38 <siprintf+0x38>)
 8006f12:	9107      	str	r1, [sp, #28]
 8006f14:	9104      	str	r1, [sp, #16]
 8006f16:	4909      	ldr	r1, [pc, #36]	; (8006f3c <siprintf+0x3c>)
 8006f18:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f1c:	9105      	str	r1, [sp, #20]
 8006f1e:	6800      	ldr	r0, [r0, #0]
 8006f20:	9301      	str	r3, [sp, #4]
 8006f22:	a902      	add	r1, sp, #8
 8006f24:	f002 fee2 	bl	8009cec <_svfiprintf_r>
 8006f28:	9b02      	ldr	r3, [sp, #8]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	701a      	strb	r2, [r3, #0]
 8006f2e:	b01c      	add	sp, #112	; 0x70
 8006f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f34:	b003      	add	sp, #12
 8006f36:	4770      	bx	lr
 8006f38:	20000010 	.word	0x20000010
 8006f3c:	ffff0208 	.word	0xffff0208

08006f40 <sulp>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	4604      	mov	r4, r0
 8006f44:	460d      	mov	r5, r1
 8006f46:	ec45 4b10 	vmov	d0, r4, r5
 8006f4a:	4616      	mov	r6, r2
 8006f4c:	f002 fc2c 	bl	80097a8 <__ulp>
 8006f50:	ec51 0b10 	vmov	r0, r1, d0
 8006f54:	b17e      	cbz	r6, 8006f76 <sulp+0x36>
 8006f56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dd09      	ble.n	8006f76 <sulp+0x36>
 8006f62:	051b      	lsls	r3, r3, #20
 8006f64:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f68:	2400      	movs	r4, #0
 8006f6a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f6e:	4622      	mov	r2, r4
 8006f70:	462b      	mov	r3, r5
 8006f72:	f7f9 fb41 	bl	80005f8 <__aeabi_dmul>
 8006f76:	bd70      	pop	{r4, r5, r6, pc}

08006f78 <_strtod_l>:
 8006f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f7c:	ed2d 8b02 	vpush	{d8}
 8006f80:	b09d      	sub	sp, #116	; 0x74
 8006f82:	461f      	mov	r7, r3
 8006f84:	2300      	movs	r3, #0
 8006f86:	9318      	str	r3, [sp, #96]	; 0x60
 8006f88:	4ba2      	ldr	r3, [pc, #648]	; (8007214 <_strtod_l+0x29c>)
 8006f8a:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	9305      	str	r3, [sp, #20]
 8006f90:	4604      	mov	r4, r0
 8006f92:	4618      	mov	r0, r3
 8006f94:	4688      	mov	r8, r1
 8006f96:	f7f9 f91b 	bl	80001d0 <strlen>
 8006f9a:	f04f 0a00 	mov.w	sl, #0
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	f04f 0b00 	mov.w	fp, #0
 8006fa4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006fa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006faa:	781a      	ldrb	r2, [r3, #0]
 8006fac:	2a2b      	cmp	r2, #43	; 0x2b
 8006fae:	d04e      	beq.n	800704e <_strtod_l+0xd6>
 8006fb0:	d83b      	bhi.n	800702a <_strtod_l+0xb2>
 8006fb2:	2a0d      	cmp	r2, #13
 8006fb4:	d834      	bhi.n	8007020 <_strtod_l+0xa8>
 8006fb6:	2a08      	cmp	r2, #8
 8006fb8:	d834      	bhi.n	8007024 <_strtod_l+0xac>
 8006fba:	2a00      	cmp	r2, #0
 8006fbc:	d03e      	beq.n	800703c <_strtod_l+0xc4>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	930a      	str	r3, [sp, #40]	; 0x28
 8006fc2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006fc4:	7833      	ldrb	r3, [r6, #0]
 8006fc6:	2b30      	cmp	r3, #48	; 0x30
 8006fc8:	f040 80b0 	bne.w	800712c <_strtod_l+0x1b4>
 8006fcc:	7873      	ldrb	r3, [r6, #1]
 8006fce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006fd2:	2b58      	cmp	r3, #88	; 0x58
 8006fd4:	d168      	bne.n	80070a8 <_strtod_l+0x130>
 8006fd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd8:	9301      	str	r3, [sp, #4]
 8006fda:	ab18      	add	r3, sp, #96	; 0x60
 8006fdc:	9702      	str	r7, [sp, #8]
 8006fde:	9300      	str	r3, [sp, #0]
 8006fe0:	4a8d      	ldr	r2, [pc, #564]	; (8007218 <_strtod_l+0x2a0>)
 8006fe2:	ab19      	add	r3, sp, #100	; 0x64
 8006fe4:	a917      	add	r1, sp, #92	; 0x5c
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	f001 fd38 	bl	8008a5c <__gethex>
 8006fec:	f010 0707 	ands.w	r7, r0, #7
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	d005      	beq.n	8007000 <_strtod_l+0x88>
 8006ff4:	2f06      	cmp	r7, #6
 8006ff6:	d12c      	bne.n	8007052 <_strtod_l+0xda>
 8006ff8:	3601      	adds	r6, #1
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	9617      	str	r6, [sp, #92]	; 0x5c
 8006ffe:	930a      	str	r3, [sp, #40]	; 0x28
 8007000:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007002:	2b00      	cmp	r3, #0
 8007004:	f040 8590 	bne.w	8007b28 <_strtod_l+0xbb0>
 8007008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800700a:	b1eb      	cbz	r3, 8007048 <_strtod_l+0xd0>
 800700c:	4652      	mov	r2, sl
 800700e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007012:	ec43 2b10 	vmov	d0, r2, r3
 8007016:	b01d      	add	sp, #116	; 0x74
 8007018:	ecbd 8b02 	vpop	{d8}
 800701c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007020:	2a20      	cmp	r2, #32
 8007022:	d1cc      	bne.n	8006fbe <_strtod_l+0x46>
 8007024:	3301      	adds	r3, #1
 8007026:	9317      	str	r3, [sp, #92]	; 0x5c
 8007028:	e7be      	b.n	8006fa8 <_strtod_l+0x30>
 800702a:	2a2d      	cmp	r2, #45	; 0x2d
 800702c:	d1c7      	bne.n	8006fbe <_strtod_l+0x46>
 800702e:	2201      	movs	r2, #1
 8007030:	920a      	str	r2, [sp, #40]	; 0x28
 8007032:	1c5a      	adds	r2, r3, #1
 8007034:	9217      	str	r2, [sp, #92]	; 0x5c
 8007036:	785b      	ldrb	r3, [r3, #1]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1c2      	bne.n	8006fc2 <_strtod_l+0x4a>
 800703c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800703e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007042:	2b00      	cmp	r3, #0
 8007044:	f040 856e 	bne.w	8007b24 <_strtod_l+0xbac>
 8007048:	4652      	mov	r2, sl
 800704a:	465b      	mov	r3, fp
 800704c:	e7e1      	b.n	8007012 <_strtod_l+0x9a>
 800704e:	2200      	movs	r2, #0
 8007050:	e7ee      	b.n	8007030 <_strtod_l+0xb8>
 8007052:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007054:	b13a      	cbz	r2, 8007066 <_strtod_l+0xee>
 8007056:	2135      	movs	r1, #53	; 0x35
 8007058:	a81a      	add	r0, sp, #104	; 0x68
 800705a:	f002 fcb0 	bl	80099be <__copybits>
 800705e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007060:	4620      	mov	r0, r4
 8007062:	f002 f86f 	bl	8009144 <_Bfree>
 8007066:	3f01      	subs	r7, #1
 8007068:	2f04      	cmp	r7, #4
 800706a:	d806      	bhi.n	800707a <_strtod_l+0x102>
 800706c:	e8df f007 	tbb	[pc, r7]
 8007070:	1714030a 	.word	0x1714030a
 8007074:	0a          	.byte	0x0a
 8007075:	00          	.byte	0x00
 8007076:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800707a:	0728      	lsls	r0, r5, #28
 800707c:	d5c0      	bpl.n	8007000 <_strtod_l+0x88>
 800707e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007082:	e7bd      	b.n	8007000 <_strtod_l+0x88>
 8007084:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007088:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800708a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800708e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007092:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007096:	e7f0      	b.n	800707a <_strtod_l+0x102>
 8007098:	f8df b180 	ldr.w	fp, [pc, #384]	; 800721c <_strtod_l+0x2a4>
 800709c:	e7ed      	b.n	800707a <_strtod_l+0x102>
 800709e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80070a2:	f04f 3aff 	mov.w	sl, #4294967295
 80070a6:	e7e8      	b.n	800707a <_strtod_l+0x102>
 80070a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80070ae:	785b      	ldrb	r3, [r3, #1]
 80070b0:	2b30      	cmp	r3, #48	; 0x30
 80070b2:	d0f9      	beq.n	80070a8 <_strtod_l+0x130>
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0a3      	beq.n	8007000 <_strtod_l+0x88>
 80070b8:	2301      	movs	r3, #1
 80070ba:	f04f 0900 	mov.w	r9, #0
 80070be:	9304      	str	r3, [sp, #16]
 80070c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070c2:	9308      	str	r3, [sp, #32]
 80070c4:	f8cd 901c 	str.w	r9, [sp, #28]
 80070c8:	464f      	mov	r7, r9
 80070ca:	220a      	movs	r2, #10
 80070cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80070ce:	7806      	ldrb	r6, [r0, #0]
 80070d0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80070d4:	b2d9      	uxtb	r1, r3
 80070d6:	2909      	cmp	r1, #9
 80070d8:	d92a      	bls.n	8007130 <_strtod_l+0x1b8>
 80070da:	9905      	ldr	r1, [sp, #20]
 80070dc:	462a      	mov	r2, r5
 80070de:	f002 ff1f 	bl	8009f20 <strncmp>
 80070e2:	b398      	cbz	r0, 800714c <_strtod_l+0x1d4>
 80070e4:	2000      	movs	r0, #0
 80070e6:	4632      	mov	r2, r6
 80070e8:	463d      	mov	r5, r7
 80070ea:	9005      	str	r0, [sp, #20]
 80070ec:	4603      	mov	r3, r0
 80070ee:	2a65      	cmp	r2, #101	; 0x65
 80070f0:	d001      	beq.n	80070f6 <_strtod_l+0x17e>
 80070f2:	2a45      	cmp	r2, #69	; 0x45
 80070f4:	d118      	bne.n	8007128 <_strtod_l+0x1b0>
 80070f6:	b91d      	cbnz	r5, 8007100 <_strtod_l+0x188>
 80070f8:	9a04      	ldr	r2, [sp, #16]
 80070fa:	4302      	orrs	r2, r0
 80070fc:	d09e      	beq.n	800703c <_strtod_l+0xc4>
 80070fe:	2500      	movs	r5, #0
 8007100:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007104:	f108 0201 	add.w	r2, r8, #1
 8007108:	9217      	str	r2, [sp, #92]	; 0x5c
 800710a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800710e:	2a2b      	cmp	r2, #43	; 0x2b
 8007110:	d075      	beq.n	80071fe <_strtod_l+0x286>
 8007112:	2a2d      	cmp	r2, #45	; 0x2d
 8007114:	d07b      	beq.n	800720e <_strtod_l+0x296>
 8007116:	f04f 0c00 	mov.w	ip, #0
 800711a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800711e:	2909      	cmp	r1, #9
 8007120:	f240 8082 	bls.w	8007228 <_strtod_l+0x2b0>
 8007124:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007128:	2600      	movs	r6, #0
 800712a:	e09d      	b.n	8007268 <_strtod_l+0x2f0>
 800712c:	2300      	movs	r3, #0
 800712e:	e7c4      	b.n	80070ba <_strtod_l+0x142>
 8007130:	2f08      	cmp	r7, #8
 8007132:	bfd8      	it	le
 8007134:	9907      	ldrle	r1, [sp, #28]
 8007136:	f100 0001 	add.w	r0, r0, #1
 800713a:	bfda      	itte	le
 800713c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007140:	9307      	strle	r3, [sp, #28]
 8007142:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007146:	3701      	adds	r7, #1
 8007148:	9017      	str	r0, [sp, #92]	; 0x5c
 800714a:	e7bf      	b.n	80070cc <_strtod_l+0x154>
 800714c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800714e:	195a      	adds	r2, r3, r5
 8007150:	9217      	str	r2, [sp, #92]	; 0x5c
 8007152:	5d5a      	ldrb	r2, [r3, r5]
 8007154:	2f00      	cmp	r7, #0
 8007156:	d037      	beq.n	80071c8 <_strtod_l+0x250>
 8007158:	9005      	str	r0, [sp, #20]
 800715a:	463d      	mov	r5, r7
 800715c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007160:	2b09      	cmp	r3, #9
 8007162:	d912      	bls.n	800718a <_strtod_l+0x212>
 8007164:	2301      	movs	r3, #1
 8007166:	e7c2      	b.n	80070ee <_strtod_l+0x176>
 8007168:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	9217      	str	r2, [sp, #92]	; 0x5c
 800716e:	785a      	ldrb	r2, [r3, #1]
 8007170:	3001      	adds	r0, #1
 8007172:	2a30      	cmp	r2, #48	; 0x30
 8007174:	d0f8      	beq.n	8007168 <_strtod_l+0x1f0>
 8007176:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800717a:	2b08      	cmp	r3, #8
 800717c:	f200 84d9 	bhi.w	8007b32 <_strtod_l+0xbba>
 8007180:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007182:	9005      	str	r0, [sp, #20]
 8007184:	2000      	movs	r0, #0
 8007186:	9308      	str	r3, [sp, #32]
 8007188:	4605      	mov	r5, r0
 800718a:	3a30      	subs	r2, #48	; 0x30
 800718c:	f100 0301 	add.w	r3, r0, #1
 8007190:	d014      	beq.n	80071bc <_strtod_l+0x244>
 8007192:	9905      	ldr	r1, [sp, #20]
 8007194:	4419      	add	r1, r3
 8007196:	9105      	str	r1, [sp, #20]
 8007198:	462b      	mov	r3, r5
 800719a:	eb00 0e05 	add.w	lr, r0, r5
 800719e:	210a      	movs	r1, #10
 80071a0:	4573      	cmp	r3, lr
 80071a2:	d113      	bne.n	80071cc <_strtod_l+0x254>
 80071a4:	182b      	adds	r3, r5, r0
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	f105 0501 	add.w	r5, r5, #1
 80071ac:	4405      	add	r5, r0
 80071ae:	dc1c      	bgt.n	80071ea <_strtod_l+0x272>
 80071b0:	9907      	ldr	r1, [sp, #28]
 80071b2:	230a      	movs	r3, #10
 80071b4:	fb03 2301 	mla	r3, r3, r1, r2
 80071b8:	9307      	str	r3, [sp, #28]
 80071ba:	2300      	movs	r3, #0
 80071bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071be:	1c51      	adds	r1, r2, #1
 80071c0:	9117      	str	r1, [sp, #92]	; 0x5c
 80071c2:	7852      	ldrb	r2, [r2, #1]
 80071c4:	4618      	mov	r0, r3
 80071c6:	e7c9      	b.n	800715c <_strtod_l+0x1e4>
 80071c8:	4638      	mov	r0, r7
 80071ca:	e7d2      	b.n	8007172 <_strtod_l+0x1fa>
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	dc04      	bgt.n	80071da <_strtod_l+0x262>
 80071d0:	9e07      	ldr	r6, [sp, #28]
 80071d2:	434e      	muls	r6, r1
 80071d4:	9607      	str	r6, [sp, #28]
 80071d6:	3301      	adds	r3, #1
 80071d8:	e7e2      	b.n	80071a0 <_strtod_l+0x228>
 80071da:	f103 0c01 	add.w	ip, r3, #1
 80071de:	f1bc 0f10 	cmp.w	ip, #16
 80071e2:	bfd8      	it	le
 80071e4:	fb01 f909 	mulle.w	r9, r1, r9
 80071e8:	e7f5      	b.n	80071d6 <_strtod_l+0x25e>
 80071ea:	2d10      	cmp	r5, #16
 80071ec:	bfdc      	itt	le
 80071ee:	230a      	movle	r3, #10
 80071f0:	fb03 2909 	mlale	r9, r3, r9, r2
 80071f4:	e7e1      	b.n	80071ba <_strtod_l+0x242>
 80071f6:	2300      	movs	r3, #0
 80071f8:	9305      	str	r3, [sp, #20]
 80071fa:	2301      	movs	r3, #1
 80071fc:	e77c      	b.n	80070f8 <_strtod_l+0x180>
 80071fe:	f04f 0c00 	mov.w	ip, #0
 8007202:	f108 0202 	add.w	r2, r8, #2
 8007206:	9217      	str	r2, [sp, #92]	; 0x5c
 8007208:	f898 2002 	ldrb.w	r2, [r8, #2]
 800720c:	e785      	b.n	800711a <_strtod_l+0x1a2>
 800720e:	f04f 0c01 	mov.w	ip, #1
 8007212:	e7f6      	b.n	8007202 <_strtod_l+0x28a>
 8007214:	0800c220 	.word	0x0800c220
 8007218:	0800bfd8 	.word	0x0800bfd8
 800721c:	7ff00000 	.word	0x7ff00000
 8007220:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007222:	1c51      	adds	r1, r2, #1
 8007224:	9117      	str	r1, [sp, #92]	; 0x5c
 8007226:	7852      	ldrb	r2, [r2, #1]
 8007228:	2a30      	cmp	r2, #48	; 0x30
 800722a:	d0f9      	beq.n	8007220 <_strtod_l+0x2a8>
 800722c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007230:	2908      	cmp	r1, #8
 8007232:	f63f af79 	bhi.w	8007128 <_strtod_l+0x1b0>
 8007236:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800723a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800723c:	9206      	str	r2, [sp, #24]
 800723e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007240:	1c51      	adds	r1, r2, #1
 8007242:	9117      	str	r1, [sp, #92]	; 0x5c
 8007244:	7852      	ldrb	r2, [r2, #1]
 8007246:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800724a:	2e09      	cmp	r6, #9
 800724c:	d937      	bls.n	80072be <_strtod_l+0x346>
 800724e:	9e06      	ldr	r6, [sp, #24]
 8007250:	1b89      	subs	r1, r1, r6
 8007252:	2908      	cmp	r1, #8
 8007254:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007258:	dc02      	bgt.n	8007260 <_strtod_l+0x2e8>
 800725a:	4576      	cmp	r6, lr
 800725c:	bfa8      	it	ge
 800725e:	4676      	movge	r6, lr
 8007260:	f1bc 0f00 	cmp.w	ip, #0
 8007264:	d000      	beq.n	8007268 <_strtod_l+0x2f0>
 8007266:	4276      	negs	r6, r6
 8007268:	2d00      	cmp	r5, #0
 800726a:	d14d      	bne.n	8007308 <_strtod_l+0x390>
 800726c:	9904      	ldr	r1, [sp, #16]
 800726e:	4301      	orrs	r1, r0
 8007270:	f47f aec6 	bne.w	8007000 <_strtod_l+0x88>
 8007274:	2b00      	cmp	r3, #0
 8007276:	f47f aee1 	bne.w	800703c <_strtod_l+0xc4>
 800727a:	2a69      	cmp	r2, #105	; 0x69
 800727c:	d027      	beq.n	80072ce <_strtod_l+0x356>
 800727e:	dc24      	bgt.n	80072ca <_strtod_l+0x352>
 8007280:	2a49      	cmp	r2, #73	; 0x49
 8007282:	d024      	beq.n	80072ce <_strtod_l+0x356>
 8007284:	2a4e      	cmp	r2, #78	; 0x4e
 8007286:	f47f aed9 	bne.w	800703c <_strtod_l+0xc4>
 800728a:	499f      	ldr	r1, [pc, #636]	; (8007508 <_strtod_l+0x590>)
 800728c:	a817      	add	r0, sp, #92	; 0x5c
 800728e:	f001 fe3d 	bl	8008f0c <__match>
 8007292:	2800      	cmp	r0, #0
 8007294:	f43f aed2 	beq.w	800703c <_strtod_l+0xc4>
 8007298:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2b28      	cmp	r3, #40	; 0x28
 800729e:	d12d      	bne.n	80072fc <_strtod_l+0x384>
 80072a0:	499a      	ldr	r1, [pc, #616]	; (800750c <_strtod_l+0x594>)
 80072a2:	aa1a      	add	r2, sp, #104	; 0x68
 80072a4:	a817      	add	r0, sp, #92	; 0x5c
 80072a6:	f001 fe45 	bl	8008f34 <__hexnan>
 80072aa:	2805      	cmp	r0, #5
 80072ac:	d126      	bne.n	80072fc <_strtod_l+0x384>
 80072ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80072b0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80072b4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80072b8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80072bc:	e6a0      	b.n	8007000 <_strtod_l+0x88>
 80072be:	210a      	movs	r1, #10
 80072c0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80072c4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80072c8:	e7b9      	b.n	800723e <_strtod_l+0x2c6>
 80072ca:	2a6e      	cmp	r2, #110	; 0x6e
 80072cc:	e7db      	b.n	8007286 <_strtod_l+0x30e>
 80072ce:	4990      	ldr	r1, [pc, #576]	; (8007510 <_strtod_l+0x598>)
 80072d0:	a817      	add	r0, sp, #92	; 0x5c
 80072d2:	f001 fe1b 	bl	8008f0c <__match>
 80072d6:	2800      	cmp	r0, #0
 80072d8:	f43f aeb0 	beq.w	800703c <_strtod_l+0xc4>
 80072dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072de:	498d      	ldr	r1, [pc, #564]	; (8007514 <_strtod_l+0x59c>)
 80072e0:	3b01      	subs	r3, #1
 80072e2:	a817      	add	r0, sp, #92	; 0x5c
 80072e4:	9317      	str	r3, [sp, #92]	; 0x5c
 80072e6:	f001 fe11 	bl	8008f0c <__match>
 80072ea:	b910      	cbnz	r0, 80072f2 <_strtod_l+0x37a>
 80072ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072ee:	3301      	adds	r3, #1
 80072f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80072f2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8007524 <_strtod_l+0x5ac>
 80072f6:	f04f 0a00 	mov.w	sl, #0
 80072fa:	e681      	b.n	8007000 <_strtod_l+0x88>
 80072fc:	4886      	ldr	r0, [pc, #536]	; (8007518 <_strtod_l+0x5a0>)
 80072fe:	f002 fdf7 	bl	8009ef0 <nan>
 8007302:	ec5b ab10 	vmov	sl, fp, d0
 8007306:	e67b      	b.n	8007000 <_strtod_l+0x88>
 8007308:	9b05      	ldr	r3, [sp, #20]
 800730a:	9807      	ldr	r0, [sp, #28]
 800730c:	1af3      	subs	r3, r6, r3
 800730e:	2f00      	cmp	r7, #0
 8007310:	bf08      	it	eq
 8007312:	462f      	moveq	r7, r5
 8007314:	2d10      	cmp	r5, #16
 8007316:	9306      	str	r3, [sp, #24]
 8007318:	46a8      	mov	r8, r5
 800731a:	bfa8      	it	ge
 800731c:	f04f 0810 	movge.w	r8, #16
 8007320:	f7f9 f8f0 	bl	8000504 <__aeabi_ui2d>
 8007324:	2d09      	cmp	r5, #9
 8007326:	4682      	mov	sl, r0
 8007328:	468b      	mov	fp, r1
 800732a:	dd13      	ble.n	8007354 <_strtod_l+0x3dc>
 800732c:	4b7b      	ldr	r3, [pc, #492]	; (800751c <_strtod_l+0x5a4>)
 800732e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007332:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007336:	f7f9 f95f 	bl	80005f8 <__aeabi_dmul>
 800733a:	4682      	mov	sl, r0
 800733c:	4648      	mov	r0, r9
 800733e:	468b      	mov	fp, r1
 8007340:	f7f9 f8e0 	bl	8000504 <__aeabi_ui2d>
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	4650      	mov	r0, sl
 800734a:	4659      	mov	r1, fp
 800734c:	f7f8 ff9e 	bl	800028c <__adddf3>
 8007350:	4682      	mov	sl, r0
 8007352:	468b      	mov	fp, r1
 8007354:	2d0f      	cmp	r5, #15
 8007356:	dc38      	bgt.n	80073ca <_strtod_l+0x452>
 8007358:	9b06      	ldr	r3, [sp, #24]
 800735a:	2b00      	cmp	r3, #0
 800735c:	f43f ae50 	beq.w	8007000 <_strtod_l+0x88>
 8007360:	dd24      	ble.n	80073ac <_strtod_l+0x434>
 8007362:	2b16      	cmp	r3, #22
 8007364:	dc0b      	bgt.n	800737e <_strtod_l+0x406>
 8007366:	496d      	ldr	r1, [pc, #436]	; (800751c <_strtod_l+0x5a4>)
 8007368:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800736c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007370:	4652      	mov	r2, sl
 8007372:	465b      	mov	r3, fp
 8007374:	f7f9 f940 	bl	80005f8 <__aeabi_dmul>
 8007378:	4682      	mov	sl, r0
 800737a:	468b      	mov	fp, r1
 800737c:	e640      	b.n	8007000 <_strtod_l+0x88>
 800737e:	9a06      	ldr	r2, [sp, #24]
 8007380:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007384:	4293      	cmp	r3, r2
 8007386:	db20      	blt.n	80073ca <_strtod_l+0x452>
 8007388:	4c64      	ldr	r4, [pc, #400]	; (800751c <_strtod_l+0x5a4>)
 800738a:	f1c5 050f 	rsb	r5, r5, #15
 800738e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007392:	4652      	mov	r2, sl
 8007394:	465b      	mov	r3, fp
 8007396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800739a:	f7f9 f92d 	bl	80005f8 <__aeabi_dmul>
 800739e:	9b06      	ldr	r3, [sp, #24]
 80073a0:	1b5d      	subs	r5, r3, r5
 80073a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80073a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80073aa:	e7e3      	b.n	8007374 <_strtod_l+0x3fc>
 80073ac:	9b06      	ldr	r3, [sp, #24]
 80073ae:	3316      	adds	r3, #22
 80073b0:	db0b      	blt.n	80073ca <_strtod_l+0x452>
 80073b2:	9b05      	ldr	r3, [sp, #20]
 80073b4:	1b9e      	subs	r6, r3, r6
 80073b6:	4b59      	ldr	r3, [pc, #356]	; (800751c <_strtod_l+0x5a4>)
 80073b8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80073bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80073c0:	4650      	mov	r0, sl
 80073c2:	4659      	mov	r1, fp
 80073c4:	f7f9 fa42 	bl	800084c <__aeabi_ddiv>
 80073c8:	e7d6      	b.n	8007378 <_strtod_l+0x400>
 80073ca:	9b06      	ldr	r3, [sp, #24]
 80073cc:	eba5 0808 	sub.w	r8, r5, r8
 80073d0:	4498      	add	r8, r3
 80073d2:	f1b8 0f00 	cmp.w	r8, #0
 80073d6:	dd74      	ble.n	80074c2 <_strtod_l+0x54a>
 80073d8:	f018 030f 	ands.w	r3, r8, #15
 80073dc:	d00a      	beq.n	80073f4 <_strtod_l+0x47c>
 80073de:	494f      	ldr	r1, [pc, #316]	; (800751c <_strtod_l+0x5a4>)
 80073e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80073e4:	4652      	mov	r2, sl
 80073e6:	465b      	mov	r3, fp
 80073e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073ec:	f7f9 f904 	bl	80005f8 <__aeabi_dmul>
 80073f0:	4682      	mov	sl, r0
 80073f2:	468b      	mov	fp, r1
 80073f4:	f038 080f 	bics.w	r8, r8, #15
 80073f8:	d04f      	beq.n	800749a <_strtod_l+0x522>
 80073fa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80073fe:	dd22      	ble.n	8007446 <_strtod_l+0x4ce>
 8007400:	2500      	movs	r5, #0
 8007402:	462e      	mov	r6, r5
 8007404:	9507      	str	r5, [sp, #28]
 8007406:	9505      	str	r5, [sp, #20]
 8007408:	2322      	movs	r3, #34	; 0x22
 800740a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8007524 <_strtod_l+0x5ac>
 800740e:	6023      	str	r3, [r4, #0]
 8007410:	f04f 0a00 	mov.w	sl, #0
 8007414:	9b07      	ldr	r3, [sp, #28]
 8007416:	2b00      	cmp	r3, #0
 8007418:	f43f adf2 	beq.w	8007000 <_strtod_l+0x88>
 800741c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800741e:	4620      	mov	r0, r4
 8007420:	f001 fe90 	bl	8009144 <_Bfree>
 8007424:	9905      	ldr	r1, [sp, #20]
 8007426:	4620      	mov	r0, r4
 8007428:	f001 fe8c 	bl	8009144 <_Bfree>
 800742c:	4631      	mov	r1, r6
 800742e:	4620      	mov	r0, r4
 8007430:	f001 fe88 	bl	8009144 <_Bfree>
 8007434:	9907      	ldr	r1, [sp, #28]
 8007436:	4620      	mov	r0, r4
 8007438:	f001 fe84 	bl	8009144 <_Bfree>
 800743c:	4629      	mov	r1, r5
 800743e:	4620      	mov	r0, r4
 8007440:	f001 fe80 	bl	8009144 <_Bfree>
 8007444:	e5dc      	b.n	8007000 <_strtod_l+0x88>
 8007446:	4b36      	ldr	r3, [pc, #216]	; (8007520 <_strtod_l+0x5a8>)
 8007448:	9304      	str	r3, [sp, #16]
 800744a:	2300      	movs	r3, #0
 800744c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007450:	4650      	mov	r0, sl
 8007452:	4659      	mov	r1, fp
 8007454:	4699      	mov	r9, r3
 8007456:	f1b8 0f01 	cmp.w	r8, #1
 800745a:	dc21      	bgt.n	80074a0 <_strtod_l+0x528>
 800745c:	b10b      	cbz	r3, 8007462 <_strtod_l+0x4ea>
 800745e:	4682      	mov	sl, r0
 8007460:	468b      	mov	fp, r1
 8007462:	4b2f      	ldr	r3, [pc, #188]	; (8007520 <_strtod_l+0x5a8>)
 8007464:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007468:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800746c:	4652      	mov	r2, sl
 800746e:	465b      	mov	r3, fp
 8007470:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007474:	f7f9 f8c0 	bl	80005f8 <__aeabi_dmul>
 8007478:	4b2a      	ldr	r3, [pc, #168]	; (8007524 <_strtod_l+0x5ac>)
 800747a:	460a      	mov	r2, r1
 800747c:	400b      	ands	r3, r1
 800747e:	492a      	ldr	r1, [pc, #168]	; (8007528 <_strtod_l+0x5b0>)
 8007480:	428b      	cmp	r3, r1
 8007482:	4682      	mov	sl, r0
 8007484:	d8bc      	bhi.n	8007400 <_strtod_l+0x488>
 8007486:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800748a:	428b      	cmp	r3, r1
 800748c:	bf86      	itte	hi
 800748e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800752c <_strtod_l+0x5b4>
 8007492:	f04f 3aff 	movhi.w	sl, #4294967295
 8007496:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800749a:	2300      	movs	r3, #0
 800749c:	9304      	str	r3, [sp, #16]
 800749e:	e084      	b.n	80075aa <_strtod_l+0x632>
 80074a0:	f018 0f01 	tst.w	r8, #1
 80074a4:	d005      	beq.n	80074b2 <_strtod_l+0x53a>
 80074a6:	9b04      	ldr	r3, [sp, #16]
 80074a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ac:	f7f9 f8a4 	bl	80005f8 <__aeabi_dmul>
 80074b0:	2301      	movs	r3, #1
 80074b2:	9a04      	ldr	r2, [sp, #16]
 80074b4:	3208      	adds	r2, #8
 80074b6:	f109 0901 	add.w	r9, r9, #1
 80074ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80074be:	9204      	str	r2, [sp, #16]
 80074c0:	e7c9      	b.n	8007456 <_strtod_l+0x4de>
 80074c2:	d0ea      	beq.n	800749a <_strtod_l+0x522>
 80074c4:	f1c8 0800 	rsb	r8, r8, #0
 80074c8:	f018 020f 	ands.w	r2, r8, #15
 80074cc:	d00a      	beq.n	80074e4 <_strtod_l+0x56c>
 80074ce:	4b13      	ldr	r3, [pc, #76]	; (800751c <_strtod_l+0x5a4>)
 80074d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074d4:	4650      	mov	r0, sl
 80074d6:	4659      	mov	r1, fp
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	f7f9 f9b6 	bl	800084c <__aeabi_ddiv>
 80074e0:	4682      	mov	sl, r0
 80074e2:	468b      	mov	fp, r1
 80074e4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80074e8:	d0d7      	beq.n	800749a <_strtod_l+0x522>
 80074ea:	f1b8 0f1f 	cmp.w	r8, #31
 80074ee:	dd1f      	ble.n	8007530 <_strtod_l+0x5b8>
 80074f0:	2500      	movs	r5, #0
 80074f2:	462e      	mov	r6, r5
 80074f4:	9507      	str	r5, [sp, #28]
 80074f6:	9505      	str	r5, [sp, #20]
 80074f8:	2322      	movs	r3, #34	; 0x22
 80074fa:	f04f 0a00 	mov.w	sl, #0
 80074fe:	f04f 0b00 	mov.w	fp, #0
 8007502:	6023      	str	r3, [r4, #0]
 8007504:	e786      	b.n	8007414 <_strtod_l+0x49c>
 8007506:	bf00      	nop
 8007508:	0800bfa9 	.word	0x0800bfa9
 800750c:	0800bfec 	.word	0x0800bfec
 8007510:	0800bfa1 	.word	0x0800bfa1
 8007514:	0800c12c 	.word	0x0800c12c
 8007518:	0800c3d8 	.word	0x0800c3d8
 800751c:	0800c2b8 	.word	0x0800c2b8
 8007520:	0800c290 	.word	0x0800c290
 8007524:	7ff00000 	.word	0x7ff00000
 8007528:	7ca00000 	.word	0x7ca00000
 800752c:	7fefffff 	.word	0x7fefffff
 8007530:	f018 0310 	ands.w	r3, r8, #16
 8007534:	bf18      	it	ne
 8007536:	236a      	movne	r3, #106	; 0x6a
 8007538:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80078e8 <_strtod_l+0x970>
 800753c:	9304      	str	r3, [sp, #16]
 800753e:	4650      	mov	r0, sl
 8007540:	4659      	mov	r1, fp
 8007542:	2300      	movs	r3, #0
 8007544:	f018 0f01 	tst.w	r8, #1
 8007548:	d004      	beq.n	8007554 <_strtod_l+0x5dc>
 800754a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800754e:	f7f9 f853 	bl	80005f8 <__aeabi_dmul>
 8007552:	2301      	movs	r3, #1
 8007554:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007558:	f109 0908 	add.w	r9, r9, #8
 800755c:	d1f2      	bne.n	8007544 <_strtod_l+0x5cc>
 800755e:	b10b      	cbz	r3, 8007564 <_strtod_l+0x5ec>
 8007560:	4682      	mov	sl, r0
 8007562:	468b      	mov	fp, r1
 8007564:	9b04      	ldr	r3, [sp, #16]
 8007566:	b1c3      	cbz	r3, 800759a <_strtod_l+0x622>
 8007568:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800756c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007570:	2b00      	cmp	r3, #0
 8007572:	4659      	mov	r1, fp
 8007574:	dd11      	ble.n	800759a <_strtod_l+0x622>
 8007576:	2b1f      	cmp	r3, #31
 8007578:	f340 8124 	ble.w	80077c4 <_strtod_l+0x84c>
 800757c:	2b34      	cmp	r3, #52	; 0x34
 800757e:	bfde      	ittt	le
 8007580:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007584:	f04f 33ff 	movle.w	r3, #4294967295
 8007588:	fa03 f202 	lslle.w	r2, r3, r2
 800758c:	f04f 0a00 	mov.w	sl, #0
 8007590:	bfcc      	ite	gt
 8007592:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007596:	ea02 0b01 	andle.w	fp, r2, r1
 800759a:	2200      	movs	r2, #0
 800759c:	2300      	movs	r3, #0
 800759e:	4650      	mov	r0, sl
 80075a0:	4659      	mov	r1, fp
 80075a2:	f7f9 fa91 	bl	8000ac8 <__aeabi_dcmpeq>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	d1a2      	bne.n	80074f0 <_strtod_l+0x578>
 80075aa:	9b07      	ldr	r3, [sp, #28]
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	9908      	ldr	r1, [sp, #32]
 80075b0:	462b      	mov	r3, r5
 80075b2:	463a      	mov	r2, r7
 80075b4:	4620      	mov	r0, r4
 80075b6:	f001 fe2d 	bl	8009214 <__s2b>
 80075ba:	9007      	str	r0, [sp, #28]
 80075bc:	2800      	cmp	r0, #0
 80075be:	f43f af1f 	beq.w	8007400 <_strtod_l+0x488>
 80075c2:	9b05      	ldr	r3, [sp, #20]
 80075c4:	1b9e      	subs	r6, r3, r6
 80075c6:	9b06      	ldr	r3, [sp, #24]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	bfb4      	ite	lt
 80075cc:	4633      	movlt	r3, r6
 80075ce:	2300      	movge	r3, #0
 80075d0:	930c      	str	r3, [sp, #48]	; 0x30
 80075d2:	9b06      	ldr	r3, [sp, #24]
 80075d4:	2500      	movs	r5, #0
 80075d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80075da:	9312      	str	r3, [sp, #72]	; 0x48
 80075dc:	462e      	mov	r6, r5
 80075de:	9b07      	ldr	r3, [sp, #28]
 80075e0:	4620      	mov	r0, r4
 80075e2:	6859      	ldr	r1, [r3, #4]
 80075e4:	f001 fd6e 	bl	80090c4 <_Balloc>
 80075e8:	9005      	str	r0, [sp, #20]
 80075ea:	2800      	cmp	r0, #0
 80075ec:	f43f af0c 	beq.w	8007408 <_strtod_l+0x490>
 80075f0:	9b07      	ldr	r3, [sp, #28]
 80075f2:	691a      	ldr	r2, [r3, #16]
 80075f4:	3202      	adds	r2, #2
 80075f6:	f103 010c 	add.w	r1, r3, #12
 80075fa:	0092      	lsls	r2, r2, #2
 80075fc:	300c      	adds	r0, #12
 80075fe:	f001 fd53 	bl	80090a8 <memcpy>
 8007602:	ec4b ab10 	vmov	d0, sl, fp
 8007606:	aa1a      	add	r2, sp, #104	; 0x68
 8007608:	a919      	add	r1, sp, #100	; 0x64
 800760a:	4620      	mov	r0, r4
 800760c:	f002 f948 	bl	80098a0 <__d2b>
 8007610:	ec4b ab18 	vmov	d8, sl, fp
 8007614:	9018      	str	r0, [sp, #96]	; 0x60
 8007616:	2800      	cmp	r0, #0
 8007618:	f43f aef6 	beq.w	8007408 <_strtod_l+0x490>
 800761c:	2101      	movs	r1, #1
 800761e:	4620      	mov	r0, r4
 8007620:	f001 fe92 	bl	8009348 <__i2b>
 8007624:	4606      	mov	r6, r0
 8007626:	2800      	cmp	r0, #0
 8007628:	f43f aeee 	beq.w	8007408 <_strtod_l+0x490>
 800762c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800762e:	9904      	ldr	r1, [sp, #16]
 8007630:	2b00      	cmp	r3, #0
 8007632:	bfab      	itete	ge
 8007634:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007636:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007638:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800763a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800763e:	bfac      	ite	ge
 8007640:	eb03 0902 	addge.w	r9, r3, r2
 8007644:	1ad7      	sublt	r7, r2, r3
 8007646:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007648:	eba3 0801 	sub.w	r8, r3, r1
 800764c:	4490      	add	r8, r2
 800764e:	4ba1      	ldr	r3, [pc, #644]	; (80078d4 <_strtod_l+0x95c>)
 8007650:	f108 38ff 	add.w	r8, r8, #4294967295
 8007654:	4598      	cmp	r8, r3
 8007656:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800765a:	f280 80c7 	bge.w	80077ec <_strtod_l+0x874>
 800765e:	eba3 0308 	sub.w	r3, r3, r8
 8007662:	2b1f      	cmp	r3, #31
 8007664:	eba2 0203 	sub.w	r2, r2, r3
 8007668:	f04f 0101 	mov.w	r1, #1
 800766c:	f300 80b1 	bgt.w	80077d2 <_strtod_l+0x85a>
 8007670:	fa01 f303 	lsl.w	r3, r1, r3
 8007674:	930d      	str	r3, [sp, #52]	; 0x34
 8007676:	2300      	movs	r3, #0
 8007678:	9308      	str	r3, [sp, #32]
 800767a:	eb09 0802 	add.w	r8, r9, r2
 800767e:	9b04      	ldr	r3, [sp, #16]
 8007680:	45c1      	cmp	r9, r8
 8007682:	4417      	add	r7, r2
 8007684:	441f      	add	r7, r3
 8007686:	464b      	mov	r3, r9
 8007688:	bfa8      	it	ge
 800768a:	4643      	movge	r3, r8
 800768c:	42bb      	cmp	r3, r7
 800768e:	bfa8      	it	ge
 8007690:	463b      	movge	r3, r7
 8007692:	2b00      	cmp	r3, #0
 8007694:	bfc2      	ittt	gt
 8007696:	eba8 0803 	subgt.w	r8, r8, r3
 800769a:	1aff      	subgt	r7, r7, r3
 800769c:	eba9 0903 	subgt.w	r9, r9, r3
 80076a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	dd17      	ble.n	80076d6 <_strtod_l+0x75e>
 80076a6:	4631      	mov	r1, r6
 80076a8:	461a      	mov	r2, r3
 80076aa:	4620      	mov	r0, r4
 80076ac:	f001 ff0c 	bl	80094c8 <__pow5mult>
 80076b0:	4606      	mov	r6, r0
 80076b2:	2800      	cmp	r0, #0
 80076b4:	f43f aea8 	beq.w	8007408 <_strtod_l+0x490>
 80076b8:	4601      	mov	r1, r0
 80076ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80076bc:	4620      	mov	r0, r4
 80076be:	f001 fe59 	bl	8009374 <__multiply>
 80076c2:	900b      	str	r0, [sp, #44]	; 0x2c
 80076c4:	2800      	cmp	r0, #0
 80076c6:	f43f ae9f 	beq.w	8007408 <_strtod_l+0x490>
 80076ca:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076cc:	4620      	mov	r0, r4
 80076ce:	f001 fd39 	bl	8009144 <_Bfree>
 80076d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076d4:	9318      	str	r3, [sp, #96]	; 0x60
 80076d6:	f1b8 0f00 	cmp.w	r8, #0
 80076da:	f300 808c 	bgt.w	80077f6 <_strtod_l+0x87e>
 80076de:	9b06      	ldr	r3, [sp, #24]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	dd08      	ble.n	80076f6 <_strtod_l+0x77e>
 80076e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076e6:	9905      	ldr	r1, [sp, #20]
 80076e8:	4620      	mov	r0, r4
 80076ea:	f001 feed 	bl	80094c8 <__pow5mult>
 80076ee:	9005      	str	r0, [sp, #20]
 80076f0:	2800      	cmp	r0, #0
 80076f2:	f43f ae89 	beq.w	8007408 <_strtod_l+0x490>
 80076f6:	2f00      	cmp	r7, #0
 80076f8:	dd08      	ble.n	800770c <_strtod_l+0x794>
 80076fa:	9905      	ldr	r1, [sp, #20]
 80076fc:	463a      	mov	r2, r7
 80076fe:	4620      	mov	r0, r4
 8007700:	f001 ff3c 	bl	800957c <__lshift>
 8007704:	9005      	str	r0, [sp, #20]
 8007706:	2800      	cmp	r0, #0
 8007708:	f43f ae7e 	beq.w	8007408 <_strtod_l+0x490>
 800770c:	f1b9 0f00 	cmp.w	r9, #0
 8007710:	dd08      	ble.n	8007724 <_strtod_l+0x7ac>
 8007712:	4631      	mov	r1, r6
 8007714:	464a      	mov	r2, r9
 8007716:	4620      	mov	r0, r4
 8007718:	f001 ff30 	bl	800957c <__lshift>
 800771c:	4606      	mov	r6, r0
 800771e:	2800      	cmp	r0, #0
 8007720:	f43f ae72 	beq.w	8007408 <_strtod_l+0x490>
 8007724:	9a05      	ldr	r2, [sp, #20]
 8007726:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007728:	4620      	mov	r0, r4
 800772a:	f001 ffb3 	bl	8009694 <__mdiff>
 800772e:	4605      	mov	r5, r0
 8007730:	2800      	cmp	r0, #0
 8007732:	f43f ae69 	beq.w	8007408 <_strtod_l+0x490>
 8007736:	68c3      	ldr	r3, [r0, #12]
 8007738:	930b      	str	r3, [sp, #44]	; 0x2c
 800773a:	2300      	movs	r3, #0
 800773c:	60c3      	str	r3, [r0, #12]
 800773e:	4631      	mov	r1, r6
 8007740:	f001 ff8c 	bl	800965c <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	da60      	bge.n	800780a <_strtod_l+0x892>
 8007748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800774a:	ea53 030a 	orrs.w	r3, r3, sl
 800774e:	f040 8082 	bne.w	8007856 <_strtod_l+0x8de>
 8007752:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007756:	2b00      	cmp	r3, #0
 8007758:	d17d      	bne.n	8007856 <_strtod_l+0x8de>
 800775a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800775e:	0d1b      	lsrs	r3, r3, #20
 8007760:	051b      	lsls	r3, r3, #20
 8007762:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007766:	d976      	bls.n	8007856 <_strtod_l+0x8de>
 8007768:	696b      	ldr	r3, [r5, #20]
 800776a:	b913      	cbnz	r3, 8007772 <_strtod_l+0x7fa>
 800776c:	692b      	ldr	r3, [r5, #16]
 800776e:	2b01      	cmp	r3, #1
 8007770:	dd71      	ble.n	8007856 <_strtod_l+0x8de>
 8007772:	4629      	mov	r1, r5
 8007774:	2201      	movs	r2, #1
 8007776:	4620      	mov	r0, r4
 8007778:	f001 ff00 	bl	800957c <__lshift>
 800777c:	4631      	mov	r1, r6
 800777e:	4605      	mov	r5, r0
 8007780:	f001 ff6c 	bl	800965c <__mcmp>
 8007784:	2800      	cmp	r0, #0
 8007786:	dd66      	ble.n	8007856 <_strtod_l+0x8de>
 8007788:	9904      	ldr	r1, [sp, #16]
 800778a:	4a53      	ldr	r2, [pc, #332]	; (80078d8 <_strtod_l+0x960>)
 800778c:	465b      	mov	r3, fp
 800778e:	2900      	cmp	r1, #0
 8007790:	f000 8081 	beq.w	8007896 <_strtod_l+0x91e>
 8007794:	ea02 010b 	and.w	r1, r2, fp
 8007798:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800779c:	dc7b      	bgt.n	8007896 <_strtod_l+0x91e>
 800779e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80077a2:	f77f aea9 	ble.w	80074f8 <_strtod_l+0x580>
 80077a6:	4b4d      	ldr	r3, [pc, #308]	; (80078dc <_strtod_l+0x964>)
 80077a8:	4650      	mov	r0, sl
 80077aa:	4659      	mov	r1, fp
 80077ac:	2200      	movs	r2, #0
 80077ae:	f7f8 ff23 	bl	80005f8 <__aeabi_dmul>
 80077b2:	460b      	mov	r3, r1
 80077b4:	4303      	orrs	r3, r0
 80077b6:	bf08      	it	eq
 80077b8:	2322      	moveq	r3, #34	; 0x22
 80077ba:	4682      	mov	sl, r0
 80077bc:	468b      	mov	fp, r1
 80077be:	bf08      	it	eq
 80077c0:	6023      	streq	r3, [r4, #0]
 80077c2:	e62b      	b.n	800741c <_strtod_l+0x4a4>
 80077c4:	f04f 32ff 	mov.w	r2, #4294967295
 80077c8:	fa02 f303 	lsl.w	r3, r2, r3
 80077cc:	ea03 0a0a 	and.w	sl, r3, sl
 80077d0:	e6e3      	b.n	800759a <_strtod_l+0x622>
 80077d2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80077d6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80077da:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80077de:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80077e2:	fa01 f308 	lsl.w	r3, r1, r8
 80077e6:	9308      	str	r3, [sp, #32]
 80077e8:	910d      	str	r1, [sp, #52]	; 0x34
 80077ea:	e746      	b.n	800767a <_strtod_l+0x702>
 80077ec:	2300      	movs	r3, #0
 80077ee:	9308      	str	r3, [sp, #32]
 80077f0:	2301      	movs	r3, #1
 80077f2:	930d      	str	r3, [sp, #52]	; 0x34
 80077f4:	e741      	b.n	800767a <_strtod_l+0x702>
 80077f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077f8:	4642      	mov	r2, r8
 80077fa:	4620      	mov	r0, r4
 80077fc:	f001 febe 	bl	800957c <__lshift>
 8007800:	9018      	str	r0, [sp, #96]	; 0x60
 8007802:	2800      	cmp	r0, #0
 8007804:	f47f af6b 	bne.w	80076de <_strtod_l+0x766>
 8007808:	e5fe      	b.n	8007408 <_strtod_l+0x490>
 800780a:	465f      	mov	r7, fp
 800780c:	d16e      	bne.n	80078ec <_strtod_l+0x974>
 800780e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007810:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007814:	b342      	cbz	r2, 8007868 <_strtod_l+0x8f0>
 8007816:	4a32      	ldr	r2, [pc, #200]	; (80078e0 <_strtod_l+0x968>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d128      	bne.n	800786e <_strtod_l+0x8f6>
 800781c:	9b04      	ldr	r3, [sp, #16]
 800781e:	4651      	mov	r1, sl
 8007820:	b1eb      	cbz	r3, 800785e <_strtod_l+0x8e6>
 8007822:	4b2d      	ldr	r3, [pc, #180]	; (80078d8 <_strtod_l+0x960>)
 8007824:	403b      	ands	r3, r7
 8007826:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800782a:	f04f 32ff 	mov.w	r2, #4294967295
 800782e:	d819      	bhi.n	8007864 <_strtod_l+0x8ec>
 8007830:	0d1b      	lsrs	r3, r3, #20
 8007832:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007836:	fa02 f303 	lsl.w	r3, r2, r3
 800783a:	4299      	cmp	r1, r3
 800783c:	d117      	bne.n	800786e <_strtod_l+0x8f6>
 800783e:	4b29      	ldr	r3, [pc, #164]	; (80078e4 <_strtod_l+0x96c>)
 8007840:	429f      	cmp	r7, r3
 8007842:	d102      	bne.n	800784a <_strtod_l+0x8d2>
 8007844:	3101      	adds	r1, #1
 8007846:	f43f addf 	beq.w	8007408 <_strtod_l+0x490>
 800784a:	4b23      	ldr	r3, [pc, #140]	; (80078d8 <_strtod_l+0x960>)
 800784c:	403b      	ands	r3, r7
 800784e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007852:	f04f 0a00 	mov.w	sl, #0
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1a4      	bne.n	80077a6 <_strtod_l+0x82e>
 800785c:	e5de      	b.n	800741c <_strtod_l+0x4a4>
 800785e:	f04f 33ff 	mov.w	r3, #4294967295
 8007862:	e7ea      	b.n	800783a <_strtod_l+0x8c2>
 8007864:	4613      	mov	r3, r2
 8007866:	e7e8      	b.n	800783a <_strtod_l+0x8c2>
 8007868:	ea53 030a 	orrs.w	r3, r3, sl
 800786c:	d08c      	beq.n	8007788 <_strtod_l+0x810>
 800786e:	9b08      	ldr	r3, [sp, #32]
 8007870:	b1db      	cbz	r3, 80078aa <_strtod_l+0x932>
 8007872:	423b      	tst	r3, r7
 8007874:	d0ef      	beq.n	8007856 <_strtod_l+0x8de>
 8007876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007878:	9a04      	ldr	r2, [sp, #16]
 800787a:	4650      	mov	r0, sl
 800787c:	4659      	mov	r1, fp
 800787e:	b1c3      	cbz	r3, 80078b2 <_strtod_l+0x93a>
 8007880:	f7ff fb5e 	bl	8006f40 <sulp>
 8007884:	4602      	mov	r2, r0
 8007886:	460b      	mov	r3, r1
 8007888:	ec51 0b18 	vmov	r0, r1, d8
 800788c:	f7f8 fcfe 	bl	800028c <__adddf3>
 8007890:	4682      	mov	sl, r0
 8007892:	468b      	mov	fp, r1
 8007894:	e7df      	b.n	8007856 <_strtod_l+0x8de>
 8007896:	4013      	ands	r3, r2
 8007898:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800789c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80078a0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80078a4:	f04f 3aff 	mov.w	sl, #4294967295
 80078a8:	e7d5      	b.n	8007856 <_strtod_l+0x8de>
 80078aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078ac:	ea13 0f0a 	tst.w	r3, sl
 80078b0:	e7e0      	b.n	8007874 <_strtod_l+0x8fc>
 80078b2:	f7ff fb45 	bl	8006f40 <sulp>
 80078b6:	4602      	mov	r2, r0
 80078b8:	460b      	mov	r3, r1
 80078ba:	ec51 0b18 	vmov	r0, r1, d8
 80078be:	f7f8 fce3 	bl	8000288 <__aeabi_dsub>
 80078c2:	2200      	movs	r2, #0
 80078c4:	2300      	movs	r3, #0
 80078c6:	4682      	mov	sl, r0
 80078c8:	468b      	mov	fp, r1
 80078ca:	f7f9 f8fd 	bl	8000ac8 <__aeabi_dcmpeq>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d0c1      	beq.n	8007856 <_strtod_l+0x8de>
 80078d2:	e611      	b.n	80074f8 <_strtod_l+0x580>
 80078d4:	fffffc02 	.word	0xfffffc02
 80078d8:	7ff00000 	.word	0x7ff00000
 80078dc:	39500000 	.word	0x39500000
 80078e0:	000fffff 	.word	0x000fffff
 80078e4:	7fefffff 	.word	0x7fefffff
 80078e8:	0800c000 	.word	0x0800c000
 80078ec:	4631      	mov	r1, r6
 80078ee:	4628      	mov	r0, r5
 80078f0:	f002 f832 	bl	8009958 <__ratio>
 80078f4:	ec59 8b10 	vmov	r8, r9, d0
 80078f8:	ee10 0a10 	vmov	r0, s0
 80078fc:	2200      	movs	r2, #0
 80078fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007902:	4649      	mov	r1, r9
 8007904:	f7f9 f8f4 	bl	8000af0 <__aeabi_dcmple>
 8007908:	2800      	cmp	r0, #0
 800790a:	d07a      	beq.n	8007a02 <_strtod_l+0xa8a>
 800790c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800790e:	2b00      	cmp	r3, #0
 8007910:	d04a      	beq.n	80079a8 <_strtod_l+0xa30>
 8007912:	4b95      	ldr	r3, [pc, #596]	; (8007b68 <_strtod_l+0xbf0>)
 8007914:	2200      	movs	r2, #0
 8007916:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800791a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007b68 <_strtod_l+0xbf0>
 800791e:	f04f 0800 	mov.w	r8, #0
 8007922:	4b92      	ldr	r3, [pc, #584]	; (8007b6c <_strtod_l+0xbf4>)
 8007924:	403b      	ands	r3, r7
 8007926:	930d      	str	r3, [sp, #52]	; 0x34
 8007928:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800792a:	4b91      	ldr	r3, [pc, #580]	; (8007b70 <_strtod_l+0xbf8>)
 800792c:	429a      	cmp	r2, r3
 800792e:	f040 80b0 	bne.w	8007a92 <_strtod_l+0xb1a>
 8007932:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007936:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800793a:	ec4b ab10 	vmov	d0, sl, fp
 800793e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007942:	f001 ff31 	bl	80097a8 <__ulp>
 8007946:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800794a:	ec53 2b10 	vmov	r2, r3, d0
 800794e:	f7f8 fe53 	bl	80005f8 <__aeabi_dmul>
 8007952:	4652      	mov	r2, sl
 8007954:	465b      	mov	r3, fp
 8007956:	f7f8 fc99 	bl	800028c <__adddf3>
 800795a:	460b      	mov	r3, r1
 800795c:	4983      	ldr	r1, [pc, #524]	; (8007b6c <_strtod_l+0xbf4>)
 800795e:	4a85      	ldr	r2, [pc, #532]	; (8007b74 <_strtod_l+0xbfc>)
 8007960:	4019      	ands	r1, r3
 8007962:	4291      	cmp	r1, r2
 8007964:	4682      	mov	sl, r0
 8007966:	d960      	bls.n	8007a2a <_strtod_l+0xab2>
 8007968:	ee18 3a90 	vmov	r3, s17
 800796c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007970:	4293      	cmp	r3, r2
 8007972:	d104      	bne.n	800797e <_strtod_l+0xa06>
 8007974:	ee18 3a10 	vmov	r3, s16
 8007978:	3301      	adds	r3, #1
 800797a:	f43f ad45 	beq.w	8007408 <_strtod_l+0x490>
 800797e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007b80 <_strtod_l+0xc08>
 8007982:	f04f 3aff 	mov.w	sl, #4294967295
 8007986:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007988:	4620      	mov	r0, r4
 800798a:	f001 fbdb 	bl	8009144 <_Bfree>
 800798e:	9905      	ldr	r1, [sp, #20]
 8007990:	4620      	mov	r0, r4
 8007992:	f001 fbd7 	bl	8009144 <_Bfree>
 8007996:	4631      	mov	r1, r6
 8007998:	4620      	mov	r0, r4
 800799a:	f001 fbd3 	bl	8009144 <_Bfree>
 800799e:	4629      	mov	r1, r5
 80079a0:	4620      	mov	r0, r4
 80079a2:	f001 fbcf 	bl	8009144 <_Bfree>
 80079a6:	e61a      	b.n	80075de <_strtod_l+0x666>
 80079a8:	f1ba 0f00 	cmp.w	sl, #0
 80079ac:	d11b      	bne.n	80079e6 <_strtod_l+0xa6e>
 80079ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079b2:	b9f3      	cbnz	r3, 80079f2 <_strtod_l+0xa7a>
 80079b4:	4b6c      	ldr	r3, [pc, #432]	; (8007b68 <_strtod_l+0xbf0>)
 80079b6:	2200      	movs	r2, #0
 80079b8:	4640      	mov	r0, r8
 80079ba:	4649      	mov	r1, r9
 80079bc:	f7f9 f88e 	bl	8000adc <__aeabi_dcmplt>
 80079c0:	b9d0      	cbnz	r0, 80079f8 <_strtod_l+0xa80>
 80079c2:	4640      	mov	r0, r8
 80079c4:	4649      	mov	r1, r9
 80079c6:	4b6c      	ldr	r3, [pc, #432]	; (8007b78 <_strtod_l+0xc00>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	f7f8 fe15 	bl	80005f8 <__aeabi_dmul>
 80079ce:	4680      	mov	r8, r0
 80079d0:	4689      	mov	r9, r1
 80079d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80079d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80079da:	9315      	str	r3, [sp, #84]	; 0x54
 80079dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80079e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80079e4:	e79d      	b.n	8007922 <_strtod_l+0x9aa>
 80079e6:	f1ba 0f01 	cmp.w	sl, #1
 80079ea:	d102      	bne.n	80079f2 <_strtod_l+0xa7a>
 80079ec:	2f00      	cmp	r7, #0
 80079ee:	f43f ad83 	beq.w	80074f8 <_strtod_l+0x580>
 80079f2:	4b62      	ldr	r3, [pc, #392]	; (8007b7c <_strtod_l+0xc04>)
 80079f4:	2200      	movs	r2, #0
 80079f6:	e78e      	b.n	8007916 <_strtod_l+0x99e>
 80079f8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007b78 <_strtod_l+0xc00>
 80079fc:	f04f 0800 	mov.w	r8, #0
 8007a00:	e7e7      	b.n	80079d2 <_strtod_l+0xa5a>
 8007a02:	4b5d      	ldr	r3, [pc, #372]	; (8007b78 <_strtod_l+0xc00>)
 8007a04:	4640      	mov	r0, r8
 8007a06:	4649      	mov	r1, r9
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f7f8 fdf5 	bl	80005f8 <__aeabi_dmul>
 8007a0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a10:	4680      	mov	r8, r0
 8007a12:	4689      	mov	r9, r1
 8007a14:	b933      	cbnz	r3, 8007a24 <_strtod_l+0xaac>
 8007a16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a1a:	900e      	str	r0, [sp, #56]	; 0x38
 8007a1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007a22:	e7dd      	b.n	80079e0 <_strtod_l+0xa68>
 8007a24:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007a28:	e7f9      	b.n	8007a1e <_strtod_l+0xaa6>
 8007a2a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007a2e:	9b04      	ldr	r3, [sp, #16]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1a8      	bne.n	8007986 <_strtod_l+0xa0e>
 8007a34:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007a38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a3a:	0d1b      	lsrs	r3, r3, #20
 8007a3c:	051b      	lsls	r3, r3, #20
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d1a1      	bne.n	8007986 <_strtod_l+0xa0e>
 8007a42:	4640      	mov	r0, r8
 8007a44:	4649      	mov	r1, r9
 8007a46:	f7f9 f91f 	bl	8000c88 <__aeabi_d2lz>
 8007a4a:	f7f8 fda7 	bl	800059c <__aeabi_l2d>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	460b      	mov	r3, r1
 8007a52:	4640      	mov	r0, r8
 8007a54:	4649      	mov	r1, r9
 8007a56:	f7f8 fc17 	bl	8000288 <__aeabi_dsub>
 8007a5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a60:	ea43 030a 	orr.w	r3, r3, sl
 8007a64:	4313      	orrs	r3, r2
 8007a66:	4680      	mov	r8, r0
 8007a68:	4689      	mov	r9, r1
 8007a6a:	d055      	beq.n	8007b18 <_strtod_l+0xba0>
 8007a6c:	a336      	add	r3, pc, #216	; (adr r3, 8007b48 <_strtod_l+0xbd0>)
 8007a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a72:	f7f9 f833 	bl	8000adc <__aeabi_dcmplt>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f47f acd0 	bne.w	800741c <_strtod_l+0x4a4>
 8007a7c:	a334      	add	r3, pc, #208	; (adr r3, 8007b50 <_strtod_l+0xbd8>)
 8007a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a82:	4640      	mov	r0, r8
 8007a84:	4649      	mov	r1, r9
 8007a86:	f7f9 f847 	bl	8000b18 <__aeabi_dcmpgt>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	f43f af7b 	beq.w	8007986 <_strtod_l+0xa0e>
 8007a90:	e4c4      	b.n	800741c <_strtod_l+0x4a4>
 8007a92:	9b04      	ldr	r3, [sp, #16]
 8007a94:	b333      	cbz	r3, 8007ae4 <_strtod_l+0xb6c>
 8007a96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a98:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a9c:	d822      	bhi.n	8007ae4 <_strtod_l+0xb6c>
 8007a9e:	a32e      	add	r3, pc, #184	; (adr r3, 8007b58 <_strtod_l+0xbe0>)
 8007aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa4:	4640      	mov	r0, r8
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	f7f9 f822 	bl	8000af0 <__aeabi_dcmple>
 8007aac:	b1a0      	cbz	r0, 8007ad8 <_strtod_l+0xb60>
 8007aae:	4649      	mov	r1, r9
 8007ab0:	4640      	mov	r0, r8
 8007ab2:	f7f9 f879 	bl	8000ba8 <__aeabi_d2uiz>
 8007ab6:	2801      	cmp	r0, #1
 8007ab8:	bf38      	it	cc
 8007aba:	2001      	movcc	r0, #1
 8007abc:	f7f8 fd22 	bl	8000504 <__aeabi_ui2d>
 8007ac0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ac2:	4680      	mov	r8, r0
 8007ac4:	4689      	mov	r9, r1
 8007ac6:	bb23      	cbnz	r3, 8007b12 <_strtod_l+0xb9a>
 8007ac8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007acc:	9010      	str	r0, [sp, #64]	; 0x40
 8007ace:	9311      	str	r3, [sp, #68]	; 0x44
 8007ad0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007ad4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ada:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007adc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007ae0:	1a9b      	subs	r3, r3, r2
 8007ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8007ae4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ae8:	eeb0 0a48 	vmov.f32	s0, s16
 8007aec:	eef0 0a68 	vmov.f32	s1, s17
 8007af0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007af4:	f001 fe58 	bl	80097a8 <__ulp>
 8007af8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007afc:	ec53 2b10 	vmov	r2, r3, d0
 8007b00:	f7f8 fd7a 	bl	80005f8 <__aeabi_dmul>
 8007b04:	ec53 2b18 	vmov	r2, r3, d8
 8007b08:	f7f8 fbc0 	bl	800028c <__adddf3>
 8007b0c:	4682      	mov	sl, r0
 8007b0e:	468b      	mov	fp, r1
 8007b10:	e78d      	b.n	8007a2e <_strtod_l+0xab6>
 8007b12:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007b16:	e7db      	b.n	8007ad0 <_strtod_l+0xb58>
 8007b18:	a311      	add	r3, pc, #68	; (adr r3, 8007b60 <_strtod_l+0xbe8>)
 8007b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1e:	f7f8 ffdd 	bl	8000adc <__aeabi_dcmplt>
 8007b22:	e7b2      	b.n	8007a8a <_strtod_l+0xb12>
 8007b24:	2300      	movs	r3, #0
 8007b26:	930a      	str	r3, [sp, #40]	; 0x28
 8007b28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007b2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b2c:	6013      	str	r3, [r2, #0]
 8007b2e:	f7ff ba6b 	b.w	8007008 <_strtod_l+0x90>
 8007b32:	2a65      	cmp	r2, #101	; 0x65
 8007b34:	f43f ab5f 	beq.w	80071f6 <_strtod_l+0x27e>
 8007b38:	2a45      	cmp	r2, #69	; 0x45
 8007b3a:	f43f ab5c 	beq.w	80071f6 <_strtod_l+0x27e>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	f7ff bb94 	b.w	800726c <_strtod_l+0x2f4>
 8007b44:	f3af 8000 	nop.w
 8007b48:	94a03595 	.word	0x94a03595
 8007b4c:	3fdfffff 	.word	0x3fdfffff
 8007b50:	35afe535 	.word	0x35afe535
 8007b54:	3fe00000 	.word	0x3fe00000
 8007b58:	ffc00000 	.word	0xffc00000
 8007b5c:	41dfffff 	.word	0x41dfffff
 8007b60:	94a03595 	.word	0x94a03595
 8007b64:	3fcfffff 	.word	0x3fcfffff
 8007b68:	3ff00000 	.word	0x3ff00000
 8007b6c:	7ff00000 	.word	0x7ff00000
 8007b70:	7fe00000 	.word	0x7fe00000
 8007b74:	7c9fffff 	.word	0x7c9fffff
 8007b78:	3fe00000 	.word	0x3fe00000
 8007b7c:	bff00000 	.word	0xbff00000
 8007b80:	7fefffff 	.word	0x7fefffff

08007b84 <_strtod_r>:
 8007b84:	4b01      	ldr	r3, [pc, #4]	; (8007b8c <_strtod_r+0x8>)
 8007b86:	f7ff b9f7 	b.w	8006f78 <_strtod_l>
 8007b8a:	bf00      	nop
 8007b8c:	20000078 	.word	0x20000078

08007b90 <_strtol_l.constprop.0>:
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b96:	d001      	beq.n	8007b9c <_strtol_l.constprop.0+0xc>
 8007b98:	2b24      	cmp	r3, #36	; 0x24
 8007b9a:	d906      	bls.n	8007baa <_strtol_l.constprop.0+0x1a>
 8007b9c:	f7fe fafe 	bl	800619c <__errno>
 8007ba0:	2316      	movs	r3, #22
 8007ba2:	6003      	str	r3, [r0, #0]
 8007ba4:	2000      	movs	r0, #0
 8007ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007baa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c90 <_strtol_l.constprop.0+0x100>
 8007bae:	460d      	mov	r5, r1
 8007bb0:	462e      	mov	r6, r5
 8007bb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bb6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007bba:	f017 0708 	ands.w	r7, r7, #8
 8007bbe:	d1f7      	bne.n	8007bb0 <_strtol_l.constprop.0+0x20>
 8007bc0:	2c2d      	cmp	r4, #45	; 0x2d
 8007bc2:	d132      	bne.n	8007c2a <_strtol_l.constprop.0+0x9a>
 8007bc4:	782c      	ldrb	r4, [r5, #0]
 8007bc6:	2701      	movs	r7, #1
 8007bc8:	1cb5      	adds	r5, r6, #2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d05b      	beq.n	8007c86 <_strtol_l.constprop.0+0xf6>
 8007bce:	2b10      	cmp	r3, #16
 8007bd0:	d109      	bne.n	8007be6 <_strtol_l.constprop.0+0x56>
 8007bd2:	2c30      	cmp	r4, #48	; 0x30
 8007bd4:	d107      	bne.n	8007be6 <_strtol_l.constprop.0+0x56>
 8007bd6:	782c      	ldrb	r4, [r5, #0]
 8007bd8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007bdc:	2c58      	cmp	r4, #88	; 0x58
 8007bde:	d14d      	bne.n	8007c7c <_strtol_l.constprop.0+0xec>
 8007be0:	786c      	ldrb	r4, [r5, #1]
 8007be2:	2310      	movs	r3, #16
 8007be4:	3502      	adds	r5, #2
 8007be6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007bea:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bee:	f04f 0c00 	mov.w	ip, #0
 8007bf2:	fbb8 f9f3 	udiv	r9, r8, r3
 8007bf6:	4666      	mov	r6, ip
 8007bf8:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bfc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007c00:	f1be 0f09 	cmp.w	lr, #9
 8007c04:	d816      	bhi.n	8007c34 <_strtol_l.constprop.0+0xa4>
 8007c06:	4674      	mov	r4, lr
 8007c08:	42a3      	cmp	r3, r4
 8007c0a:	dd24      	ble.n	8007c56 <_strtol_l.constprop.0+0xc6>
 8007c0c:	f1bc 0f00 	cmp.w	ip, #0
 8007c10:	db1e      	blt.n	8007c50 <_strtol_l.constprop.0+0xc0>
 8007c12:	45b1      	cmp	r9, r6
 8007c14:	d31c      	bcc.n	8007c50 <_strtol_l.constprop.0+0xc0>
 8007c16:	d101      	bne.n	8007c1c <_strtol_l.constprop.0+0x8c>
 8007c18:	45a2      	cmp	sl, r4
 8007c1a:	db19      	blt.n	8007c50 <_strtol_l.constprop.0+0xc0>
 8007c1c:	fb06 4603 	mla	r6, r6, r3, r4
 8007c20:	f04f 0c01 	mov.w	ip, #1
 8007c24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c28:	e7e8      	b.n	8007bfc <_strtol_l.constprop.0+0x6c>
 8007c2a:	2c2b      	cmp	r4, #43	; 0x2b
 8007c2c:	bf04      	itt	eq
 8007c2e:	782c      	ldrbeq	r4, [r5, #0]
 8007c30:	1cb5      	addeq	r5, r6, #2
 8007c32:	e7ca      	b.n	8007bca <_strtol_l.constprop.0+0x3a>
 8007c34:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007c38:	f1be 0f19 	cmp.w	lr, #25
 8007c3c:	d801      	bhi.n	8007c42 <_strtol_l.constprop.0+0xb2>
 8007c3e:	3c37      	subs	r4, #55	; 0x37
 8007c40:	e7e2      	b.n	8007c08 <_strtol_l.constprop.0+0x78>
 8007c42:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007c46:	f1be 0f19 	cmp.w	lr, #25
 8007c4a:	d804      	bhi.n	8007c56 <_strtol_l.constprop.0+0xc6>
 8007c4c:	3c57      	subs	r4, #87	; 0x57
 8007c4e:	e7db      	b.n	8007c08 <_strtol_l.constprop.0+0x78>
 8007c50:	f04f 3cff 	mov.w	ip, #4294967295
 8007c54:	e7e6      	b.n	8007c24 <_strtol_l.constprop.0+0x94>
 8007c56:	f1bc 0f00 	cmp.w	ip, #0
 8007c5a:	da05      	bge.n	8007c68 <_strtol_l.constprop.0+0xd8>
 8007c5c:	2322      	movs	r3, #34	; 0x22
 8007c5e:	6003      	str	r3, [r0, #0]
 8007c60:	4646      	mov	r6, r8
 8007c62:	b942      	cbnz	r2, 8007c76 <_strtol_l.constprop.0+0xe6>
 8007c64:	4630      	mov	r0, r6
 8007c66:	e79e      	b.n	8007ba6 <_strtol_l.constprop.0+0x16>
 8007c68:	b107      	cbz	r7, 8007c6c <_strtol_l.constprop.0+0xdc>
 8007c6a:	4276      	negs	r6, r6
 8007c6c:	2a00      	cmp	r2, #0
 8007c6e:	d0f9      	beq.n	8007c64 <_strtol_l.constprop.0+0xd4>
 8007c70:	f1bc 0f00 	cmp.w	ip, #0
 8007c74:	d000      	beq.n	8007c78 <_strtol_l.constprop.0+0xe8>
 8007c76:	1e69      	subs	r1, r5, #1
 8007c78:	6011      	str	r1, [r2, #0]
 8007c7a:	e7f3      	b.n	8007c64 <_strtol_l.constprop.0+0xd4>
 8007c7c:	2430      	movs	r4, #48	; 0x30
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1b1      	bne.n	8007be6 <_strtol_l.constprop.0+0x56>
 8007c82:	2308      	movs	r3, #8
 8007c84:	e7af      	b.n	8007be6 <_strtol_l.constprop.0+0x56>
 8007c86:	2c30      	cmp	r4, #48	; 0x30
 8007c88:	d0a5      	beq.n	8007bd6 <_strtol_l.constprop.0+0x46>
 8007c8a:	230a      	movs	r3, #10
 8007c8c:	e7ab      	b.n	8007be6 <_strtol_l.constprop.0+0x56>
 8007c8e:	bf00      	nop
 8007c90:	0800c029 	.word	0x0800c029

08007c94 <_strtol_r>:
 8007c94:	f7ff bf7c 	b.w	8007b90 <_strtol_l.constprop.0>

08007c98 <quorem>:
 8007c98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9c:	6903      	ldr	r3, [r0, #16]
 8007c9e:	690c      	ldr	r4, [r1, #16]
 8007ca0:	42a3      	cmp	r3, r4
 8007ca2:	4607      	mov	r7, r0
 8007ca4:	f2c0 8081 	blt.w	8007daa <quorem+0x112>
 8007ca8:	3c01      	subs	r4, #1
 8007caa:	f101 0814 	add.w	r8, r1, #20
 8007cae:	f100 0514 	add.w	r5, r0, #20
 8007cb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cb6:	9301      	str	r3, [sp, #4]
 8007cb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007cc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ccc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cd0:	d331      	bcc.n	8007d36 <quorem+0x9e>
 8007cd2:	f04f 0e00 	mov.w	lr, #0
 8007cd6:	4640      	mov	r0, r8
 8007cd8:	46ac      	mov	ip, r5
 8007cda:	46f2      	mov	sl, lr
 8007cdc:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ce0:	b293      	uxth	r3, r2
 8007ce2:	fb06 e303 	mla	r3, r6, r3, lr
 8007ce6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	ebaa 0303 	sub.w	r3, sl, r3
 8007cf0:	f8dc a000 	ldr.w	sl, [ip]
 8007cf4:	0c12      	lsrs	r2, r2, #16
 8007cf6:	fa13 f38a 	uxtah	r3, r3, sl
 8007cfa:	fb06 e202 	mla	r2, r6, r2, lr
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	9b00      	ldr	r3, [sp, #0]
 8007d02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d06:	b292      	uxth	r2, r2
 8007d08:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d10:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d14:	4581      	cmp	r9, r0
 8007d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d1a:	f84c 3b04 	str.w	r3, [ip], #4
 8007d1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d22:	d2db      	bcs.n	8007cdc <quorem+0x44>
 8007d24:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d28:	b92b      	cbnz	r3, 8007d36 <quorem+0x9e>
 8007d2a:	9b01      	ldr	r3, [sp, #4]
 8007d2c:	3b04      	subs	r3, #4
 8007d2e:	429d      	cmp	r5, r3
 8007d30:	461a      	mov	r2, r3
 8007d32:	d32e      	bcc.n	8007d92 <quorem+0xfa>
 8007d34:	613c      	str	r4, [r7, #16]
 8007d36:	4638      	mov	r0, r7
 8007d38:	f001 fc90 	bl	800965c <__mcmp>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	db24      	blt.n	8007d8a <quorem+0xf2>
 8007d40:	3601      	adds	r6, #1
 8007d42:	4628      	mov	r0, r5
 8007d44:	f04f 0c00 	mov.w	ip, #0
 8007d48:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d4c:	f8d0 e000 	ldr.w	lr, [r0]
 8007d50:	b293      	uxth	r3, r2
 8007d52:	ebac 0303 	sub.w	r3, ip, r3
 8007d56:	0c12      	lsrs	r2, r2, #16
 8007d58:	fa13 f38e 	uxtah	r3, r3, lr
 8007d5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d6a:	45c1      	cmp	r9, r8
 8007d6c:	f840 3b04 	str.w	r3, [r0], #4
 8007d70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d74:	d2e8      	bcs.n	8007d48 <quorem+0xb0>
 8007d76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d7e:	b922      	cbnz	r2, 8007d8a <quorem+0xf2>
 8007d80:	3b04      	subs	r3, #4
 8007d82:	429d      	cmp	r5, r3
 8007d84:	461a      	mov	r2, r3
 8007d86:	d30a      	bcc.n	8007d9e <quorem+0x106>
 8007d88:	613c      	str	r4, [r7, #16]
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	b003      	add	sp, #12
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	6812      	ldr	r2, [r2, #0]
 8007d94:	3b04      	subs	r3, #4
 8007d96:	2a00      	cmp	r2, #0
 8007d98:	d1cc      	bne.n	8007d34 <quorem+0x9c>
 8007d9a:	3c01      	subs	r4, #1
 8007d9c:	e7c7      	b.n	8007d2e <quorem+0x96>
 8007d9e:	6812      	ldr	r2, [r2, #0]
 8007da0:	3b04      	subs	r3, #4
 8007da2:	2a00      	cmp	r2, #0
 8007da4:	d1f0      	bne.n	8007d88 <quorem+0xf0>
 8007da6:	3c01      	subs	r4, #1
 8007da8:	e7eb      	b.n	8007d82 <quorem+0xea>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e7ee      	b.n	8007d8c <quorem+0xf4>
	...

08007db0 <_dtoa_r>:
 8007db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db4:	ed2d 8b04 	vpush	{d8-d9}
 8007db8:	ec57 6b10 	vmov	r6, r7, d0
 8007dbc:	b093      	sub	sp, #76	; 0x4c
 8007dbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007dc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007dc4:	9106      	str	r1, [sp, #24]
 8007dc6:	ee10 aa10 	vmov	sl, s0
 8007dca:	4604      	mov	r4, r0
 8007dcc:	9209      	str	r2, [sp, #36]	; 0x24
 8007dce:	930c      	str	r3, [sp, #48]	; 0x30
 8007dd0:	46bb      	mov	fp, r7
 8007dd2:	b975      	cbnz	r5, 8007df2 <_dtoa_r+0x42>
 8007dd4:	2010      	movs	r0, #16
 8007dd6:	f001 f94d 	bl	8009074 <malloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6260      	str	r0, [r4, #36]	; 0x24
 8007dde:	b920      	cbnz	r0, 8007dea <_dtoa_r+0x3a>
 8007de0:	4ba7      	ldr	r3, [pc, #668]	; (8008080 <_dtoa_r+0x2d0>)
 8007de2:	21ea      	movs	r1, #234	; 0xea
 8007de4:	48a7      	ldr	r0, [pc, #668]	; (8008084 <_dtoa_r+0x2d4>)
 8007de6:	f002 f8bd 	bl	8009f64 <__assert_func>
 8007dea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007dee:	6005      	str	r5, [r0, #0]
 8007df0:	60c5      	str	r5, [r0, #12]
 8007df2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007df4:	6819      	ldr	r1, [r3, #0]
 8007df6:	b151      	cbz	r1, 8007e0e <_dtoa_r+0x5e>
 8007df8:	685a      	ldr	r2, [r3, #4]
 8007dfa:	604a      	str	r2, [r1, #4]
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	4093      	lsls	r3, r2
 8007e00:	608b      	str	r3, [r1, #8]
 8007e02:	4620      	mov	r0, r4
 8007e04:	f001 f99e 	bl	8009144 <_Bfree>
 8007e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	601a      	str	r2, [r3, #0]
 8007e0e:	1e3b      	subs	r3, r7, #0
 8007e10:	bfaa      	itet	ge
 8007e12:	2300      	movge	r3, #0
 8007e14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e18:	f8c8 3000 	strge.w	r3, [r8]
 8007e1c:	4b9a      	ldr	r3, [pc, #616]	; (8008088 <_dtoa_r+0x2d8>)
 8007e1e:	bfbc      	itt	lt
 8007e20:	2201      	movlt	r2, #1
 8007e22:	f8c8 2000 	strlt.w	r2, [r8]
 8007e26:	ea33 030b 	bics.w	r3, r3, fp
 8007e2a:	d11b      	bne.n	8007e64 <_dtoa_r+0xb4>
 8007e2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e2e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e32:	6013      	str	r3, [r2, #0]
 8007e34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e38:	4333      	orrs	r3, r6
 8007e3a:	f000 8592 	beq.w	8008962 <_dtoa_r+0xbb2>
 8007e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e40:	b963      	cbnz	r3, 8007e5c <_dtoa_r+0xac>
 8007e42:	4b92      	ldr	r3, [pc, #584]	; (800808c <_dtoa_r+0x2dc>)
 8007e44:	e022      	b.n	8007e8c <_dtoa_r+0xdc>
 8007e46:	4b92      	ldr	r3, [pc, #584]	; (8008090 <_dtoa_r+0x2e0>)
 8007e48:	9301      	str	r3, [sp, #4]
 8007e4a:	3308      	adds	r3, #8
 8007e4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	9801      	ldr	r0, [sp, #4]
 8007e52:	b013      	add	sp, #76	; 0x4c
 8007e54:	ecbd 8b04 	vpop	{d8-d9}
 8007e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5c:	4b8b      	ldr	r3, [pc, #556]	; (800808c <_dtoa_r+0x2dc>)
 8007e5e:	9301      	str	r3, [sp, #4]
 8007e60:	3303      	adds	r3, #3
 8007e62:	e7f3      	b.n	8007e4c <_dtoa_r+0x9c>
 8007e64:	2200      	movs	r2, #0
 8007e66:	2300      	movs	r3, #0
 8007e68:	4650      	mov	r0, sl
 8007e6a:	4659      	mov	r1, fp
 8007e6c:	f7f8 fe2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e70:	ec4b ab19 	vmov	d9, sl, fp
 8007e74:	4680      	mov	r8, r0
 8007e76:	b158      	cbz	r0, 8007e90 <_dtoa_r+0xe0>
 8007e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 856b 	beq.w	800895c <_dtoa_r+0xbac>
 8007e86:	4883      	ldr	r0, [pc, #524]	; (8008094 <_dtoa_r+0x2e4>)
 8007e88:	6018      	str	r0, [r3, #0]
 8007e8a:	1e43      	subs	r3, r0, #1
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	e7df      	b.n	8007e50 <_dtoa_r+0xa0>
 8007e90:	ec4b ab10 	vmov	d0, sl, fp
 8007e94:	aa10      	add	r2, sp, #64	; 0x40
 8007e96:	a911      	add	r1, sp, #68	; 0x44
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f001 fd01 	bl	80098a0 <__d2b>
 8007e9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007ea2:	ee08 0a10 	vmov	s16, r0
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	f000 8084 	beq.w	8007fb4 <_dtoa_r+0x204>
 8007eac:	ee19 3a90 	vmov	r3, s19
 8007eb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eb4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007eb8:	4656      	mov	r6, sl
 8007eba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ebe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ec2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007ec6:	4b74      	ldr	r3, [pc, #464]	; (8008098 <_dtoa_r+0x2e8>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	4630      	mov	r0, r6
 8007ecc:	4639      	mov	r1, r7
 8007ece:	f7f8 f9db 	bl	8000288 <__aeabi_dsub>
 8007ed2:	a365      	add	r3, pc, #404	; (adr r3, 8008068 <_dtoa_r+0x2b8>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 fb8e 	bl	80005f8 <__aeabi_dmul>
 8007edc:	a364      	add	r3, pc, #400	; (adr r3, 8008070 <_dtoa_r+0x2c0>)
 8007ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee2:	f7f8 f9d3 	bl	800028c <__adddf3>
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	4628      	mov	r0, r5
 8007eea:	460f      	mov	r7, r1
 8007eec:	f7f8 fb1a 	bl	8000524 <__aeabi_i2d>
 8007ef0:	a361      	add	r3, pc, #388	; (adr r3, 8008078 <_dtoa_r+0x2c8>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	f7f8 fb7f 	bl	80005f8 <__aeabi_dmul>
 8007efa:	4602      	mov	r2, r0
 8007efc:	460b      	mov	r3, r1
 8007efe:	4630      	mov	r0, r6
 8007f00:	4639      	mov	r1, r7
 8007f02:	f7f8 f9c3 	bl	800028c <__adddf3>
 8007f06:	4606      	mov	r6, r0
 8007f08:	460f      	mov	r7, r1
 8007f0a:	f7f8 fe25 	bl	8000b58 <__aeabi_d2iz>
 8007f0e:	2200      	movs	r2, #0
 8007f10:	9000      	str	r0, [sp, #0]
 8007f12:	2300      	movs	r3, #0
 8007f14:	4630      	mov	r0, r6
 8007f16:	4639      	mov	r1, r7
 8007f18:	f7f8 fde0 	bl	8000adc <__aeabi_dcmplt>
 8007f1c:	b150      	cbz	r0, 8007f34 <_dtoa_r+0x184>
 8007f1e:	9800      	ldr	r0, [sp, #0]
 8007f20:	f7f8 fb00 	bl	8000524 <__aeabi_i2d>
 8007f24:	4632      	mov	r2, r6
 8007f26:	463b      	mov	r3, r7
 8007f28:	f7f8 fdce 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f2c:	b910      	cbnz	r0, 8007f34 <_dtoa_r+0x184>
 8007f2e:	9b00      	ldr	r3, [sp, #0]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	9b00      	ldr	r3, [sp, #0]
 8007f36:	2b16      	cmp	r3, #22
 8007f38:	d85a      	bhi.n	8007ff0 <_dtoa_r+0x240>
 8007f3a:	9a00      	ldr	r2, [sp, #0]
 8007f3c:	4b57      	ldr	r3, [pc, #348]	; (800809c <_dtoa_r+0x2ec>)
 8007f3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f46:	ec51 0b19 	vmov	r0, r1, d9
 8007f4a:	f7f8 fdc7 	bl	8000adc <__aeabi_dcmplt>
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d050      	beq.n	8007ff4 <_dtoa_r+0x244>
 8007f52:	9b00      	ldr	r3, [sp, #0]
 8007f54:	3b01      	subs	r3, #1
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f5e:	1b5d      	subs	r5, r3, r5
 8007f60:	1e6b      	subs	r3, r5, #1
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	bf45      	ittet	mi
 8007f66:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f6a:	9304      	strmi	r3, [sp, #16]
 8007f6c:	2300      	movpl	r3, #0
 8007f6e:	2300      	movmi	r3, #0
 8007f70:	bf4c      	ite	mi
 8007f72:	9305      	strmi	r3, [sp, #20]
 8007f74:	9304      	strpl	r3, [sp, #16]
 8007f76:	9b00      	ldr	r3, [sp, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	db3d      	blt.n	8007ff8 <_dtoa_r+0x248>
 8007f7c:	9b05      	ldr	r3, [sp, #20]
 8007f7e:	9a00      	ldr	r2, [sp, #0]
 8007f80:	920a      	str	r2, [sp, #40]	; 0x28
 8007f82:	4413      	add	r3, r2
 8007f84:	9305      	str	r3, [sp, #20]
 8007f86:	2300      	movs	r3, #0
 8007f88:	9307      	str	r3, [sp, #28]
 8007f8a:	9b06      	ldr	r3, [sp, #24]
 8007f8c:	2b09      	cmp	r3, #9
 8007f8e:	f200 8089 	bhi.w	80080a4 <_dtoa_r+0x2f4>
 8007f92:	2b05      	cmp	r3, #5
 8007f94:	bfc4      	itt	gt
 8007f96:	3b04      	subgt	r3, #4
 8007f98:	9306      	strgt	r3, [sp, #24]
 8007f9a:	9b06      	ldr	r3, [sp, #24]
 8007f9c:	f1a3 0302 	sub.w	r3, r3, #2
 8007fa0:	bfcc      	ite	gt
 8007fa2:	2500      	movgt	r5, #0
 8007fa4:	2501      	movle	r5, #1
 8007fa6:	2b03      	cmp	r3, #3
 8007fa8:	f200 8087 	bhi.w	80080ba <_dtoa_r+0x30a>
 8007fac:	e8df f003 	tbb	[pc, r3]
 8007fb0:	59383a2d 	.word	0x59383a2d
 8007fb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007fb8:	441d      	add	r5, r3
 8007fba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007fbe:	2b20      	cmp	r3, #32
 8007fc0:	bfc1      	itttt	gt
 8007fc2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007fc6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007fca:	fa0b f303 	lslgt.w	r3, fp, r3
 8007fce:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fd2:	bfda      	itte	le
 8007fd4:	f1c3 0320 	rsble	r3, r3, #32
 8007fd8:	fa06 f003 	lslle.w	r0, r6, r3
 8007fdc:	4318      	orrgt	r0, r3
 8007fde:	f7f8 fa91 	bl	8000504 <__aeabi_ui2d>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007fea:	3d01      	subs	r5, #1
 8007fec:	930e      	str	r3, [sp, #56]	; 0x38
 8007fee:	e76a      	b.n	8007ec6 <_dtoa_r+0x116>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7b2      	b.n	8007f5a <_dtoa_r+0x1aa>
 8007ff4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ff6:	e7b1      	b.n	8007f5c <_dtoa_r+0x1ac>
 8007ff8:	9b04      	ldr	r3, [sp, #16]
 8007ffa:	9a00      	ldr	r2, [sp, #0]
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	9304      	str	r3, [sp, #16]
 8008000:	4253      	negs	r3, r2
 8008002:	9307      	str	r3, [sp, #28]
 8008004:	2300      	movs	r3, #0
 8008006:	930a      	str	r3, [sp, #40]	; 0x28
 8008008:	e7bf      	b.n	8007f8a <_dtoa_r+0x1da>
 800800a:	2300      	movs	r3, #0
 800800c:	9308      	str	r3, [sp, #32]
 800800e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008010:	2b00      	cmp	r3, #0
 8008012:	dc55      	bgt.n	80080c0 <_dtoa_r+0x310>
 8008014:	2301      	movs	r3, #1
 8008016:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800801a:	461a      	mov	r2, r3
 800801c:	9209      	str	r2, [sp, #36]	; 0x24
 800801e:	e00c      	b.n	800803a <_dtoa_r+0x28a>
 8008020:	2301      	movs	r3, #1
 8008022:	e7f3      	b.n	800800c <_dtoa_r+0x25c>
 8008024:	2300      	movs	r3, #0
 8008026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008028:	9308      	str	r3, [sp, #32]
 800802a:	9b00      	ldr	r3, [sp, #0]
 800802c:	4413      	add	r3, r2
 800802e:	9302      	str	r3, [sp, #8]
 8008030:	3301      	adds	r3, #1
 8008032:	2b01      	cmp	r3, #1
 8008034:	9303      	str	r3, [sp, #12]
 8008036:	bfb8      	it	lt
 8008038:	2301      	movlt	r3, #1
 800803a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800803c:	2200      	movs	r2, #0
 800803e:	6042      	str	r2, [r0, #4]
 8008040:	2204      	movs	r2, #4
 8008042:	f102 0614 	add.w	r6, r2, #20
 8008046:	429e      	cmp	r6, r3
 8008048:	6841      	ldr	r1, [r0, #4]
 800804a:	d93d      	bls.n	80080c8 <_dtoa_r+0x318>
 800804c:	4620      	mov	r0, r4
 800804e:	f001 f839 	bl	80090c4 <_Balloc>
 8008052:	9001      	str	r0, [sp, #4]
 8008054:	2800      	cmp	r0, #0
 8008056:	d13b      	bne.n	80080d0 <_dtoa_r+0x320>
 8008058:	4b11      	ldr	r3, [pc, #68]	; (80080a0 <_dtoa_r+0x2f0>)
 800805a:	4602      	mov	r2, r0
 800805c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008060:	e6c0      	b.n	8007de4 <_dtoa_r+0x34>
 8008062:	2301      	movs	r3, #1
 8008064:	e7df      	b.n	8008026 <_dtoa_r+0x276>
 8008066:	bf00      	nop
 8008068:	636f4361 	.word	0x636f4361
 800806c:	3fd287a7 	.word	0x3fd287a7
 8008070:	8b60c8b3 	.word	0x8b60c8b3
 8008074:	3fc68a28 	.word	0x3fc68a28
 8008078:	509f79fb 	.word	0x509f79fb
 800807c:	3fd34413 	.word	0x3fd34413
 8008080:	0800c136 	.word	0x0800c136
 8008084:	0800c14d 	.word	0x0800c14d
 8008088:	7ff00000 	.word	0x7ff00000
 800808c:	0800c132 	.word	0x0800c132
 8008090:	0800c129 	.word	0x0800c129
 8008094:	0800bfad 	.word	0x0800bfad
 8008098:	3ff80000 	.word	0x3ff80000
 800809c:	0800c2b8 	.word	0x0800c2b8
 80080a0:	0800c1a8 	.word	0x0800c1a8
 80080a4:	2501      	movs	r5, #1
 80080a6:	2300      	movs	r3, #0
 80080a8:	9306      	str	r3, [sp, #24]
 80080aa:	9508      	str	r5, [sp, #32]
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080b4:	2200      	movs	r2, #0
 80080b6:	2312      	movs	r3, #18
 80080b8:	e7b0      	b.n	800801c <_dtoa_r+0x26c>
 80080ba:	2301      	movs	r3, #1
 80080bc:	9308      	str	r3, [sp, #32]
 80080be:	e7f5      	b.n	80080ac <_dtoa_r+0x2fc>
 80080c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080c6:	e7b8      	b.n	800803a <_dtoa_r+0x28a>
 80080c8:	3101      	adds	r1, #1
 80080ca:	6041      	str	r1, [r0, #4]
 80080cc:	0052      	lsls	r2, r2, #1
 80080ce:	e7b8      	b.n	8008042 <_dtoa_r+0x292>
 80080d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080d2:	9a01      	ldr	r2, [sp, #4]
 80080d4:	601a      	str	r2, [r3, #0]
 80080d6:	9b03      	ldr	r3, [sp, #12]
 80080d8:	2b0e      	cmp	r3, #14
 80080da:	f200 809d 	bhi.w	8008218 <_dtoa_r+0x468>
 80080de:	2d00      	cmp	r5, #0
 80080e0:	f000 809a 	beq.w	8008218 <_dtoa_r+0x468>
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	dd32      	ble.n	8008150 <_dtoa_r+0x3a0>
 80080ea:	4ab7      	ldr	r2, [pc, #732]	; (80083c8 <_dtoa_r+0x618>)
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80080f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080f8:	9b00      	ldr	r3, [sp, #0]
 80080fa:	05d8      	lsls	r0, r3, #23
 80080fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008100:	d516      	bpl.n	8008130 <_dtoa_r+0x380>
 8008102:	4bb2      	ldr	r3, [pc, #712]	; (80083cc <_dtoa_r+0x61c>)
 8008104:	ec51 0b19 	vmov	r0, r1, d9
 8008108:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800810c:	f7f8 fb9e 	bl	800084c <__aeabi_ddiv>
 8008110:	f007 070f 	and.w	r7, r7, #15
 8008114:	4682      	mov	sl, r0
 8008116:	468b      	mov	fp, r1
 8008118:	2503      	movs	r5, #3
 800811a:	4eac      	ldr	r6, [pc, #688]	; (80083cc <_dtoa_r+0x61c>)
 800811c:	b957      	cbnz	r7, 8008134 <_dtoa_r+0x384>
 800811e:	4642      	mov	r2, r8
 8008120:	464b      	mov	r3, r9
 8008122:	4650      	mov	r0, sl
 8008124:	4659      	mov	r1, fp
 8008126:	f7f8 fb91 	bl	800084c <__aeabi_ddiv>
 800812a:	4682      	mov	sl, r0
 800812c:	468b      	mov	fp, r1
 800812e:	e028      	b.n	8008182 <_dtoa_r+0x3d2>
 8008130:	2502      	movs	r5, #2
 8008132:	e7f2      	b.n	800811a <_dtoa_r+0x36a>
 8008134:	07f9      	lsls	r1, r7, #31
 8008136:	d508      	bpl.n	800814a <_dtoa_r+0x39a>
 8008138:	4640      	mov	r0, r8
 800813a:	4649      	mov	r1, r9
 800813c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008140:	f7f8 fa5a 	bl	80005f8 <__aeabi_dmul>
 8008144:	3501      	adds	r5, #1
 8008146:	4680      	mov	r8, r0
 8008148:	4689      	mov	r9, r1
 800814a:	107f      	asrs	r7, r7, #1
 800814c:	3608      	adds	r6, #8
 800814e:	e7e5      	b.n	800811c <_dtoa_r+0x36c>
 8008150:	f000 809b 	beq.w	800828a <_dtoa_r+0x4da>
 8008154:	9b00      	ldr	r3, [sp, #0]
 8008156:	4f9d      	ldr	r7, [pc, #628]	; (80083cc <_dtoa_r+0x61c>)
 8008158:	425e      	negs	r6, r3
 800815a:	4b9b      	ldr	r3, [pc, #620]	; (80083c8 <_dtoa_r+0x618>)
 800815c:	f006 020f 	and.w	r2, r6, #15
 8008160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	ec51 0b19 	vmov	r0, r1, d9
 800816c:	f7f8 fa44 	bl	80005f8 <__aeabi_dmul>
 8008170:	1136      	asrs	r6, r6, #4
 8008172:	4682      	mov	sl, r0
 8008174:	468b      	mov	fp, r1
 8008176:	2300      	movs	r3, #0
 8008178:	2502      	movs	r5, #2
 800817a:	2e00      	cmp	r6, #0
 800817c:	d17a      	bne.n	8008274 <_dtoa_r+0x4c4>
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1d3      	bne.n	800812a <_dtoa_r+0x37a>
 8008182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 8082 	beq.w	800828e <_dtoa_r+0x4de>
 800818a:	4b91      	ldr	r3, [pc, #580]	; (80083d0 <_dtoa_r+0x620>)
 800818c:	2200      	movs	r2, #0
 800818e:	4650      	mov	r0, sl
 8008190:	4659      	mov	r1, fp
 8008192:	f7f8 fca3 	bl	8000adc <__aeabi_dcmplt>
 8008196:	2800      	cmp	r0, #0
 8008198:	d079      	beq.n	800828e <_dtoa_r+0x4de>
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d076      	beq.n	800828e <_dtoa_r+0x4de>
 80081a0:	9b02      	ldr	r3, [sp, #8]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	dd36      	ble.n	8008214 <_dtoa_r+0x464>
 80081a6:	9b00      	ldr	r3, [sp, #0]
 80081a8:	4650      	mov	r0, sl
 80081aa:	4659      	mov	r1, fp
 80081ac:	1e5f      	subs	r7, r3, #1
 80081ae:	2200      	movs	r2, #0
 80081b0:	4b88      	ldr	r3, [pc, #544]	; (80083d4 <_dtoa_r+0x624>)
 80081b2:	f7f8 fa21 	bl	80005f8 <__aeabi_dmul>
 80081b6:	9e02      	ldr	r6, [sp, #8]
 80081b8:	4682      	mov	sl, r0
 80081ba:	468b      	mov	fp, r1
 80081bc:	3501      	adds	r5, #1
 80081be:	4628      	mov	r0, r5
 80081c0:	f7f8 f9b0 	bl	8000524 <__aeabi_i2d>
 80081c4:	4652      	mov	r2, sl
 80081c6:	465b      	mov	r3, fp
 80081c8:	f7f8 fa16 	bl	80005f8 <__aeabi_dmul>
 80081cc:	4b82      	ldr	r3, [pc, #520]	; (80083d8 <_dtoa_r+0x628>)
 80081ce:	2200      	movs	r2, #0
 80081d0:	f7f8 f85c 	bl	800028c <__adddf3>
 80081d4:	46d0      	mov	r8, sl
 80081d6:	46d9      	mov	r9, fp
 80081d8:	4682      	mov	sl, r0
 80081da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081de:	2e00      	cmp	r6, #0
 80081e0:	d158      	bne.n	8008294 <_dtoa_r+0x4e4>
 80081e2:	4b7e      	ldr	r3, [pc, #504]	; (80083dc <_dtoa_r+0x62c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	4640      	mov	r0, r8
 80081e8:	4649      	mov	r1, r9
 80081ea:	f7f8 f84d 	bl	8000288 <__aeabi_dsub>
 80081ee:	4652      	mov	r2, sl
 80081f0:	465b      	mov	r3, fp
 80081f2:	4680      	mov	r8, r0
 80081f4:	4689      	mov	r9, r1
 80081f6:	f7f8 fc8f 	bl	8000b18 <__aeabi_dcmpgt>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	f040 8295 	bne.w	800872a <_dtoa_r+0x97a>
 8008200:	4652      	mov	r2, sl
 8008202:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008206:	4640      	mov	r0, r8
 8008208:	4649      	mov	r1, r9
 800820a:	f7f8 fc67 	bl	8000adc <__aeabi_dcmplt>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 8289 	bne.w	8008726 <_dtoa_r+0x976>
 8008214:	ec5b ab19 	vmov	sl, fp, d9
 8008218:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800821a:	2b00      	cmp	r3, #0
 800821c:	f2c0 8148 	blt.w	80084b0 <_dtoa_r+0x700>
 8008220:	9a00      	ldr	r2, [sp, #0]
 8008222:	2a0e      	cmp	r2, #14
 8008224:	f300 8144 	bgt.w	80084b0 <_dtoa_r+0x700>
 8008228:	4b67      	ldr	r3, [pc, #412]	; (80083c8 <_dtoa_r+0x618>)
 800822a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800822e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	f280 80d5 	bge.w	80083e4 <_dtoa_r+0x634>
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	2b00      	cmp	r3, #0
 800823e:	f300 80d1 	bgt.w	80083e4 <_dtoa_r+0x634>
 8008242:	f040 826f 	bne.w	8008724 <_dtoa_r+0x974>
 8008246:	4b65      	ldr	r3, [pc, #404]	; (80083dc <_dtoa_r+0x62c>)
 8008248:	2200      	movs	r2, #0
 800824a:	4640      	mov	r0, r8
 800824c:	4649      	mov	r1, r9
 800824e:	f7f8 f9d3 	bl	80005f8 <__aeabi_dmul>
 8008252:	4652      	mov	r2, sl
 8008254:	465b      	mov	r3, fp
 8008256:	f7f8 fc55 	bl	8000b04 <__aeabi_dcmpge>
 800825a:	9e03      	ldr	r6, [sp, #12]
 800825c:	4637      	mov	r7, r6
 800825e:	2800      	cmp	r0, #0
 8008260:	f040 8245 	bne.w	80086ee <_dtoa_r+0x93e>
 8008264:	9d01      	ldr	r5, [sp, #4]
 8008266:	2331      	movs	r3, #49	; 0x31
 8008268:	f805 3b01 	strb.w	r3, [r5], #1
 800826c:	9b00      	ldr	r3, [sp, #0]
 800826e:	3301      	adds	r3, #1
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	e240      	b.n	80086f6 <_dtoa_r+0x946>
 8008274:	07f2      	lsls	r2, r6, #31
 8008276:	d505      	bpl.n	8008284 <_dtoa_r+0x4d4>
 8008278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800827c:	f7f8 f9bc 	bl	80005f8 <__aeabi_dmul>
 8008280:	3501      	adds	r5, #1
 8008282:	2301      	movs	r3, #1
 8008284:	1076      	asrs	r6, r6, #1
 8008286:	3708      	adds	r7, #8
 8008288:	e777      	b.n	800817a <_dtoa_r+0x3ca>
 800828a:	2502      	movs	r5, #2
 800828c:	e779      	b.n	8008182 <_dtoa_r+0x3d2>
 800828e:	9f00      	ldr	r7, [sp, #0]
 8008290:	9e03      	ldr	r6, [sp, #12]
 8008292:	e794      	b.n	80081be <_dtoa_r+0x40e>
 8008294:	9901      	ldr	r1, [sp, #4]
 8008296:	4b4c      	ldr	r3, [pc, #304]	; (80083c8 <_dtoa_r+0x618>)
 8008298:	4431      	add	r1, r6
 800829a:	910d      	str	r1, [sp, #52]	; 0x34
 800829c:	9908      	ldr	r1, [sp, #32]
 800829e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80082a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082a6:	2900      	cmp	r1, #0
 80082a8:	d043      	beq.n	8008332 <_dtoa_r+0x582>
 80082aa:	494d      	ldr	r1, [pc, #308]	; (80083e0 <_dtoa_r+0x630>)
 80082ac:	2000      	movs	r0, #0
 80082ae:	f7f8 facd 	bl	800084c <__aeabi_ddiv>
 80082b2:	4652      	mov	r2, sl
 80082b4:	465b      	mov	r3, fp
 80082b6:	f7f7 ffe7 	bl	8000288 <__aeabi_dsub>
 80082ba:	9d01      	ldr	r5, [sp, #4]
 80082bc:	4682      	mov	sl, r0
 80082be:	468b      	mov	fp, r1
 80082c0:	4649      	mov	r1, r9
 80082c2:	4640      	mov	r0, r8
 80082c4:	f7f8 fc48 	bl	8000b58 <__aeabi_d2iz>
 80082c8:	4606      	mov	r6, r0
 80082ca:	f7f8 f92b 	bl	8000524 <__aeabi_i2d>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4640      	mov	r0, r8
 80082d4:	4649      	mov	r1, r9
 80082d6:	f7f7 ffd7 	bl	8000288 <__aeabi_dsub>
 80082da:	3630      	adds	r6, #48	; 0x30
 80082dc:	f805 6b01 	strb.w	r6, [r5], #1
 80082e0:	4652      	mov	r2, sl
 80082e2:	465b      	mov	r3, fp
 80082e4:	4680      	mov	r8, r0
 80082e6:	4689      	mov	r9, r1
 80082e8:	f7f8 fbf8 	bl	8000adc <__aeabi_dcmplt>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d163      	bne.n	80083b8 <_dtoa_r+0x608>
 80082f0:	4642      	mov	r2, r8
 80082f2:	464b      	mov	r3, r9
 80082f4:	4936      	ldr	r1, [pc, #216]	; (80083d0 <_dtoa_r+0x620>)
 80082f6:	2000      	movs	r0, #0
 80082f8:	f7f7 ffc6 	bl	8000288 <__aeabi_dsub>
 80082fc:	4652      	mov	r2, sl
 80082fe:	465b      	mov	r3, fp
 8008300:	f7f8 fbec 	bl	8000adc <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	f040 80b5 	bne.w	8008474 <_dtoa_r+0x6c4>
 800830a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800830c:	429d      	cmp	r5, r3
 800830e:	d081      	beq.n	8008214 <_dtoa_r+0x464>
 8008310:	4b30      	ldr	r3, [pc, #192]	; (80083d4 <_dtoa_r+0x624>)
 8008312:	2200      	movs	r2, #0
 8008314:	4650      	mov	r0, sl
 8008316:	4659      	mov	r1, fp
 8008318:	f7f8 f96e 	bl	80005f8 <__aeabi_dmul>
 800831c:	4b2d      	ldr	r3, [pc, #180]	; (80083d4 <_dtoa_r+0x624>)
 800831e:	4682      	mov	sl, r0
 8008320:	468b      	mov	fp, r1
 8008322:	4640      	mov	r0, r8
 8008324:	4649      	mov	r1, r9
 8008326:	2200      	movs	r2, #0
 8008328:	f7f8 f966 	bl	80005f8 <__aeabi_dmul>
 800832c:	4680      	mov	r8, r0
 800832e:	4689      	mov	r9, r1
 8008330:	e7c6      	b.n	80082c0 <_dtoa_r+0x510>
 8008332:	4650      	mov	r0, sl
 8008334:	4659      	mov	r1, fp
 8008336:	f7f8 f95f 	bl	80005f8 <__aeabi_dmul>
 800833a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800833c:	9d01      	ldr	r5, [sp, #4]
 800833e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008340:	4682      	mov	sl, r0
 8008342:	468b      	mov	fp, r1
 8008344:	4649      	mov	r1, r9
 8008346:	4640      	mov	r0, r8
 8008348:	f7f8 fc06 	bl	8000b58 <__aeabi_d2iz>
 800834c:	4606      	mov	r6, r0
 800834e:	f7f8 f8e9 	bl	8000524 <__aeabi_i2d>
 8008352:	3630      	adds	r6, #48	; 0x30
 8008354:	4602      	mov	r2, r0
 8008356:	460b      	mov	r3, r1
 8008358:	4640      	mov	r0, r8
 800835a:	4649      	mov	r1, r9
 800835c:	f7f7 ff94 	bl	8000288 <__aeabi_dsub>
 8008360:	f805 6b01 	strb.w	r6, [r5], #1
 8008364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008366:	429d      	cmp	r5, r3
 8008368:	4680      	mov	r8, r0
 800836a:	4689      	mov	r9, r1
 800836c:	f04f 0200 	mov.w	r2, #0
 8008370:	d124      	bne.n	80083bc <_dtoa_r+0x60c>
 8008372:	4b1b      	ldr	r3, [pc, #108]	; (80083e0 <_dtoa_r+0x630>)
 8008374:	4650      	mov	r0, sl
 8008376:	4659      	mov	r1, fp
 8008378:	f7f7 ff88 	bl	800028c <__adddf3>
 800837c:	4602      	mov	r2, r0
 800837e:	460b      	mov	r3, r1
 8008380:	4640      	mov	r0, r8
 8008382:	4649      	mov	r1, r9
 8008384:	f7f8 fbc8 	bl	8000b18 <__aeabi_dcmpgt>
 8008388:	2800      	cmp	r0, #0
 800838a:	d173      	bne.n	8008474 <_dtoa_r+0x6c4>
 800838c:	4652      	mov	r2, sl
 800838e:	465b      	mov	r3, fp
 8008390:	4913      	ldr	r1, [pc, #76]	; (80083e0 <_dtoa_r+0x630>)
 8008392:	2000      	movs	r0, #0
 8008394:	f7f7 ff78 	bl	8000288 <__aeabi_dsub>
 8008398:	4602      	mov	r2, r0
 800839a:	460b      	mov	r3, r1
 800839c:	4640      	mov	r0, r8
 800839e:	4649      	mov	r1, r9
 80083a0:	f7f8 fb9c 	bl	8000adc <__aeabi_dcmplt>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	f43f af35 	beq.w	8008214 <_dtoa_r+0x464>
 80083aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80083ac:	1e6b      	subs	r3, r5, #1
 80083ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80083b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083b4:	2b30      	cmp	r3, #48	; 0x30
 80083b6:	d0f8      	beq.n	80083aa <_dtoa_r+0x5fa>
 80083b8:	9700      	str	r7, [sp, #0]
 80083ba:	e049      	b.n	8008450 <_dtoa_r+0x6a0>
 80083bc:	4b05      	ldr	r3, [pc, #20]	; (80083d4 <_dtoa_r+0x624>)
 80083be:	f7f8 f91b 	bl	80005f8 <__aeabi_dmul>
 80083c2:	4680      	mov	r8, r0
 80083c4:	4689      	mov	r9, r1
 80083c6:	e7bd      	b.n	8008344 <_dtoa_r+0x594>
 80083c8:	0800c2b8 	.word	0x0800c2b8
 80083cc:	0800c290 	.word	0x0800c290
 80083d0:	3ff00000 	.word	0x3ff00000
 80083d4:	40240000 	.word	0x40240000
 80083d8:	401c0000 	.word	0x401c0000
 80083dc:	40140000 	.word	0x40140000
 80083e0:	3fe00000 	.word	0x3fe00000
 80083e4:	9d01      	ldr	r5, [sp, #4]
 80083e6:	4656      	mov	r6, sl
 80083e8:	465f      	mov	r7, fp
 80083ea:	4642      	mov	r2, r8
 80083ec:	464b      	mov	r3, r9
 80083ee:	4630      	mov	r0, r6
 80083f0:	4639      	mov	r1, r7
 80083f2:	f7f8 fa2b 	bl	800084c <__aeabi_ddiv>
 80083f6:	f7f8 fbaf 	bl	8000b58 <__aeabi_d2iz>
 80083fa:	4682      	mov	sl, r0
 80083fc:	f7f8 f892 	bl	8000524 <__aeabi_i2d>
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	f7f8 f8f8 	bl	80005f8 <__aeabi_dmul>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	4630      	mov	r0, r6
 800840e:	4639      	mov	r1, r7
 8008410:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008414:	f7f7 ff38 	bl	8000288 <__aeabi_dsub>
 8008418:	f805 6b01 	strb.w	r6, [r5], #1
 800841c:	9e01      	ldr	r6, [sp, #4]
 800841e:	9f03      	ldr	r7, [sp, #12]
 8008420:	1bae      	subs	r6, r5, r6
 8008422:	42b7      	cmp	r7, r6
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	d135      	bne.n	8008496 <_dtoa_r+0x6e6>
 800842a:	f7f7 ff2f 	bl	800028c <__adddf3>
 800842e:	4642      	mov	r2, r8
 8008430:	464b      	mov	r3, r9
 8008432:	4606      	mov	r6, r0
 8008434:	460f      	mov	r7, r1
 8008436:	f7f8 fb6f 	bl	8000b18 <__aeabi_dcmpgt>
 800843a:	b9d0      	cbnz	r0, 8008472 <_dtoa_r+0x6c2>
 800843c:	4642      	mov	r2, r8
 800843e:	464b      	mov	r3, r9
 8008440:	4630      	mov	r0, r6
 8008442:	4639      	mov	r1, r7
 8008444:	f7f8 fb40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008448:	b110      	cbz	r0, 8008450 <_dtoa_r+0x6a0>
 800844a:	f01a 0f01 	tst.w	sl, #1
 800844e:	d110      	bne.n	8008472 <_dtoa_r+0x6c2>
 8008450:	4620      	mov	r0, r4
 8008452:	ee18 1a10 	vmov	r1, s16
 8008456:	f000 fe75 	bl	8009144 <_Bfree>
 800845a:	2300      	movs	r3, #0
 800845c:	9800      	ldr	r0, [sp, #0]
 800845e:	702b      	strb	r3, [r5, #0]
 8008460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008462:	3001      	adds	r0, #1
 8008464:	6018      	str	r0, [r3, #0]
 8008466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008468:	2b00      	cmp	r3, #0
 800846a:	f43f acf1 	beq.w	8007e50 <_dtoa_r+0xa0>
 800846e:	601d      	str	r5, [r3, #0]
 8008470:	e4ee      	b.n	8007e50 <_dtoa_r+0xa0>
 8008472:	9f00      	ldr	r7, [sp, #0]
 8008474:	462b      	mov	r3, r5
 8008476:	461d      	mov	r5, r3
 8008478:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800847c:	2a39      	cmp	r2, #57	; 0x39
 800847e:	d106      	bne.n	800848e <_dtoa_r+0x6de>
 8008480:	9a01      	ldr	r2, [sp, #4]
 8008482:	429a      	cmp	r2, r3
 8008484:	d1f7      	bne.n	8008476 <_dtoa_r+0x6c6>
 8008486:	9901      	ldr	r1, [sp, #4]
 8008488:	2230      	movs	r2, #48	; 0x30
 800848a:	3701      	adds	r7, #1
 800848c:	700a      	strb	r2, [r1, #0]
 800848e:	781a      	ldrb	r2, [r3, #0]
 8008490:	3201      	adds	r2, #1
 8008492:	701a      	strb	r2, [r3, #0]
 8008494:	e790      	b.n	80083b8 <_dtoa_r+0x608>
 8008496:	4ba6      	ldr	r3, [pc, #664]	; (8008730 <_dtoa_r+0x980>)
 8008498:	2200      	movs	r2, #0
 800849a:	f7f8 f8ad 	bl	80005f8 <__aeabi_dmul>
 800849e:	2200      	movs	r2, #0
 80084a0:	2300      	movs	r3, #0
 80084a2:	4606      	mov	r6, r0
 80084a4:	460f      	mov	r7, r1
 80084a6:	f7f8 fb0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d09d      	beq.n	80083ea <_dtoa_r+0x63a>
 80084ae:	e7cf      	b.n	8008450 <_dtoa_r+0x6a0>
 80084b0:	9a08      	ldr	r2, [sp, #32]
 80084b2:	2a00      	cmp	r2, #0
 80084b4:	f000 80d7 	beq.w	8008666 <_dtoa_r+0x8b6>
 80084b8:	9a06      	ldr	r2, [sp, #24]
 80084ba:	2a01      	cmp	r2, #1
 80084bc:	f300 80ba 	bgt.w	8008634 <_dtoa_r+0x884>
 80084c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	f000 80b2 	beq.w	800862c <_dtoa_r+0x87c>
 80084c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084cc:	9e07      	ldr	r6, [sp, #28]
 80084ce:	9d04      	ldr	r5, [sp, #16]
 80084d0:	9a04      	ldr	r2, [sp, #16]
 80084d2:	441a      	add	r2, r3
 80084d4:	9204      	str	r2, [sp, #16]
 80084d6:	9a05      	ldr	r2, [sp, #20]
 80084d8:	2101      	movs	r1, #1
 80084da:	441a      	add	r2, r3
 80084dc:	4620      	mov	r0, r4
 80084de:	9205      	str	r2, [sp, #20]
 80084e0:	f000 ff32 	bl	8009348 <__i2b>
 80084e4:	4607      	mov	r7, r0
 80084e6:	2d00      	cmp	r5, #0
 80084e8:	dd0c      	ble.n	8008504 <_dtoa_r+0x754>
 80084ea:	9b05      	ldr	r3, [sp, #20]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	dd09      	ble.n	8008504 <_dtoa_r+0x754>
 80084f0:	42ab      	cmp	r3, r5
 80084f2:	9a04      	ldr	r2, [sp, #16]
 80084f4:	bfa8      	it	ge
 80084f6:	462b      	movge	r3, r5
 80084f8:	1ad2      	subs	r2, r2, r3
 80084fa:	9204      	str	r2, [sp, #16]
 80084fc:	9a05      	ldr	r2, [sp, #20]
 80084fe:	1aed      	subs	r5, r5, r3
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	9b07      	ldr	r3, [sp, #28]
 8008506:	b31b      	cbz	r3, 8008550 <_dtoa_r+0x7a0>
 8008508:	9b08      	ldr	r3, [sp, #32]
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 80af 	beq.w	800866e <_dtoa_r+0x8be>
 8008510:	2e00      	cmp	r6, #0
 8008512:	dd13      	ble.n	800853c <_dtoa_r+0x78c>
 8008514:	4639      	mov	r1, r7
 8008516:	4632      	mov	r2, r6
 8008518:	4620      	mov	r0, r4
 800851a:	f000 ffd5 	bl	80094c8 <__pow5mult>
 800851e:	ee18 2a10 	vmov	r2, s16
 8008522:	4601      	mov	r1, r0
 8008524:	4607      	mov	r7, r0
 8008526:	4620      	mov	r0, r4
 8008528:	f000 ff24 	bl	8009374 <__multiply>
 800852c:	ee18 1a10 	vmov	r1, s16
 8008530:	4680      	mov	r8, r0
 8008532:	4620      	mov	r0, r4
 8008534:	f000 fe06 	bl	8009144 <_Bfree>
 8008538:	ee08 8a10 	vmov	s16, r8
 800853c:	9b07      	ldr	r3, [sp, #28]
 800853e:	1b9a      	subs	r2, r3, r6
 8008540:	d006      	beq.n	8008550 <_dtoa_r+0x7a0>
 8008542:	ee18 1a10 	vmov	r1, s16
 8008546:	4620      	mov	r0, r4
 8008548:	f000 ffbe 	bl	80094c8 <__pow5mult>
 800854c:	ee08 0a10 	vmov	s16, r0
 8008550:	2101      	movs	r1, #1
 8008552:	4620      	mov	r0, r4
 8008554:	f000 fef8 	bl	8009348 <__i2b>
 8008558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800855a:	2b00      	cmp	r3, #0
 800855c:	4606      	mov	r6, r0
 800855e:	f340 8088 	ble.w	8008672 <_dtoa_r+0x8c2>
 8008562:	461a      	mov	r2, r3
 8008564:	4601      	mov	r1, r0
 8008566:	4620      	mov	r0, r4
 8008568:	f000 ffae 	bl	80094c8 <__pow5mult>
 800856c:	9b06      	ldr	r3, [sp, #24]
 800856e:	2b01      	cmp	r3, #1
 8008570:	4606      	mov	r6, r0
 8008572:	f340 8081 	ble.w	8008678 <_dtoa_r+0x8c8>
 8008576:	f04f 0800 	mov.w	r8, #0
 800857a:	6933      	ldr	r3, [r6, #16]
 800857c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008580:	6918      	ldr	r0, [r3, #16]
 8008582:	f000 fe91 	bl	80092a8 <__hi0bits>
 8008586:	f1c0 0020 	rsb	r0, r0, #32
 800858a:	9b05      	ldr	r3, [sp, #20]
 800858c:	4418      	add	r0, r3
 800858e:	f010 001f 	ands.w	r0, r0, #31
 8008592:	f000 8092 	beq.w	80086ba <_dtoa_r+0x90a>
 8008596:	f1c0 0320 	rsb	r3, r0, #32
 800859a:	2b04      	cmp	r3, #4
 800859c:	f340 808a 	ble.w	80086b4 <_dtoa_r+0x904>
 80085a0:	f1c0 001c 	rsb	r0, r0, #28
 80085a4:	9b04      	ldr	r3, [sp, #16]
 80085a6:	4403      	add	r3, r0
 80085a8:	9304      	str	r3, [sp, #16]
 80085aa:	9b05      	ldr	r3, [sp, #20]
 80085ac:	4403      	add	r3, r0
 80085ae:	4405      	add	r5, r0
 80085b0:	9305      	str	r3, [sp, #20]
 80085b2:	9b04      	ldr	r3, [sp, #16]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	dd07      	ble.n	80085c8 <_dtoa_r+0x818>
 80085b8:	ee18 1a10 	vmov	r1, s16
 80085bc:	461a      	mov	r2, r3
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 ffdc 	bl	800957c <__lshift>
 80085c4:	ee08 0a10 	vmov	s16, r0
 80085c8:	9b05      	ldr	r3, [sp, #20]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dd05      	ble.n	80085da <_dtoa_r+0x82a>
 80085ce:	4631      	mov	r1, r6
 80085d0:	461a      	mov	r2, r3
 80085d2:	4620      	mov	r0, r4
 80085d4:	f000 ffd2 	bl	800957c <__lshift>
 80085d8:	4606      	mov	r6, r0
 80085da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d06e      	beq.n	80086be <_dtoa_r+0x90e>
 80085e0:	ee18 0a10 	vmov	r0, s16
 80085e4:	4631      	mov	r1, r6
 80085e6:	f001 f839 	bl	800965c <__mcmp>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	da67      	bge.n	80086be <_dtoa_r+0x90e>
 80085ee:	9b00      	ldr	r3, [sp, #0]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	ee18 1a10 	vmov	r1, s16
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	220a      	movs	r2, #10
 80085fa:	2300      	movs	r3, #0
 80085fc:	4620      	mov	r0, r4
 80085fe:	f000 fdc3 	bl	8009188 <__multadd>
 8008602:	9b08      	ldr	r3, [sp, #32]
 8008604:	ee08 0a10 	vmov	s16, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	f000 81b1 	beq.w	8008970 <_dtoa_r+0xbc0>
 800860e:	2300      	movs	r3, #0
 8008610:	4639      	mov	r1, r7
 8008612:	220a      	movs	r2, #10
 8008614:	4620      	mov	r0, r4
 8008616:	f000 fdb7 	bl	8009188 <__multadd>
 800861a:	9b02      	ldr	r3, [sp, #8]
 800861c:	2b00      	cmp	r3, #0
 800861e:	4607      	mov	r7, r0
 8008620:	f300 808e 	bgt.w	8008740 <_dtoa_r+0x990>
 8008624:	9b06      	ldr	r3, [sp, #24]
 8008626:	2b02      	cmp	r3, #2
 8008628:	dc51      	bgt.n	80086ce <_dtoa_r+0x91e>
 800862a:	e089      	b.n	8008740 <_dtoa_r+0x990>
 800862c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800862e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008632:	e74b      	b.n	80084cc <_dtoa_r+0x71c>
 8008634:	9b03      	ldr	r3, [sp, #12]
 8008636:	1e5e      	subs	r6, r3, #1
 8008638:	9b07      	ldr	r3, [sp, #28]
 800863a:	42b3      	cmp	r3, r6
 800863c:	bfbf      	itttt	lt
 800863e:	9b07      	ldrlt	r3, [sp, #28]
 8008640:	9607      	strlt	r6, [sp, #28]
 8008642:	1af2      	sublt	r2, r6, r3
 8008644:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008646:	bfb6      	itet	lt
 8008648:	189b      	addlt	r3, r3, r2
 800864a:	1b9e      	subge	r6, r3, r6
 800864c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	bfb8      	it	lt
 8008652:	2600      	movlt	r6, #0
 8008654:	2b00      	cmp	r3, #0
 8008656:	bfb7      	itett	lt
 8008658:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800865c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008660:	1a9d      	sublt	r5, r3, r2
 8008662:	2300      	movlt	r3, #0
 8008664:	e734      	b.n	80084d0 <_dtoa_r+0x720>
 8008666:	9e07      	ldr	r6, [sp, #28]
 8008668:	9d04      	ldr	r5, [sp, #16]
 800866a:	9f08      	ldr	r7, [sp, #32]
 800866c:	e73b      	b.n	80084e6 <_dtoa_r+0x736>
 800866e:	9a07      	ldr	r2, [sp, #28]
 8008670:	e767      	b.n	8008542 <_dtoa_r+0x792>
 8008672:	9b06      	ldr	r3, [sp, #24]
 8008674:	2b01      	cmp	r3, #1
 8008676:	dc18      	bgt.n	80086aa <_dtoa_r+0x8fa>
 8008678:	f1ba 0f00 	cmp.w	sl, #0
 800867c:	d115      	bne.n	80086aa <_dtoa_r+0x8fa>
 800867e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008682:	b993      	cbnz	r3, 80086aa <_dtoa_r+0x8fa>
 8008684:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008688:	0d1b      	lsrs	r3, r3, #20
 800868a:	051b      	lsls	r3, r3, #20
 800868c:	b183      	cbz	r3, 80086b0 <_dtoa_r+0x900>
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	3301      	adds	r3, #1
 8008692:	9304      	str	r3, [sp, #16]
 8008694:	9b05      	ldr	r3, [sp, #20]
 8008696:	3301      	adds	r3, #1
 8008698:	9305      	str	r3, [sp, #20]
 800869a:	f04f 0801 	mov.w	r8, #1
 800869e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f47f af6a 	bne.w	800857a <_dtoa_r+0x7ca>
 80086a6:	2001      	movs	r0, #1
 80086a8:	e76f      	b.n	800858a <_dtoa_r+0x7da>
 80086aa:	f04f 0800 	mov.w	r8, #0
 80086ae:	e7f6      	b.n	800869e <_dtoa_r+0x8ee>
 80086b0:	4698      	mov	r8, r3
 80086b2:	e7f4      	b.n	800869e <_dtoa_r+0x8ee>
 80086b4:	f43f af7d 	beq.w	80085b2 <_dtoa_r+0x802>
 80086b8:	4618      	mov	r0, r3
 80086ba:	301c      	adds	r0, #28
 80086bc:	e772      	b.n	80085a4 <_dtoa_r+0x7f4>
 80086be:	9b03      	ldr	r3, [sp, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	dc37      	bgt.n	8008734 <_dtoa_r+0x984>
 80086c4:	9b06      	ldr	r3, [sp, #24]
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	dd34      	ble.n	8008734 <_dtoa_r+0x984>
 80086ca:	9b03      	ldr	r3, [sp, #12]
 80086cc:	9302      	str	r3, [sp, #8]
 80086ce:	9b02      	ldr	r3, [sp, #8]
 80086d0:	b96b      	cbnz	r3, 80086ee <_dtoa_r+0x93e>
 80086d2:	4631      	mov	r1, r6
 80086d4:	2205      	movs	r2, #5
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fd56 	bl	8009188 <__multadd>
 80086dc:	4601      	mov	r1, r0
 80086de:	4606      	mov	r6, r0
 80086e0:	ee18 0a10 	vmov	r0, s16
 80086e4:	f000 ffba 	bl	800965c <__mcmp>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	f73f adbb 	bgt.w	8008264 <_dtoa_r+0x4b4>
 80086ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f0:	9d01      	ldr	r5, [sp, #4]
 80086f2:	43db      	mvns	r3, r3
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	f04f 0800 	mov.w	r8, #0
 80086fa:	4631      	mov	r1, r6
 80086fc:	4620      	mov	r0, r4
 80086fe:	f000 fd21 	bl	8009144 <_Bfree>
 8008702:	2f00      	cmp	r7, #0
 8008704:	f43f aea4 	beq.w	8008450 <_dtoa_r+0x6a0>
 8008708:	f1b8 0f00 	cmp.w	r8, #0
 800870c:	d005      	beq.n	800871a <_dtoa_r+0x96a>
 800870e:	45b8      	cmp	r8, r7
 8008710:	d003      	beq.n	800871a <_dtoa_r+0x96a>
 8008712:	4641      	mov	r1, r8
 8008714:	4620      	mov	r0, r4
 8008716:	f000 fd15 	bl	8009144 <_Bfree>
 800871a:	4639      	mov	r1, r7
 800871c:	4620      	mov	r0, r4
 800871e:	f000 fd11 	bl	8009144 <_Bfree>
 8008722:	e695      	b.n	8008450 <_dtoa_r+0x6a0>
 8008724:	2600      	movs	r6, #0
 8008726:	4637      	mov	r7, r6
 8008728:	e7e1      	b.n	80086ee <_dtoa_r+0x93e>
 800872a:	9700      	str	r7, [sp, #0]
 800872c:	4637      	mov	r7, r6
 800872e:	e599      	b.n	8008264 <_dtoa_r+0x4b4>
 8008730:	40240000 	.word	0x40240000
 8008734:	9b08      	ldr	r3, [sp, #32]
 8008736:	2b00      	cmp	r3, #0
 8008738:	f000 80ca 	beq.w	80088d0 <_dtoa_r+0xb20>
 800873c:	9b03      	ldr	r3, [sp, #12]
 800873e:	9302      	str	r3, [sp, #8]
 8008740:	2d00      	cmp	r5, #0
 8008742:	dd05      	ble.n	8008750 <_dtoa_r+0x9a0>
 8008744:	4639      	mov	r1, r7
 8008746:	462a      	mov	r2, r5
 8008748:	4620      	mov	r0, r4
 800874a:	f000 ff17 	bl	800957c <__lshift>
 800874e:	4607      	mov	r7, r0
 8008750:	f1b8 0f00 	cmp.w	r8, #0
 8008754:	d05b      	beq.n	800880e <_dtoa_r+0xa5e>
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fcb3 	bl	80090c4 <_Balloc>
 800875e:	4605      	mov	r5, r0
 8008760:	b928      	cbnz	r0, 800876e <_dtoa_r+0x9be>
 8008762:	4b87      	ldr	r3, [pc, #540]	; (8008980 <_dtoa_r+0xbd0>)
 8008764:	4602      	mov	r2, r0
 8008766:	f240 21ea 	movw	r1, #746	; 0x2ea
 800876a:	f7ff bb3b 	b.w	8007de4 <_dtoa_r+0x34>
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	3202      	adds	r2, #2
 8008772:	0092      	lsls	r2, r2, #2
 8008774:	f107 010c 	add.w	r1, r7, #12
 8008778:	300c      	adds	r0, #12
 800877a:	f000 fc95 	bl	80090a8 <memcpy>
 800877e:	2201      	movs	r2, #1
 8008780:	4629      	mov	r1, r5
 8008782:	4620      	mov	r0, r4
 8008784:	f000 fefa 	bl	800957c <__lshift>
 8008788:	9b01      	ldr	r3, [sp, #4]
 800878a:	f103 0901 	add.w	r9, r3, #1
 800878e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008792:	4413      	add	r3, r2
 8008794:	9305      	str	r3, [sp, #20]
 8008796:	f00a 0301 	and.w	r3, sl, #1
 800879a:	46b8      	mov	r8, r7
 800879c:	9304      	str	r3, [sp, #16]
 800879e:	4607      	mov	r7, r0
 80087a0:	4631      	mov	r1, r6
 80087a2:	ee18 0a10 	vmov	r0, s16
 80087a6:	f7ff fa77 	bl	8007c98 <quorem>
 80087aa:	4641      	mov	r1, r8
 80087ac:	9002      	str	r0, [sp, #8]
 80087ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087b2:	ee18 0a10 	vmov	r0, s16
 80087b6:	f000 ff51 	bl	800965c <__mcmp>
 80087ba:	463a      	mov	r2, r7
 80087bc:	9003      	str	r0, [sp, #12]
 80087be:	4631      	mov	r1, r6
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 ff67 	bl	8009694 <__mdiff>
 80087c6:	68c2      	ldr	r2, [r0, #12]
 80087c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80087cc:	4605      	mov	r5, r0
 80087ce:	bb02      	cbnz	r2, 8008812 <_dtoa_r+0xa62>
 80087d0:	4601      	mov	r1, r0
 80087d2:	ee18 0a10 	vmov	r0, s16
 80087d6:	f000 ff41 	bl	800965c <__mcmp>
 80087da:	4602      	mov	r2, r0
 80087dc:	4629      	mov	r1, r5
 80087de:	4620      	mov	r0, r4
 80087e0:	9207      	str	r2, [sp, #28]
 80087e2:	f000 fcaf 	bl	8009144 <_Bfree>
 80087e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80087ea:	ea43 0102 	orr.w	r1, r3, r2
 80087ee:	9b04      	ldr	r3, [sp, #16]
 80087f0:	430b      	orrs	r3, r1
 80087f2:	464d      	mov	r5, r9
 80087f4:	d10f      	bne.n	8008816 <_dtoa_r+0xa66>
 80087f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087fa:	d02a      	beq.n	8008852 <_dtoa_r+0xaa2>
 80087fc:	9b03      	ldr	r3, [sp, #12]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	dd02      	ble.n	8008808 <_dtoa_r+0xa58>
 8008802:	9b02      	ldr	r3, [sp, #8]
 8008804:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008808:	f88b a000 	strb.w	sl, [fp]
 800880c:	e775      	b.n	80086fa <_dtoa_r+0x94a>
 800880e:	4638      	mov	r0, r7
 8008810:	e7ba      	b.n	8008788 <_dtoa_r+0x9d8>
 8008812:	2201      	movs	r2, #1
 8008814:	e7e2      	b.n	80087dc <_dtoa_r+0xa2c>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	db04      	blt.n	8008826 <_dtoa_r+0xa76>
 800881c:	9906      	ldr	r1, [sp, #24]
 800881e:	430b      	orrs	r3, r1
 8008820:	9904      	ldr	r1, [sp, #16]
 8008822:	430b      	orrs	r3, r1
 8008824:	d122      	bne.n	800886c <_dtoa_r+0xabc>
 8008826:	2a00      	cmp	r2, #0
 8008828:	ddee      	ble.n	8008808 <_dtoa_r+0xa58>
 800882a:	ee18 1a10 	vmov	r1, s16
 800882e:	2201      	movs	r2, #1
 8008830:	4620      	mov	r0, r4
 8008832:	f000 fea3 	bl	800957c <__lshift>
 8008836:	4631      	mov	r1, r6
 8008838:	ee08 0a10 	vmov	s16, r0
 800883c:	f000 ff0e 	bl	800965c <__mcmp>
 8008840:	2800      	cmp	r0, #0
 8008842:	dc03      	bgt.n	800884c <_dtoa_r+0xa9c>
 8008844:	d1e0      	bne.n	8008808 <_dtoa_r+0xa58>
 8008846:	f01a 0f01 	tst.w	sl, #1
 800884a:	d0dd      	beq.n	8008808 <_dtoa_r+0xa58>
 800884c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008850:	d1d7      	bne.n	8008802 <_dtoa_r+0xa52>
 8008852:	2339      	movs	r3, #57	; 0x39
 8008854:	f88b 3000 	strb.w	r3, [fp]
 8008858:	462b      	mov	r3, r5
 800885a:	461d      	mov	r5, r3
 800885c:	3b01      	subs	r3, #1
 800885e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008862:	2a39      	cmp	r2, #57	; 0x39
 8008864:	d071      	beq.n	800894a <_dtoa_r+0xb9a>
 8008866:	3201      	adds	r2, #1
 8008868:	701a      	strb	r2, [r3, #0]
 800886a:	e746      	b.n	80086fa <_dtoa_r+0x94a>
 800886c:	2a00      	cmp	r2, #0
 800886e:	dd07      	ble.n	8008880 <_dtoa_r+0xad0>
 8008870:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008874:	d0ed      	beq.n	8008852 <_dtoa_r+0xaa2>
 8008876:	f10a 0301 	add.w	r3, sl, #1
 800887a:	f88b 3000 	strb.w	r3, [fp]
 800887e:	e73c      	b.n	80086fa <_dtoa_r+0x94a>
 8008880:	9b05      	ldr	r3, [sp, #20]
 8008882:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008886:	4599      	cmp	r9, r3
 8008888:	d047      	beq.n	800891a <_dtoa_r+0xb6a>
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	2300      	movs	r3, #0
 8008890:	220a      	movs	r2, #10
 8008892:	4620      	mov	r0, r4
 8008894:	f000 fc78 	bl	8009188 <__multadd>
 8008898:	45b8      	cmp	r8, r7
 800889a:	ee08 0a10 	vmov	s16, r0
 800889e:	f04f 0300 	mov.w	r3, #0
 80088a2:	f04f 020a 	mov.w	r2, #10
 80088a6:	4641      	mov	r1, r8
 80088a8:	4620      	mov	r0, r4
 80088aa:	d106      	bne.n	80088ba <_dtoa_r+0xb0a>
 80088ac:	f000 fc6c 	bl	8009188 <__multadd>
 80088b0:	4680      	mov	r8, r0
 80088b2:	4607      	mov	r7, r0
 80088b4:	f109 0901 	add.w	r9, r9, #1
 80088b8:	e772      	b.n	80087a0 <_dtoa_r+0x9f0>
 80088ba:	f000 fc65 	bl	8009188 <__multadd>
 80088be:	4639      	mov	r1, r7
 80088c0:	4680      	mov	r8, r0
 80088c2:	2300      	movs	r3, #0
 80088c4:	220a      	movs	r2, #10
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 fc5e 	bl	8009188 <__multadd>
 80088cc:	4607      	mov	r7, r0
 80088ce:	e7f1      	b.n	80088b4 <_dtoa_r+0xb04>
 80088d0:	9b03      	ldr	r3, [sp, #12]
 80088d2:	9302      	str	r3, [sp, #8]
 80088d4:	9d01      	ldr	r5, [sp, #4]
 80088d6:	ee18 0a10 	vmov	r0, s16
 80088da:	4631      	mov	r1, r6
 80088dc:	f7ff f9dc 	bl	8007c98 <quorem>
 80088e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	f805 ab01 	strb.w	sl, [r5], #1
 80088ea:	1aea      	subs	r2, r5, r3
 80088ec:	9b02      	ldr	r3, [sp, #8]
 80088ee:	4293      	cmp	r3, r2
 80088f0:	dd09      	ble.n	8008906 <_dtoa_r+0xb56>
 80088f2:	ee18 1a10 	vmov	r1, s16
 80088f6:	2300      	movs	r3, #0
 80088f8:	220a      	movs	r2, #10
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 fc44 	bl	8009188 <__multadd>
 8008900:	ee08 0a10 	vmov	s16, r0
 8008904:	e7e7      	b.n	80088d6 <_dtoa_r+0xb26>
 8008906:	9b02      	ldr	r3, [sp, #8]
 8008908:	2b00      	cmp	r3, #0
 800890a:	bfc8      	it	gt
 800890c:	461d      	movgt	r5, r3
 800890e:	9b01      	ldr	r3, [sp, #4]
 8008910:	bfd8      	it	le
 8008912:	2501      	movle	r5, #1
 8008914:	441d      	add	r5, r3
 8008916:	f04f 0800 	mov.w	r8, #0
 800891a:	ee18 1a10 	vmov	r1, s16
 800891e:	2201      	movs	r2, #1
 8008920:	4620      	mov	r0, r4
 8008922:	f000 fe2b 	bl	800957c <__lshift>
 8008926:	4631      	mov	r1, r6
 8008928:	ee08 0a10 	vmov	s16, r0
 800892c:	f000 fe96 	bl	800965c <__mcmp>
 8008930:	2800      	cmp	r0, #0
 8008932:	dc91      	bgt.n	8008858 <_dtoa_r+0xaa8>
 8008934:	d102      	bne.n	800893c <_dtoa_r+0xb8c>
 8008936:	f01a 0f01 	tst.w	sl, #1
 800893a:	d18d      	bne.n	8008858 <_dtoa_r+0xaa8>
 800893c:	462b      	mov	r3, r5
 800893e:	461d      	mov	r5, r3
 8008940:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008944:	2a30      	cmp	r2, #48	; 0x30
 8008946:	d0fa      	beq.n	800893e <_dtoa_r+0xb8e>
 8008948:	e6d7      	b.n	80086fa <_dtoa_r+0x94a>
 800894a:	9a01      	ldr	r2, [sp, #4]
 800894c:	429a      	cmp	r2, r3
 800894e:	d184      	bne.n	800885a <_dtoa_r+0xaaa>
 8008950:	9b00      	ldr	r3, [sp, #0]
 8008952:	3301      	adds	r3, #1
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	2331      	movs	r3, #49	; 0x31
 8008958:	7013      	strb	r3, [r2, #0]
 800895a:	e6ce      	b.n	80086fa <_dtoa_r+0x94a>
 800895c:	4b09      	ldr	r3, [pc, #36]	; (8008984 <_dtoa_r+0xbd4>)
 800895e:	f7ff ba95 	b.w	8007e8c <_dtoa_r+0xdc>
 8008962:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008964:	2b00      	cmp	r3, #0
 8008966:	f47f aa6e 	bne.w	8007e46 <_dtoa_r+0x96>
 800896a:	4b07      	ldr	r3, [pc, #28]	; (8008988 <_dtoa_r+0xbd8>)
 800896c:	f7ff ba8e 	b.w	8007e8c <_dtoa_r+0xdc>
 8008970:	9b02      	ldr	r3, [sp, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	dcae      	bgt.n	80088d4 <_dtoa_r+0xb24>
 8008976:	9b06      	ldr	r3, [sp, #24]
 8008978:	2b02      	cmp	r3, #2
 800897a:	f73f aea8 	bgt.w	80086ce <_dtoa_r+0x91e>
 800897e:	e7a9      	b.n	80088d4 <_dtoa_r+0xb24>
 8008980:	0800c1a8 	.word	0x0800c1a8
 8008984:	0800bfac 	.word	0x0800bfac
 8008988:	0800c129 	.word	0x0800c129

0800898c <rshift>:
 800898c:	6903      	ldr	r3, [r0, #16]
 800898e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008992:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008996:	ea4f 1261 	mov.w	r2, r1, asr #5
 800899a:	f100 0414 	add.w	r4, r0, #20
 800899e:	dd45      	ble.n	8008a2c <rshift+0xa0>
 80089a0:	f011 011f 	ands.w	r1, r1, #31
 80089a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089ac:	d10c      	bne.n	80089c8 <rshift+0x3c>
 80089ae:	f100 0710 	add.w	r7, r0, #16
 80089b2:	4629      	mov	r1, r5
 80089b4:	42b1      	cmp	r1, r6
 80089b6:	d334      	bcc.n	8008a22 <rshift+0x96>
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	1eea      	subs	r2, r5, #3
 80089be:	4296      	cmp	r6, r2
 80089c0:	bf38      	it	cc
 80089c2:	2300      	movcc	r3, #0
 80089c4:	4423      	add	r3, r4
 80089c6:	e015      	b.n	80089f4 <rshift+0x68>
 80089c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089cc:	f1c1 0820 	rsb	r8, r1, #32
 80089d0:	40cf      	lsrs	r7, r1
 80089d2:	f105 0e04 	add.w	lr, r5, #4
 80089d6:	46a1      	mov	r9, r4
 80089d8:	4576      	cmp	r6, lr
 80089da:	46f4      	mov	ip, lr
 80089dc:	d815      	bhi.n	8008a0a <rshift+0x7e>
 80089de:	1a9a      	subs	r2, r3, r2
 80089e0:	0092      	lsls	r2, r2, #2
 80089e2:	3a04      	subs	r2, #4
 80089e4:	3501      	adds	r5, #1
 80089e6:	42ae      	cmp	r6, r5
 80089e8:	bf38      	it	cc
 80089ea:	2200      	movcc	r2, #0
 80089ec:	18a3      	adds	r3, r4, r2
 80089ee:	50a7      	str	r7, [r4, r2]
 80089f0:	b107      	cbz	r7, 80089f4 <rshift+0x68>
 80089f2:	3304      	adds	r3, #4
 80089f4:	1b1a      	subs	r2, r3, r4
 80089f6:	42a3      	cmp	r3, r4
 80089f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80089fc:	bf08      	it	eq
 80089fe:	2300      	moveq	r3, #0
 8008a00:	6102      	str	r2, [r0, #16]
 8008a02:	bf08      	it	eq
 8008a04:	6143      	streq	r3, [r0, #20]
 8008a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a0a:	f8dc c000 	ldr.w	ip, [ip]
 8008a0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a12:	ea4c 0707 	orr.w	r7, ip, r7
 8008a16:	f849 7b04 	str.w	r7, [r9], #4
 8008a1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a1e:	40cf      	lsrs	r7, r1
 8008a20:	e7da      	b.n	80089d8 <rshift+0x4c>
 8008a22:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a26:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a2a:	e7c3      	b.n	80089b4 <rshift+0x28>
 8008a2c:	4623      	mov	r3, r4
 8008a2e:	e7e1      	b.n	80089f4 <rshift+0x68>

08008a30 <__hexdig_fun>:
 8008a30:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a34:	2b09      	cmp	r3, #9
 8008a36:	d802      	bhi.n	8008a3e <__hexdig_fun+0xe>
 8008a38:	3820      	subs	r0, #32
 8008a3a:	b2c0      	uxtb	r0, r0
 8008a3c:	4770      	bx	lr
 8008a3e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a42:	2b05      	cmp	r3, #5
 8008a44:	d801      	bhi.n	8008a4a <__hexdig_fun+0x1a>
 8008a46:	3847      	subs	r0, #71	; 0x47
 8008a48:	e7f7      	b.n	8008a3a <__hexdig_fun+0xa>
 8008a4a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a4e:	2b05      	cmp	r3, #5
 8008a50:	d801      	bhi.n	8008a56 <__hexdig_fun+0x26>
 8008a52:	3827      	subs	r0, #39	; 0x27
 8008a54:	e7f1      	b.n	8008a3a <__hexdig_fun+0xa>
 8008a56:	2000      	movs	r0, #0
 8008a58:	4770      	bx	lr
	...

08008a5c <__gethex>:
 8008a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a60:	ed2d 8b02 	vpush	{d8}
 8008a64:	b089      	sub	sp, #36	; 0x24
 8008a66:	ee08 0a10 	vmov	s16, r0
 8008a6a:	9304      	str	r3, [sp, #16]
 8008a6c:	4bb4      	ldr	r3, [pc, #720]	; (8008d40 <__gethex+0x2e4>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	4618      	mov	r0, r3
 8008a74:	468b      	mov	fp, r1
 8008a76:	4690      	mov	r8, r2
 8008a78:	f7f7 fbaa 	bl	80001d0 <strlen>
 8008a7c:	9b01      	ldr	r3, [sp, #4]
 8008a7e:	f8db 2000 	ldr.w	r2, [fp]
 8008a82:	4403      	add	r3, r0
 8008a84:	4682      	mov	sl, r0
 8008a86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008a8a:	9305      	str	r3, [sp, #20]
 8008a8c:	1c93      	adds	r3, r2, #2
 8008a8e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008a92:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008a96:	32fe      	adds	r2, #254	; 0xfe
 8008a98:	18d1      	adds	r1, r2, r3
 8008a9a:	461f      	mov	r7, r3
 8008a9c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008aa0:	9100      	str	r1, [sp, #0]
 8008aa2:	2830      	cmp	r0, #48	; 0x30
 8008aa4:	d0f8      	beq.n	8008a98 <__gethex+0x3c>
 8008aa6:	f7ff ffc3 	bl	8008a30 <__hexdig_fun>
 8008aaa:	4604      	mov	r4, r0
 8008aac:	2800      	cmp	r0, #0
 8008aae:	d13a      	bne.n	8008b26 <__gethex+0xca>
 8008ab0:	9901      	ldr	r1, [sp, #4]
 8008ab2:	4652      	mov	r2, sl
 8008ab4:	4638      	mov	r0, r7
 8008ab6:	f001 fa33 	bl	8009f20 <strncmp>
 8008aba:	4605      	mov	r5, r0
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d168      	bne.n	8008b92 <__gethex+0x136>
 8008ac0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008ac4:	eb07 060a 	add.w	r6, r7, sl
 8008ac8:	f7ff ffb2 	bl	8008a30 <__hexdig_fun>
 8008acc:	2800      	cmp	r0, #0
 8008ace:	d062      	beq.n	8008b96 <__gethex+0x13a>
 8008ad0:	4633      	mov	r3, r6
 8008ad2:	7818      	ldrb	r0, [r3, #0]
 8008ad4:	2830      	cmp	r0, #48	; 0x30
 8008ad6:	461f      	mov	r7, r3
 8008ad8:	f103 0301 	add.w	r3, r3, #1
 8008adc:	d0f9      	beq.n	8008ad2 <__gethex+0x76>
 8008ade:	f7ff ffa7 	bl	8008a30 <__hexdig_fun>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	fab0 f480 	clz	r4, r0
 8008ae8:	0964      	lsrs	r4, r4, #5
 8008aea:	4635      	mov	r5, r6
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	463a      	mov	r2, r7
 8008af0:	4616      	mov	r6, r2
 8008af2:	3201      	adds	r2, #1
 8008af4:	7830      	ldrb	r0, [r6, #0]
 8008af6:	f7ff ff9b 	bl	8008a30 <__hexdig_fun>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d1f8      	bne.n	8008af0 <__gethex+0x94>
 8008afe:	9901      	ldr	r1, [sp, #4]
 8008b00:	4652      	mov	r2, sl
 8008b02:	4630      	mov	r0, r6
 8008b04:	f001 fa0c 	bl	8009f20 <strncmp>
 8008b08:	b980      	cbnz	r0, 8008b2c <__gethex+0xd0>
 8008b0a:	b94d      	cbnz	r5, 8008b20 <__gethex+0xc4>
 8008b0c:	eb06 050a 	add.w	r5, r6, sl
 8008b10:	462a      	mov	r2, r5
 8008b12:	4616      	mov	r6, r2
 8008b14:	3201      	adds	r2, #1
 8008b16:	7830      	ldrb	r0, [r6, #0]
 8008b18:	f7ff ff8a 	bl	8008a30 <__hexdig_fun>
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d1f8      	bne.n	8008b12 <__gethex+0xb6>
 8008b20:	1bad      	subs	r5, r5, r6
 8008b22:	00ad      	lsls	r5, r5, #2
 8008b24:	e004      	b.n	8008b30 <__gethex+0xd4>
 8008b26:	2400      	movs	r4, #0
 8008b28:	4625      	mov	r5, r4
 8008b2a:	e7e0      	b.n	8008aee <__gethex+0x92>
 8008b2c:	2d00      	cmp	r5, #0
 8008b2e:	d1f7      	bne.n	8008b20 <__gethex+0xc4>
 8008b30:	7833      	ldrb	r3, [r6, #0]
 8008b32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b36:	2b50      	cmp	r3, #80	; 0x50
 8008b38:	d13b      	bne.n	8008bb2 <__gethex+0x156>
 8008b3a:	7873      	ldrb	r3, [r6, #1]
 8008b3c:	2b2b      	cmp	r3, #43	; 0x2b
 8008b3e:	d02c      	beq.n	8008b9a <__gethex+0x13e>
 8008b40:	2b2d      	cmp	r3, #45	; 0x2d
 8008b42:	d02e      	beq.n	8008ba2 <__gethex+0x146>
 8008b44:	1c71      	adds	r1, r6, #1
 8008b46:	f04f 0900 	mov.w	r9, #0
 8008b4a:	7808      	ldrb	r0, [r1, #0]
 8008b4c:	f7ff ff70 	bl	8008a30 <__hexdig_fun>
 8008b50:	1e43      	subs	r3, r0, #1
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b18      	cmp	r3, #24
 8008b56:	d82c      	bhi.n	8008bb2 <__gethex+0x156>
 8008b58:	f1a0 0210 	sub.w	r2, r0, #16
 8008b5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b60:	f7ff ff66 	bl	8008a30 <__hexdig_fun>
 8008b64:	1e43      	subs	r3, r0, #1
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	2b18      	cmp	r3, #24
 8008b6a:	d91d      	bls.n	8008ba8 <__gethex+0x14c>
 8008b6c:	f1b9 0f00 	cmp.w	r9, #0
 8008b70:	d000      	beq.n	8008b74 <__gethex+0x118>
 8008b72:	4252      	negs	r2, r2
 8008b74:	4415      	add	r5, r2
 8008b76:	f8cb 1000 	str.w	r1, [fp]
 8008b7a:	b1e4      	cbz	r4, 8008bb6 <__gethex+0x15a>
 8008b7c:	9b00      	ldr	r3, [sp, #0]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	bf14      	ite	ne
 8008b82:	2700      	movne	r7, #0
 8008b84:	2706      	moveq	r7, #6
 8008b86:	4638      	mov	r0, r7
 8008b88:	b009      	add	sp, #36	; 0x24
 8008b8a:	ecbd 8b02 	vpop	{d8}
 8008b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b92:	463e      	mov	r6, r7
 8008b94:	4625      	mov	r5, r4
 8008b96:	2401      	movs	r4, #1
 8008b98:	e7ca      	b.n	8008b30 <__gethex+0xd4>
 8008b9a:	f04f 0900 	mov.w	r9, #0
 8008b9e:	1cb1      	adds	r1, r6, #2
 8008ba0:	e7d3      	b.n	8008b4a <__gethex+0xee>
 8008ba2:	f04f 0901 	mov.w	r9, #1
 8008ba6:	e7fa      	b.n	8008b9e <__gethex+0x142>
 8008ba8:	230a      	movs	r3, #10
 8008baa:	fb03 0202 	mla	r2, r3, r2, r0
 8008bae:	3a10      	subs	r2, #16
 8008bb0:	e7d4      	b.n	8008b5c <__gethex+0x100>
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	e7df      	b.n	8008b76 <__gethex+0x11a>
 8008bb6:	1bf3      	subs	r3, r6, r7
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	4621      	mov	r1, r4
 8008bbc:	2b07      	cmp	r3, #7
 8008bbe:	dc0b      	bgt.n	8008bd8 <__gethex+0x17c>
 8008bc0:	ee18 0a10 	vmov	r0, s16
 8008bc4:	f000 fa7e 	bl	80090c4 <_Balloc>
 8008bc8:	4604      	mov	r4, r0
 8008bca:	b940      	cbnz	r0, 8008bde <__gethex+0x182>
 8008bcc:	4b5d      	ldr	r3, [pc, #372]	; (8008d44 <__gethex+0x2e8>)
 8008bce:	4602      	mov	r2, r0
 8008bd0:	21de      	movs	r1, #222	; 0xde
 8008bd2:	485d      	ldr	r0, [pc, #372]	; (8008d48 <__gethex+0x2ec>)
 8008bd4:	f001 f9c6 	bl	8009f64 <__assert_func>
 8008bd8:	3101      	adds	r1, #1
 8008bda:	105b      	asrs	r3, r3, #1
 8008bdc:	e7ee      	b.n	8008bbc <__gethex+0x160>
 8008bde:	f100 0914 	add.w	r9, r0, #20
 8008be2:	f04f 0b00 	mov.w	fp, #0
 8008be6:	f1ca 0301 	rsb	r3, sl, #1
 8008bea:	f8cd 9008 	str.w	r9, [sp, #8]
 8008bee:	f8cd b000 	str.w	fp, [sp]
 8008bf2:	9306      	str	r3, [sp, #24]
 8008bf4:	42b7      	cmp	r7, r6
 8008bf6:	d340      	bcc.n	8008c7a <__gethex+0x21e>
 8008bf8:	9802      	ldr	r0, [sp, #8]
 8008bfa:	9b00      	ldr	r3, [sp, #0]
 8008bfc:	f840 3b04 	str.w	r3, [r0], #4
 8008c00:	eba0 0009 	sub.w	r0, r0, r9
 8008c04:	1080      	asrs	r0, r0, #2
 8008c06:	0146      	lsls	r6, r0, #5
 8008c08:	6120      	str	r0, [r4, #16]
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 fb4c 	bl	80092a8 <__hi0bits>
 8008c10:	1a30      	subs	r0, r6, r0
 8008c12:	f8d8 6000 	ldr.w	r6, [r8]
 8008c16:	42b0      	cmp	r0, r6
 8008c18:	dd63      	ble.n	8008ce2 <__gethex+0x286>
 8008c1a:	1b87      	subs	r7, r0, r6
 8008c1c:	4639      	mov	r1, r7
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f000 fef0 	bl	8009a04 <__any_on>
 8008c24:	4682      	mov	sl, r0
 8008c26:	b1a8      	cbz	r0, 8008c54 <__gethex+0x1f8>
 8008c28:	1e7b      	subs	r3, r7, #1
 8008c2a:	1159      	asrs	r1, r3, #5
 8008c2c:	f003 021f 	and.w	r2, r3, #31
 8008c30:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008c34:	f04f 0a01 	mov.w	sl, #1
 8008c38:	fa0a f202 	lsl.w	r2, sl, r2
 8008c3c:	420a      	tst	r2, r1
 8008c3e:	d009      	beq.n	8008c54 <__gethex+0x1f8>
 8008c40:	4553      	cmp	r3, sl
 8008c42:	dd05      	ble.n	8008c50 <__gethex+0x1f4>
 8008c44:	1eb9      	subs	r1, r7, #2
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 fedc 	bl	8009a04 <__any_on>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d145      	bne.n	8008cdc <__gethex+0x280>
 8008c50:	f04f 0a02 	mov.w	sl, #2
 8008c54:	4639      	mov	r1, r7
 8008c56:	4620      	mov	r0, r4
 8008c58:	f7ff fe98 	bl	800898c <rshift>
 8008c5c:	443d      	add	r5, r7
 8008c5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c62:	42ab      	cmp	r3, r5
 8008c64:	da4c      	bge.n	8008d00 <__gethex+0x2a4>
 8008c66:	ee18 0a10 	vmov	r0, s16
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	f000 fa6a 	bl	8009144 <_Bfree>
 8008c70:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c72:	2300      	movs	r3, #0
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	27a3      	movs	r7, #163	; 0xa3
 8008c78:	e785      	b.n	8008b86 <__gethex+0x12a>
 8008c7a:	1e73      	subs	r3, r6, #1
 8008c7c:	9a05      	ldr	r2, [sp, #20]
 8008c7e:	9303      	str	r3, [sp, #12]
 8008c80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d019      	beq.n	8008cbc <__gethex+0x260>
 8008c88:	f1bb 0f20 	cmp.w	fp, #32
 8008c8c:	d107      	bne.n	8008c9e <__gethex+0x242>
 8008c8e:	9b02      	ldr	r3, [sp, #8]
 8008c90:	9a00      	ldr	r2, [sp, #0]
 8008c92:	f843 2b04 	str.w	r2, [r3], #4
 8008c96:	9302      	str	r3, [sp, #8]
 8008c98:	2300      	movs	r3, #0
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	469b      	mov	fp, r3
 8008c9e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008ca2:	f7ff fec5 	bl	8008a30 <__hexdig_fun>
 8008ca6:	9b00      	ldr	r3, [sp, #0]
 8008ca8:	f000 000f 	and.w	r0, r0, #15
 8008cac:	fa00 f00b 	lsl.w	r0, r0, fp
 8008cb0:	4303      	orrs	r3, r0
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	f10b 0b04 	add.w	fp, fp, #4
 8008cb8:	9b03      	ldr	r3, [sp, #12]
 8008cba:	e00d      	b.n	8008cd8 <__gethex+0x27c>
 8008cbc:	9b03      	ldr	r3, [sp, #12]
 8008cbe:	9a06      	ldr	r2, [sp, #24]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	42bb      	cmp	r3, r7
 8008cc4:	d3e0      	bcc.n	8008c88 <__gethex+0x22c>
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	9901      	ldr	r1, [sp, #4]
 8008cca:	9307      	str	r3, [sp, #28]
 8008ccc:	4652      	mov	r2, sl
 8008cce:	f001 f927 	bl	8009f20 <strncmp>
 8008cd2:	9b07      	ldr	r3, [sp, #28]
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d1d7      	bne.n	8008c88 <__gethex+0x22c>
 8008cd8:	461e      	mov	r6, r3
 8008cda:	e78b      	b.n	8008bf4 <__gethex+0x198>
 8008cdc:	f04f 0a03 	mov.w	sl, #3
 8008ce0:	e7b8      	b.n	8008c54 <__gethex+0x1f8>
 8008ce2:	da0a      	bge.n	8008cfa <__gethex+0x29e>
 8008ce4:	1a37      	subs	r7, r6, r0
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	ee18 0a10 	vmov	r0, s16
 8008cec:	463a      	mov	r2, r7
 8008cee:	f000 fc45 	bl	800957c <__lshift>
 8008cf2:	1bed      	subs	r5, r5, r7
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	f100 0914 	add.w	r9, r0, #20
 8008cfa:	f04f 0a00 	mov.w	sl, #0
 8008cfe:	e7ae      	b.n	8008c5e <__gethex+0x202>
 8008d00:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008d04:	42a8      	cmp	r0, r5
 8008d06:	dd72      	ble.n	8008dee <__gethex+0x392>
 8008d08:	1b45      	subs	r5, r0, r5
 8008d0a:	42ae      	cmp	r6, r5
 8008d0c:	dc36      	bgt.n	8008d7c <__gethex+0x320>
 8008d0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d02a      	beq.n	8008d6c <__gethex+0x310>
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d02c      	beq.n	8008d74 <__gethex+0x318>
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d11c      	bne.n	8008d58 <__gethex+0x2fc>
 8008d1e:	42ae      	cmp	r6, r5
 8008d20:	d11a      	bne.n	8008d58 <__gethex+0x2fc>
 8008d22:	2e01      	cmp	r6, #1
 8008d24:	d112      	bne.n	8008d4c <__gethex+0x2f0>
 8008d26:	9a04      	ldr	r2, [sp, #16]
 8008d28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	2301      	movs	r3, #1
 8008d30:	6123      	str	r3, [r4, #16]
 8008d32:	f8c9 3000 	str.w	r3, [r9]
 8008d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d38:	2762      	movs	r7, #98	; 0x62
 8008d3a:	601c      	str	r4, [r3, #0]
 8008d3c:	e723      	b.n	8008b86 <__gethex+0x12a>
 8008d3e:	bf00      	nop
 8008d40:	0800c220 	.word	0x0800c220
 8008d44:	0800c1a8 	.word	0x0800c1a8
 8008d48:	0800c1b9 	.word	0x0800c1b9
 8008d4c:	1e71      	subs	r1, r6, #1
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f000 fe58 	bl	8009a04 <__any_on>
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d1e6      	bne.n	8008d26 <__gethex+0x2ca>
 8008d58:	ee18 0a10 	vmov	r0, s16
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	f000 f9f1 	bl	8009144 <_Bfree>
 8008d62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d64:	2300      	movs	r3, #0
 8008d66:	6013      	str	r3, [r2, #0]
 8008d68:	2750      	movs	r7, #80	; 0x50
 8008d6a:	e70c      	b.n	8008b86 <__gethex+0x12a>
 8008d6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1f2      	bne.n	8008d58 <__gethex+0x2fc>
 8008d72:	e7d8      	b.n	8008d26 <__gethex+0x2ca>
 8008d74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d1d5      	bne.n	8008d26 <__gethex+0x2ca>
 8008d7a:	e7ed      	b.n	8008d58 <__gethex+0x2fc>
 8008d7c:	1e6f      	subs	r7, r5, #1
 8008d7e:	f1ba 0f00 	cmp.w	sl, #0
 8008d82:	d131      	bne.n	8008de8 <__gethex+0x38c>
 8008d84:	b127      	cbz	r7, 8008d90 <__gethex+0x334>
 8008d86:	4639      	mov	r1, r7
 8008d88:	4620      	mov	r0, r4
 8008d8a:	f000 fe3b 	bl	8009a04 <__any_on>
 8008d8e:	4682      	mov	sl, r0
 8008d90:	117b      	asrs	r3, r7, #5
 8008d92:	2101      	movs	r1, #1
 8008d94:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008d98:	f007 071f 	and.w	r7, r7, #31
 8008d9c:	fa01 f707 	lsl.w	r7, r1, r7
 8008da0:	421f      	tst	r7, r3
 8008da2:	4629      	mov	r1, r5
 8008da4:	4620      	mov	r0, r4
 8008da6:	bf18      	it	ne
 8008da8:	f04a 0a02 	orrne.w	sl, sl, #2
 8008dac:	1b76      	subs	r6, r6, r5
 8008dae:	f7ff fded 	bl	800898c <rshift>
 8008db2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008db6:	2702      	movs	r7, #2
 8008db8:	f1ba 0f00 	cmp.w	sl, #0
 8008dbc:	d048      	beq.n	8008e50 <__gethex+0x3f4>
 8008dbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dc2:	2b02      	cmp	r3, #2
 8008dc4:	d015      	beq.n	8008df2 <__gethex+0x396>
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	d017      	beq.n	8008dfa <__gethex+0x39e>
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d109      	bne.n	8008de2 <__gethex+0x386>
 8008dce:	f01a 0f02 	tst.w	sl, #2
 8008dd2:	d006      	beq.n	8008de2 <__gethex+0x386>
 8008dd4:	f8d9 0000 	ldr.w	r0, [r9]
 8008dd8:	ea4a 0a00 	orr.w	sl, sl, r0
 8008ddc:	f01a 0f01 	tst.w	sl, #1
 8008de0:	d10e      	bne.n	8008e00 <__gethex+0x3a4>
 8008de2:	f047 0710 	orr.w	r7, r7, #16
 8008de6:	e033      	b.n	8008e50 <__gethex+0x3f4>
 8008de8:	f04f 0a01 	mov.w	sl, #1
 8008dec:	e7d0      	b.n	8008d90 <__gethex+0x334>
 8008dee:	2701      	movs	r7, #1
 8008df0:	e7e2      	b.n	8008db8 <__gethex+0x35c>
 8008df2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008df4:	f1c3 0301 	rsb	r3, r3, #1
 8008df8:	9315      	str	r3, [sp, #84]	; 0x54
 8008dfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0f0      	beq.n	8008de2 <__gethex+0x386>
 8008e00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e04:	f104 0314 	add.w	r3, r4, #20
 8008e08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e10:	f04f 0c00 	mov.w	ip, #0
 8008e14:	4618      	mov	r0, r3
 8008e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e1a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e1e:	d01c      	beq.n	8008e5a <__gethex+0x3fe>
 8008e20:	3201      	adds	r2, #1
 8008e22:	6002      	str	r2, [r0, #0]
 8008e24:	2f02      	cmp	r7, #2
 8008e26:	f104 0314 	add.w	r3, r4, #20
 8008e2a:	d13f      	bne.n	8008eac <__gethex+0x450>
 8008e2c:	f8d8 2000 	ldr.w	r2, [r8]
 8008e30:	3a01      	subs	r2, #1
 8008e32:	42b2      	cmp	r2, r6
 8008e34:	d10a      	bne.n	8008e4c <__gethex+0x3f0>
 8008e36:	1171      	asrs	r1, r6, #5
 8008e38:	2201      	movs	r2, #1
 8008e3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e3e:	f006 061f 	and.w	r6, r6, #31
 8008e42:	fa02 f606 	lsl.w	r6, r2, r6
 8008e46:	421e      	tst	r6, r3
 8008e48:	bf18      	it	ne
 8008e4a:	4617      	movne	r7, r2
 8008e4c:	f047 0720 	orr.w	r7, r7, #32
 8008e50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e52:	601c      	str	r4, [r3, #0]
 8008e54:	9b04      	ldr	r3, [sp, #16]
 8008e56:	601d      	str	r5, [r3, #0]
 8008e58:	e695      	b.n	8008b86 <__gethex+0x12a>
 8008e5a:	4299      	cmp	r1, r3
 8008e5c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e60:	d8d8      	bhi.n	8008e14 <__gethex+0x3b8>
 8008e62:	68a3      	ldr	r3, [r4, #8]
 8008e64:	459b      	cmp	fp, r3
 8008e66:	db19      	blt.n	8008e9c <__gethex+0x440>
 8008e68:	6861      	ldr	r1, [r4, #4]
 8008e6a:	ee18 0a10 	vmov	r0, s16
 8008e6e:	3101      	adds	r1, #1
 8008e70:	f000 f928 	bl	80090c4 <_Balloc>
 8008e74:	4681      	mov	r9, r0
 8008e76:	b918      	cbnz	r0, 8008e80 <__gethex+0x424>
 8008e78:	4b1a      	ldr	r3, [pc, #104]	; (8008ee4 <__gethex+0x488>)
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	2184      	movs	r1, #132	; 0x84
 8008e7e:	e6a8      	b.n	8008bd2 <__gethex+0x176>
 8008e80:	6922      	ldr	r2, [r4, #16]
 8008e82:	3202      	adds	r2, #2
 8008e84:	f104 010c 	add.w	r1, r4, #12
 8008e88:	0092      	lsls	r2, r2, #2
 8008e8a:	300c      	adds	r0, #12
 8008e8c:	f000 f90c 	bl	80090a8 <memcpy>
 8008e90:	4621      	mov	r1, r4
 8008e92:	ee18 0a10 	vmov	r0, s16
 8008e96:	f000 f955 	bl	8009144 <_Bfree>
 8008e9a:	464c      	mov	r4, r9
 8008e9c:	6923      	ldr	r3, [r4, #16]
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ea4:	6122      	str	r2, [r4, #16]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	615a      	str	r2, [r3, #20]
 8008eaa:	e7bb      	b.n	8008e24 <__gethex+0x3c8>
 8008eac:	6922      	ldr	r2, [r4, #16]
 8008eae:	455a      	cmp	r2, fp
 8008eb0:	dd0b      	ble.n	8008eca <__gethex+0x46e>
 8008eb2:	2101      	movs	r1, #1
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f7ff fd69 	bl	800898c <rshift>
 8008eba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ebe:	3501      	adds	r5, #1
 8008ec0:	42ab      	cmp	r3, r5
 8008ec2:	f6ff aed0 	blt.w	8008c66 <__gethex+0x20a>
 8008ec6:	2701      	movs	r7, #1
 8008ec8:	e7c0      	b.n	8008e4c <__gethex+0x3f0>
 8008eca:	f016 061f 	ands.w	r6, r6, #31
 8008ece:	d0fa      	beq.n	8008ec6 <__gethex+0x46a>
 8008ed0:	4453      	add	r3, sl
 8008ed2:	f1c6 0620 	rsb	r6, r6, #32
 8008ed6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008eda:	f000 f9e5 	bl	80092a8 <__hi0bits>
 8008ede:	42b0      	cmp	r0, r6
 8008ee0:	dbe7      	blt.n	8008eb2 <__gethex+0x456>
 8008ee2:	e7f0      	b.n	8008ec6 <__gethex+0x46a>
 8008ee4:	0800c1a8 	.word	0x0800c1a8

08008ee8 <L_shift>:
 8008ee8:	f1c2 0208 	rsb	r2, r2, #8
 8008eec:	0092      	lsls	r2, r2, #2
 8008eee:	b570      	push	{r4, r5, r6, lr}
 8008ef0:	f1c2 0620 	rsb	r6, r2, #32
 8008ef4:	6843      	ldr	r3, [r0, #4]
 8008ef6:	6804      	ldr	r4, [r0, #0]
 8008ef8:	fa03 f506 	lsl.w	r5, r3, r6
 8008efc:	432c      	orrs	r4, r5
 8008efe:	40d3      	lsrs	r3, r2
 8008f00:	6004      	str	r4, [r0, #0]
 8008f02:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f06:	4288      	cmp	r0, r1
 8008f08:	d3f4      	bcc.n	8008ef4 <L_shift+0xc>
 8008f0a:	bd70      	pop	{r4, r5, r6, pc}

08008f0c <__match>:
 8008f0c:	b530      	push	{r4, r5, lr}
 8008f0e:	6803      	ldr	r3, [r0, #0]
 8008f10:	3301      	adds	r3, #1
 8008f12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f16:	b914      	cbnz	r4, 8008f1e <__match+0x12>
 8008f18:	6003      	str	r3, [r0, #0]
 8008f1a:	2001      	movs	r0, #1
 8008f1c:	bd30      	pop	{r4, r5, pc}
 8008f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f22:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008f26:	2d19      	cmp	r5, #25
 8008f28:	bf98      	it	ls
 8008f2a:	3220      	addls	r2, #32
 8008f2c:	42a2      	cmp	r2, r4
 8008f2e:	d0f0      	beq.n	8008f12 <__match+0x6>
 8008f30:	2000      	movs	r0, #0
 8008f32:	e7f3      	b.n	8008f1c <__match+0x10>

08008f34 <__hexnan>:
 8008f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f38:	680b      	ldr	r3, [r1, #0]
 8008f3a:	115e      	asrs	r6, r3, #5
 8008f3c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f40:	f013 031f 	ands.w	r3, r3, #31
 8008f44:	b087      	sub	sp, #28
 8008f46:	bf18      	it	ne
 8008f48:	3604      	addne	r6, #4
 8008f4a:	2500      	movs	r5, #0
 8008f4c:	1f37      	subs	r7, r6, #4
 8008f4e:	4690      	mov	r8, r2
 8008f50:	6802      	ldr	r2, [r0, #0]
 8008f52:	9301      	str	r3, [sp, #4]
 8008f54:	4682      	mov	sl, r0
 8008f56:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f5a:	46b9      	mov	r9, r7
 8008f5c:	463c      	mov	r4, r7
 8008f5e:	9502      	str	r5, [sp, #8]
 8008f60:	46ab      	mov	fp, r5
 8008f62:	7851      	ldrb	r1, [r2, #1]
 8008f64:	1c53      	adds	r3, r2, #1
 8008f66:	9303      	str	r3, [sp, #12]
 8008f68:	b341      	cbz	r1, 8008fbc <__hexnan+0x88>
 8008f6a:	4608      	mov	r0, r1
 8008f6c:	9205      	str	r2, [sp, #20]
 8008f6e:	9104      	str	r1, [sp, #16]
 8008f70:	f7ff fd5e 	bl	8008a30 <__hexdig_fun>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	d14f      	bne.n	8009018 <__hexnan+0xe4>
 8008f78:	9904      	ldr	r1, [sp, #16]
 8008f7a:	9a05      	ldr	r2, [sp, #20]
 8008f7c:	2920      	cmp	r1, #32
 8008f7e:	d818      	bhi.n	8008fb2 <__hexnan+0x7e>
 8008f80:	9b02      	ldr	r3, [sp, #8]
 8008f82:	459b      	cmp	fp, r3
 8008f84:	dd13      	ble.n	8008fae <__hexnan+0x7a>
 8008f86:	454c      	cmp	r4, r9
 8008f88:	d206      	bcs.n	8008f98 <__hexnan+0x64>
 8008f8a:	2d07      	cmp	r5, #7
 8008f8c:	dc04      	bgt.n	8008f98 <__hexnan+0x64>
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4649      	mov	r1, r9
 8008f92:	4620      	mov	r0, r4
 8008f94:	f7ff ffa8 	bl	8008ee8 <L_shift>
 8008f98:	4544      	cmp	r4, r8
 8008f9a:	d950      	bls.n	800903e <__hexnan+0x10a>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f1a4 0904 	sub.w	r9, r4, #4
 8008fa2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fa6:	f8cd b008 	str.w	fp, [sp, #8]
 8008faa:	464c      	mov	r4, r9
 8008fac:	461d      	mov	r5, r3
 8008fae:	9a03      	ldr	r2, [sp, #12]
 8008fb0:	e7d7      	b.n	8008f62 <__hexnan+0x2e>
 8008fb2:	2929      	cmp	r1, #41	; 0x29
 8008fb4:	d156      	bne.n	8009064 <__hexnan+0x130>
 8008fb6:	3202      	adds	r2, #2
 8008fb8:	f8ca 2000 	str.w	r2, [sl]
 8008fbc:	f1bb 0f00 	cmp.w	fp, #0
 8008fc0:	d050      	beq.n	8009064 <__hexnan+0x130>
 8008fc2:	454c      	cmp	r4, r9
 8008fc4:	d206      	bcs.n	8008fd4 <__hexnan+0xa0>
 8008fc6:	2d07      	cmp	r5, #7
 8008fc8:	dc04      	bgt.n	8008fd4 <__hexnan+0xa0>
 8008fca:	462a      	mov	r2, r5
 8008fcc:	4649      	mov	r1, r9
 8008fce:	4620      	mov	r0, r4
 8008fd0:	f7ff ff8a 	bl	8008ee8 <L_shift>
 8008fd4:	4544      	cmp	r4, r8
 8008fd6:	d934      	bls.n	8009042 <__hexnan+0x10e>
 8008fd8:	f1a8 0204 	sub.w	r2, r8, #4
 8008fdc:	4623      	mov	r3, r4
 8008fde:	f853 1b04 	ldr.w	r1, [r3], #4
 8008fe2:	f842 1f04 	str.w	r1, [r2, #4]!
 8008fe6:	429f      	cmp	r7, r3
 8008fe8:	d2f9      	bcs.n	8008fde <__hexnan+0xaa>
 8008fea:	1b3b      	subs	r3, r7, r4
 8008fec:	f023 0303 	bic.w	r3, r3, #3
 8008ff0:	3304      	adds	r3, #4
 8008ff2:	3401      	adds	r4, #1
 8008ff4:	3e03      	subs	r6, #3
 8008ff6:	42b4      	cmp	r4, r6
 8008ff8:	bf88      	it	hi
 8008ffa:	2304      	movhi	r3, #4
 8008ffc:	4443      	add	r3, r8
 8008ffe:	2200      	movs	r2, #0
 8009000:	f843 2b04 	str.w	r2, [r3], #4
 8009004:	429f      	cmp	r7, r3
 8009006:	d2fb      	bcs.n	8009000 <__hexnan+0xcc>
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	b91b      	cbnz	r3, 8009014 <__hexnan+0xe0>
 800900c:	4547      	cmp	r7, r8
 800900e:	d127      	bne.n	8009060 <__hexnan+0x12c>
 8009010:	2301      	movs	r3, #1
 8009012:	603b      	str	r3, [r7, #0]
 8009014:	2005      	movs	r0, #5
 8009016:	e026      	b.n	8009066 <__hexnan+0x132>
 8009018:	3501      	adds	r5, #1
 800901a:	2d08      	cmp	r5, #8
 800901c:	f10b 0b01 	add.w	fp, fp, #1
 8009020:	dd06      	ble.n	8009030 <__hexnan+0xfc>
 8009022:	4544      	cmp	r4, r8
 8009024:	d9c3      	bls.n	8008fae <__hexnan+0x7a>
 8009026:	2300      	movs	r3, #0
 8009028:	f844 3c04 	str.w	r3, [r4, #-4]
 800902c:	2501      	movs	r5, #1
 800902e:	3c04      	subs	r4, #4
 8009030:	6822      	ldr	r2, [r4, #0]
 8009032:	f000 000f 	and.w	r0, r0, #15
 8009036:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800903a:	6022      	str	r2, [r4, #0]
 800903c:	e7b7      	b.n	8008fae <__hexnan+0x7a>
 800903e:	2508      	movs	r5, #8
 8009040:	e7b5      	b.n	8008fae <__hexnan+0x7a>
 8009042:	9b01      	ldr	r3, [sp, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d0df      	beq.n	8009008 <__hexnan+0xd4>
 8009048:	f04f 32ff 	mov.w	r2, #4294967295
 800904c:	f1c3 0320 	rsb	r3, r3, #32
 8009050:	fa22 f303 	lsr.w	r3, r2, r3
 8009054:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009058:	401a      	ands	r2, r3
 800905a:	f846 2c04 	str.w	r2, [r6, #-4]
 800905e:	e7d3      	b.n	8009008 <__hexnan+0xd4>
 8009060:	3f04      	subs	r7, #4
 8009062:	e7d1      	b.n	8009008 <__hexnan+0xd4>
 8009064:	2004      	movs	r0, #4
 8009066:	b007      	add	sp, #28
 8009068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800906c <_localeconv_r>:
 800906c:	4800      	ldr	r0, [pc, #0]	; (8009070 <_localeconv_r+0x4>)
 800906e:	4770      	bx	lr
 8009070:	20000168 	.word	0x20000168

08009074 <malloc>:
 8009074:	4b02      	ldr	r3, [pc, #8]	; (8009080 <malloc+0xc>)
 8009076:	4601      	mov	r1, r0
 8009078:	6818      	ldr	r0, [r3, #0]
 800907a:	f000 bd67 	b.w	8009b4c <_malloc_r>
 800907e:	bf00      	nop
 8009080:	20000010 	.word	0x20000010

08009084 <__ascii_mbtowc>:
 8009084:	b082      	sub	sp, #8
 8009086:	b901      	cbnz	r1, 800908a <__ascii_mbtowc+0x6>
 8009088:	a901      	add	r1, sp, #4
 800908a:	b142      	cbz	r2, 800909e <__ascii_mbtowc+0x1a>
 800908c:	b14b      	cbz	r3, 80090a2 <__ascii_mbtowc+0x1e>
 800908e:	7813      	ldrb	r3, [r2, #0]
 8009090:	600b      	str	r3, [r1, #0]
 8009092:	7812      	ldrb	r2, [r2, #0]
 8009094:	1e10      	subs	r0, r2, #0
 8009096:	bf18      	it	ne
 8009098:	2001      	movne	r0, #1
 800909a:	b002      	add	sp, #8
 800909c:	4770      	bx	lr
 800909e:	4610      	mov	r0, r2
 80090a0:	e7fb      	b.n	800909a <__ascii_mbtowc+0x16>
 80090a2:	f06f 0001 	mvn.w	r0, #1
 80090a6:	e7f8      	b.n	800909a <__ascii_mbtowc+0x16>

080090a8 <memcpy>:
 80090a8:	440a      	add	r2, r1
 80090aa:	4291      	cmp	r1, r2
 80090ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80090b0:	d100      	bne.n	80090b4 <memcpy+0xc>
 80090b2:	4770      	bx	lr
 80090b4:	b510      	push	{r4, lr}
 80090b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090be:	4291      	cmp	r1, r2
 80090c0:	d1f9      	bne.n	80090b6 <memcpy+0xe>
 80090c2:	bd10      	pop	{r4, pc}

080090c4 <_Balloc>:
 80090c4:	b570      	push	{r4, r5, r6, lr}
 80090c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80090c8:	4604      	mov	r4, r0
 80090ca:	460d      	mov	r5, r1
 80090cc:	b976      	cbnz	r6, 80090ec <_Balloc+0x28>
 80090ce:	2010      	movs	r0, #16
 80090d0:	f7ff ffd0 	bl	8009074 <malloc>
 80090d4:	4602      	mov	r2, r0
 80090d6:	6260      	str	r0, [r4, #36]	; 0x24
 80090d8:	b920      	cbnz	r0, 80090e4 <_Balloc+0x20>
 80090da:	4b18      	ldr	r3, [pc, #96]	; (800913c <_Balloc+0x78>)
 80090dc:	4818      	ldr	r0, [pc, #96]	; (8009140 <_Balloc+0x7c>)
 80090de:	2166      	movs	r1, #102	; 0x66
 80090e0:	f000 ff40 	bl	8009f64 <__assert_func>
 80090e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090e8:	6006      	str	r6, [r0, #0]
 80090ea:	60c6      	str	r6, [r0, #12]
 80090ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80090ee:	68f3      	ldr	r3, [r6, #12]
 80090f0:	b183      	cbz	r3, 8009114 <_Balloc+0x50>
 80090f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090fa:	b9b8      	cbnz	r0, 800912c <_Balloc+0x68>
 80090fc:	2101      	movs	r1, #1
 80090fe:	fa01 f605 	lsl.w	r6, r1, r5
 8009102:	1d72      	adds	r2, r6, #5
 8009104:	0092      	lsls	r2, r2, #2
 8009106:	4620      	mov	r0, r4
 8009108:	f000 fc9d 	bl	8009a46 <_calloc_r>
 800910c:	b160      	cbz	r0, 8009128 <_Balloc+0x64>
 800910e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009112:	e00e      	b.n	8009132 <_Balloc+0x6e>
 8009114:	2221      	movs	r2, #33	; 0x21
 8009116:	2104      	movs	r1, #4
 8009118:	4620      	mov	r0, r4
 800911a:	f000 fc94 	bl	8009a46 <_calloc_r>
 800911e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009120:	60f0      	str	r0, [r6, #12]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d1e4      	bne.n	80090f2 <_Balloc+0x2e>
 8009128:	2000      	movs	r0, #0
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	6802      	ldr	r2, [r0, #0]
 800912e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009132:	2300      	movs	r3, #0
 8009134:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009138:	e7f7      	b.n	800912a <_Balloc+0x66>
 800913a:	bf00      	nop
 800913c:	0800c136 	.word	0x0800c136
 8009140:	0800c234 	.word	0x0800c234

08009144 <_Bfree>:
 8009144:	b570      	push	{r4, r5, r6, lr}
 8009146:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009148:	4605      	mov	r5, r0
 800914a:	460c      	mov	r4, r1
 800914c:	b976      	cbnz	r6, 800916c <_Bfree+0x28>
 800914e:	2010      	movs	r0, #16
 8009150:	f7ff ff90 	bl	8009074 <malloc>
 8009154:	4602      	mov	r2, r0
 8009156:	6268      	str	r0, [r5, #36]	; 0x24
 8009158:	b920      	cbnz	r0, 8009164 <_Bfree+0x20>
 800915a:	4b09      	ldr	r3, [pc, #36]	; (8009180 <_Bfree+0x3c>)
 800915c:	4809      	ldr	r0, [pc, #36]	; (8009184 <_Bfree+0x40>)
 800915e:	218a      	movs	r1, #138	; 0x8a
 8009160:	f000 ff00 	bl	8009f64 <__assert_func>
 8009164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009168:	6006      	str	r6, [r0, #0]
 800916a:	60c6      	str	r6, [r0, #12]
 800916c:	b13c      	cbz	r4, 800917e <_Bfree+0x3a>
 800916e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009170:	6862      	ldr	r2, [r4, #4]
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009178:	6021      	str	r1, [r4, #0]
 800917a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800917e:	bd70      	pop	{r4, r5, r6, pc}
 8009180:	0800c136 	.word	0x0800c136
 8009184:	0800c234 	.word	0x0800c234

08009188 <__multadd>:
 8009188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800918c:	690d      	ldr	r5, [r1, #16]
 800918e:	4607      	mov	r7, r0
 8009190:	460c      	mov	r4, r1
 8009192:	461e      	mov	r6, r3
 8009194:	f101 0c14 	add.w	ip, r1, #20
 8009198:	2000      	movs	r0, #0
 800919a:	f8dc 3000 	ldr.w	r3, [ip]
 800919e:	b299      	uxth	r1, r3
 80091a0:	fb02 6101 	mla	r1, r2, r1, r6
 80091a4:	0c1e      	lsrs	r6, r3, #16
 80091a6:	0c0b      	lsrs	r3, r1, #16
 80091a8:	fb02 3306 	mla	r3, r2, r6, r3
 80091ac:	b289      	uxth	r1, r1
 80091ae:	3001      	adds	r0, #1
 80091b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091b4:	4285      	cmp	r5, r0
 80091b6:	f84c 1b04 	str.w	r1, [ip], #4
 80091ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091be:	dcec      	bgt.n	800919a <__multadd+0x12>
 80091c0:	b30e      	cbz	r6, 8009206 <__multadd+0x7e>
 80091c2:	68a3      	ldr	r3, [r4, #8]
 80091c4:	42ab      	cmp	r3, r5
 80091c6:	dc19      	bgt.n	80091fc <__multadd+0x74>
 80091c8:	6861      	ldr	r1, [r4, #4]
 80091ca:	4638      	mov	r0, r7
 80091cc:	3101      	adds	r1, #1
 80091ce:	f7ff ff79 	bl	80090c4 <_Balloc>
 80091d2:	4680      	mov	r8, r0
 80091d4:	b928      	cbnz	r0, 80091e2 <__multadd+0x5a>
 80091d6:	4602      	mov	r2, r0
 80091d8:	4b0c      	ldr	r3, [pc, #48]	; (800920c <__multadd+0x84>)
 80091da:	480d      	ldr	r0, [pc, #52]	; (8009210 <__multadd+0x88>)
 80091dc:	21b5      	movs	r1, #181	; 0xb5
 80091de:	f000 fec1 	bl	8009f64 <__assert_func>
 80091e2:	6922      	ldr	r2, [r4, #16]
 80091e4:	3202      	adds	r2, #2
 80091e6:	f104 010c 	add.w	r1, r4, #12
 80091ea:	0092      	lsls	r2, r2, #2
 80091ec:	300c      	adds	r0, #12
 80091ee:	f7ff ff5b 	bl	80090a8 <memcpy>
 80091f2:	4621      	mov	r1, r4
 80091f4:	4638      	mov	r0, r7
 80091f6:	f7ff ffa5 	bl	8009144 <_Bfree>
 80091fa:	4644      	mov	r4, r8
 80091fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009200:	3501      	adds	r5, #1
 8009202:	615e      	str	r6, [r3, #20]
 8009204:	6125      	str	r5, [r4, #16]
 8009206:	4620      	mov	r0, r4
 8009208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800920c:	0800c1a8 	.word	0x0800c1a8
 8009210:	0800c234 	.word	0x0800c234

08009214 <__s2b>:
 8009214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009218:	460c      	mov	r4, r1
 800921a:	4615      	mov	r5, r2
 800921c:	461f      	mov	r7, r3
 800921e:	2209      	movs	r2, #9
 8009220:	3308      	adds	r3, #8
 8009222:	4606      	mov	r6, r0
 8009224:	fb93 f3f2 	sdiv	r3, r3, r2
 8009228:	2100      	movs	r1, #0
 800922a:	2201      	movs	r2, #1
 800922c:	429a      	cmp	r2, r3
 800922e:	db09      	blt.n	8009244 <__s2b+0x30>
 8009230:	4630      	mov	r0, r6
 8009232:	f7ff ff47 	bl	80090c4 <_Balloc>
 8009236:	b940      	cbnz	r0, 800924a <__s2b+0x36>
 8009238:	4602      	mov	r2, r0
 800923a:	4b19      	ldr	r3, [pc, #100]	; (80092a0 <__s2b+0x8c>)
 800923c:	4819      	ldr	r0, [pc, #100]	; (80092a4 <__s2b+0x90>)
 800923e:	21ce      	movs	r1, #206	; 0xce
 8009240:	f000 fe90 	bl	8009f64 <__assert_func>
 8009244:	0052      	lsls	r2, r2, #1
 8009246:	3101      	adds	r1, #1
 8009248:	e7f0      	b.n	800922c <__s2b+0x18>
 800924a:	9b08      	ldr	r3, [sp, #32]
 800924c:	6143      	str	r3, [r0, #20]
 800924e:	2d09      	cmp	r5, #9
 8009250:	f04f 0301 	mov.w	r3, #1
 8009254:	6103      	str	r3, [r0, #16]
 8009256:	dd16      	ble.n	8009286 <__s2b+0x72>
 8009258:	f104 0909 	add.w	r9, r4, #9
 800925c:	46c8      	mov	r8, r9
 800925e:	442c      	add	r4, r5
 8009260:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009264:	4601      	mov	r1, r0
 8009266:	3b30      	subs	r3, #48	; 0x30
 8009268:	220a      	movs	r2, #10
 800926a:	4630      	mov	r0, r6
 800926c:	f7ff ff8c 	bl	8009188 <__multadd>
 8009270:	45a0      	cmp	r8, r4
 8009272:	d1f5      	bne.n	8009260 <__s2b+0x4c>
 8009274:	f1a5 0408 	sub.w	r4, r5, #8
 8009278:	444c      	add	r4, r9
 800927a:	1b2d      	subs	r5, r5, r4
 800927c:	1963      	adds	r3, r4, r5
 800927e:	42bb      	cmp	r3, r7
 8009280:	db04      	blt.n	800928c <__s2b+0x78>
 8009282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009286:	340a      	adds	r4, #10
 8009288:	2509      	movs	r5, #9
 800928a:	e7f6      	b.n	800927a <__s2b+0x66>
 800928c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009290:	4601      	mov	r1, r0
 8009292:	3b30      	subs	r3, #48	; 0x30
 8009294:	220a      	movs	r2, #10
 8009296:	4630      	mov	r0, r6
 8009298:	f7ff ff76 	bl	8009188 <__multadd>
 800929c:	e7ee      	b.n	800927c <__s2b+0x68>
 800929e:	bf00      	nop
 80092a0:	0800c1a8 	.word	0x0800c1a8
 80092a4:	0800c234 	.word	0x0800c234

080092a8 <__hi0bits>:
 80092a8:	0c03      	lsrs	r3, r0, #16
 80092aa:	041b      	lsls	r3, r3, #16
 80092ac:	b9d3      	cbnz	r3, 80092e4 <__hi0bits+0x3c>
 80092ae:	0400      	lsls	r0, r0, #16
 80092b0:	2310      	movs	r3, #16
 80092b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092b6:	bf04      	itt	eq
 80092b8:	0200      	lsleq	r0, r0, #8
 80092ba:	3308      	addeq	r3, #8
 80092bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092c0:	bf04      	itt	eq
 80092c2:	0100      	lsleq	r0, r0, #4
 80092c4:	3304      	addeq	r3, #4
 80092c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80092ca:	bf04      	itt	eq
 80092cc:	0080      	lsleq	r0, r0, #2
 80092ce:	3302      	addeq	r3, #2
 80092d0:	2800      	cmp	r0, #0
 80092d2:	db05      	blt.n	80092e0 <__hi0bits+0x38>
 80092d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80092d8:	f103 0301 	add.w	r3, r3, #1
 80092dc:	bf08      	it	eq
 80092de:	2320      	moveq	r3, #32
 80092e0:	4618      	mov	r0, r3
 80092e2:	4770      	bx	lr
 80092e4:	2300      	movs	r3, #0
 80092e6:	e7e4      	b.n	80092b2 <__hi0bits+0xa>

080092e8 <__lo0bits>:
 80092e8:	6803      	ldr	r3, [r0, #0]
 80092ea:	f013 0207 	ands.w	r2, r3, #7
 80092ee:	4601      	mov	r1, r0
 80092f0:	d00b      	beq.n	800930a <__lo0bits+0x22>
 80092f2:	07da      	lsls	r2, r3, #31
 80092f4:	d423      	bmi.n	800933e <__lo0bits+0x56>
 80092f6:	0798      	lsls	r0, r3, #30
 80092f8:	bf49      	itett	mi
 80092fa:	085b      	lsrmi	r3, r3, #1
 80092fc:	089b      	lsrpl	r3, r3, #2
 80092fe:	2001      	movmi	r0, #1
 8009300:	600b      	strmi	r3, [r1, #0]
 8009302:	bf5c      	itt	pl
 8009304:	600b      	strpl	r3, [r1, #0]
 8009306:	2002      	movpl	r0, #2
 8009308:	4770      	bx	lr
 800930a:	b298      	uxth	r0, r3
 800930c:	b9a8      	cbnz	r0, 800933a <__lo0bits+0x52>
 800930e:	0c1b      	lsrs	r3, r3, #16
 8009310:	2010      	movs	r0, #16
 8009312:	b2da      	uxtb	r2, r3
 8009314:	b90a      	cbnz	r2, 800931a <__lo0bits+0x32>
 8009316:	3008      	adds	r0, #8
 8009318:	0a1b      	lsrs	r3, r3, #8
 800931a:	071a      	lsls	r2, r3, #28
 800931c:	bf04      	itt	eq
 800931e:	091b      	lsreq	r3, r3, #4
 8009320:	3004      	addeq	r0, #4
 8009322:	079a      	lsls	r2, r3, #30
 8009324:	bf04      	itt	eq
 8009326:	089b      	lsreq	r3, r3, #2
 8009328:	3002      	addeq	r0, #2
 800932a:	07da      	lsls	r2, r3, #31
 800932c:	d403      	bmi.n	8009336 <__lo0bits+0x4e>
 800932e:	085b      	lsrs	r3, r3, #1
 8009330:	f100 0001 	add.w	r0, r0, #1
 8009334:	d005      	beq.n	8009342 <__lo0bits+0x5a>
 8009336:	600b      	str	r3, [r1, #0]
 8009338:	4770      	bx	lr
 800933a:	4610      	mov	r0, r2
 800933c:	e7e9      	b.n	8009312 <__lo0bits+0x2a>
 800933e:	2000      	movs	r0, #0
 8009340:	4770      	bx	lr
 8009342:	2020      	movs	r0, #32
 8009344:	4770      	bx	lr
	...

08009348 <__i2b>:
 8009348:	b510      	push	{r4, lr}
 800934a:	460c      	mov	r4, r1
 800934c:	2101      	movs	r1, #1
 800934e:	f7ff feb9 	bl	80090c4 <_Balloc>
 8009352:	4602      	mov	r2, r0
 8009354:	b928      	cbnz	r0, 8009362 <__i2b+0x1a>
 8009356:	4b05      	ldr	r3, [pc, #20]	; (800936c <__i2b+0x24>)
 8009358:	4805      	ldr	r0, [pc, #20]	; (8009370 <__i2b+0x28>)
 800935a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800935e:	f000 fe01 	bl	8009f64 <__assert_func>
 8009362:	2301      	movs	r3, #1
 8009364:	6144      	str	r4, [r0, #20]
 8009366:	6103      	str	r3, [r0, #16]
 8009368:	bd10      	pop	{r4, pc}
 800936a:	bf00      	nop
 800936c:	0800c1a8 	.word	0x0800c1a8
 8009370:	0800c234 	.word	0x0800c234

08009374 <__multiply>:
 8009374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009378:	4691      	mov	r9, r2
 800937a:	690a      	ldr	r2, [r1, #16]
 800937c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009380:	429a      	cmp	r2, r3
 8009382:	bfb8      	it	lt
 8009384:	460b      	movlt	r3, r1
 8009386:	460c      	mov	r4, r1
 8009388:	bfbc      	itt	lt
 800938a:	464c      	movlt	r4, r9
 800938c:	4699      	movlt	r9, r3
 800938e:	6927      	ldr	r7, [r4, #16]
 8009390:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009394:	68a3      	ldr	r3, [r4, #8]
 8009396:	6861      	ldr	r1, [r4, #4]
 8009398:	eb07 060a 	add.w	r6, r7, sl
 800939c:	42b3      	cmp	r3, r6
 800939e:	b085      	sub	sp, #20
 80093a0:	bfb8      	it	lt
 80093a2:	3101      	addlt	r1, #1
 80093a4:	f7ff fe8e 	bl	80090c4 <_Balloc>
 80093a8:	b930      	cbnz	r0, 80093b8 <__multiply+0x44>
 80093aa:	4602      	mov	r2, r0
 80093ac:	4b44      	ldr	r3, [pc, #272]	; (80094c0 <__multiply+0x14c>)
 80093ae:	4845      	ldr	r0, [pc, #276]	; (80094c4 <__multiply+0x150>)
 80093b0:	f240 115d 	movw	r1, #349	; 0x15d
 80093b4:	f000 fdd6 	bl	8009f64 <__assert_func>
 80093b8:	f100 0514 	add.w	r5, r0, #20
 80093bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093c0:	462b      	mov	r3, r5
 80093c2:	2200      	movs	r2, #0
 80093c4:	4543      	cmp	r3, r8
 80093c6:	d321      	bcc.n	800940c <__multiply+0x98>
 80093c8:	f104 0314 	add.w	r3, r4, #20
 80093cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093d0:	f109 0314 	add.w	r3, r9, #20
 80093d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093d8:	9202      	str	r2, [sp, #8]
 80093da:	1b3a      	subs	r2, r7, r4
 80093dc:	3a15      	subs	r2, #21
 80093de:	f022 0203 	bic.w	r2, r2, #3
 80093e2:	3204      	adds	r2, #4
 80093e4:	f104 0115 	add.w	r1, r4, #21
 80093e8:	428f      	cmp	r7, r1
 80093ea:	bf38      	it	cc
 80093ec:	2204      	movcc	r2, #4
 80093ee:	9201      	str	r2, [sp, #4]
 80093f0:	9a02      	ldr	r2, [sp, #8]
 80093f2:	9303      	str	r3, [sp, #12]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d80c      	bhi.n	8009412 <__multiply+0x9e>
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	dd03      	ble.n	8009404 <__multiply+0x90>
 80093fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009400:	2b00      	cmp	r3, #0
 8009402:	d05a      	beq.n	80094ba <__multiply+0x146>
 8009404:	6106      	str	r6, [r0, #16]
 8009406:	b005      	add	sp, #20
 8009408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940c:	f843 2b04 	str.w	r2, [r3], #4
 8009410:	e7d8      	b.n	80093c4 <__multiply+0x50>
 8009412:	f8b3 a000 	ldrh.w	sl, [r3]
 8009416:	f1ba 0f00 	cmp.w	sl, #0
 800941a:	d024      	beq.n	8009466 <__multiply+0xf2>
 800941c:	f104 0e14 	add.w	lr, r4, #20
 8009420:	46a9      	mov	r9, r5
 8009422:	f04f 0c00 	mov.w	ip, #0
 8009426:	f85e 2b04 	ldr.w	r2, [lr], #4
 800942a:	f8d9 1000 	ldr.w	r1, [r9]
 800942e:	fa1f fb82 	uxth.w	fp, r2
 8009432:	b289      	uxth	r1, r1
 8009434:	fb0a 110b 	mla	r1, sl, fp, r1
 8009438:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800943c:	f8d9 2000 	ldr.w	r2, [r9]
 8009440:	4461      	add	r1, ip
 8009442:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009446:	fb0a c20b 	mla	r2, sl, fp, ip
 800944a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800944e:	b289      	uxth	r1, r1
 8009450:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009454:	4577      	cmp	r7, lr
 8009456:	f849 1b04 	str.w	r1, [r9], #4
 800945a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800945e:	d8e2      	bhi.n	8009426 <__multiply+0xb2>
 8009460:	9a01      	ldr	r2, [sp, #4]
 8009462:	f845 c002 	str.w	ip, [r5, r2]
 8009466:	9a03      	ldr	r2, [sp, #12]
 8009468:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800946c:	3304      	adds	r3, #4
 800946e:	f1b9 0f00 	cmp.w	r9, #0
 8009472:	d020      	beq.n	80094b6 <__multiply+0x142>
 8009474:	6829      	ldr	r1, [r5, #0]
 8009476:	f104 0c14 	add.w	ip, r4, #20
 800947a:	46ae      	mov	lr, r5
 800947c:	f04f 0a00 	mov.w	sl, #0
 8009480:	f8bc b000 	ldrh.w	fp, [ip]
 8009484:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009488:	fb09 220b 	mla	r2, r9, fp, r2
 800948c:	4492      	add	sl, r2
 800948e:	b289      	uxth	r1, r1
 8009490:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009494:	f84e 1b04 	str.w	r1, [lr], #4
 8009498:	f85c 2b04 	ldr.w	r2, [ip], #4
 800949c:	f8be 1000 	ldrh.w	r1, [lr]
 80094a0:	0c12      	lsrs	r2, r2, #16
 80094a2:	fb09 1102 	mla	r1, r9, r2, r1
 80094a6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80094aa:	4567      	cmp	r7, ip
 80094ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094b0:	d8e6      	bhi.n	8009480 <__multiply+0x10c>
 80094b2:	9a01      	ldr	r2, [sp, #4]
 80094b4:	50a9      	str	r1, [r5, r2]
 80094b6:	3504      	adds	r5, #4
 80094b8:	e79a      	b.n	80093f0 <__multiply+0x7c>
 80094ba:	3e01      	subs	r6, #1
 80094bc:	e79c      	b.n	80093f8 <__multiply+0x84>
 80094be:	bf00      	nop
 80094c0:	0800c1a8 	.word	0x0800c1a8
 80094c4:	0800c234 	.word	0x0800c234

080094c8 <__pow5mult>:
 80094c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094cc:	4615      	mov	r5, r2
 80094ce:	f012 0203 	ands.w	r2, r2, #3
 80094d2:	4606      	mov	r6, r0
 80094d4:	460f      	mov	r7, r1
 80094d6:	d007      	beq.n	80094e8 <__pow5mult+0x20>
 80094d8:	4c25      	ldr	r4, [pc, #148]	; (8009570 <__pow5mult+0xa8>)
 80094da:	3a01      	subs	r2, #1
 80094dc:	2300      	movs	r3, #0
 80094de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094e2:	f7ff fe51 	bl	8009188 <__multadd>
 80094e6:	4607      	mov	r7, r0
 80094e8:	10ad      	asrs	r5, r5, #2
 80094ea:	d03d      	beq.n	8009568 <__pow5mult+0xa0>
 80094ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80094ee:	b97c      	cbnz	r4, 8009510 <__pow5mult+0x48>
 80094f0:	2010      	movs	r0, #16
 80094f2:	f7ff fdbf 	bl	8009074 <malloc>
 80094f6:	4602      	mov	r2, r0
 80094f8:	6270      	str	r0, [r6, #36]	; 0x24
 80094fa:	b928      	cbnz	r0, 8009508 <__pow5mult+0x40>
 80094fc:	4b1d      	ldr	r3, [pc, #116]	; (8009574 <__pow5mult+0xac>)
 80094fe:	481e      	ldr	r0, [pc, #120]	; (8009578 <__pow5mult+0xb0>)
 8009500:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009504:	f000 fd2e 	bl	8009f64 <__assert_func>
 8009508:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800950c:	6004      	str	r4, [r0, #0]
 800950e:	60c4      	str	r4, [r0, #12]
 8009510:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009514:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009518:	b94c      	cbnz	r4, 800952e <__pow5mult+0x66>
 800951a:	f240 2171 	movw	r1, #625	; 0x271
 800951e:	4630      	mov	r0, r6
 8009520:	f7ff ff12 	bl	8009348 <__i2b>
 8009524:	2300      	movs	r3, #0
 8009526:	f8c8 0008 	str.w	r0, [r8, #8]
 800952a:	4604      	mov	r4, r0
 800952c:	6003      	str	r3, [r0, #0]
 800952e:	f04f 0900 	mov.w	r9, #0
 8009532:	07eb      	lsls	r3, r5, #31
 8009534:	d50a      	bpl.n	800954c <__pow5mult+0x84>
 8009536:	4639      	mov	r1, r7
 8009538:	4622      	mov	r2, r4
 800953a:	4630      	mov	r0, r6
 800953c:	f7ff ff1a 	bl	8009374 <__multiply>
 8009540:	4639      	mov	r1, r7
 8009542:	4680      	mov	r8, r0
 8009544:	4630      	mov	r0, r6
 8009546:	f7ff fdfd 	bl	8009144 <_Bfree>
 800954a:	4647      	mov	r7, r8
 800954c:	106d      	asrs	r5, r5, #1
 800954e:	d00b      	beq.n	8009568 <__pow5mult+0xa0>
 8009550:	6820      	ldr	r0, [r4, #0]
 8009552:	b938      	cbnz	r0, 8009564 <__pow5mult+0x9c>
 8009554:	4622      	mov	r2, r4
 8009556:	4621      	mov	r1, r4
 8009558:	4630      	mov	r0, r6
 800955a:	f7ff ff0b 	bl	8009374 <__multiply>
 800955e:	6020      	str	r0, [r4, #0]
 8009560:	f8c0 9000 	str.w	r9, [r0]
 8009564:	4604      	mov	r4, r0
 8009566:	e7e4      	b.n	8009532 <__pow5mult+0x6a>
 8009568:	4638      	mov	r0, r7
 800956a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800956e:	bf00      	nop
 8009570:	0800c380 	.word	0x0800c380
 8009574:	0800c136 	.word	0x0800c136
 8009578:	0800c234 	.word	0x0800c234

0800957c <__lshift>:
 800957c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009580:	460c      	mov	r4, r1
 8009582:	6849      	ldr	r1, [r1, #4]
 8009584:	6923      	ldr	r3, [r4, #16]
 8009586:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800958a:	68a3      	ldr	r3, [r4, #8]
 800958c:	4607      	mov	r7, r0
 800958e:	4691      	mov	r9, r2
 8009590:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009594:	f108 0601 	add.w	r6, r8, #1
 8009598:	42b3      	cmp	r3, r6
 800959a:	db0b      	blt.n	80095b4 <__lshift+0x38>
 800959c:	4638      	mov	r0, r7
 800959e:	f7ff fd91 	bl	80090c4 <_Balloc>
 80095a2:	4605      	mov	r5, r0
 80095a4:	b948      	cbnz	r0, 80095ba <__lshift+0x3e>
 80095a6:	4602      	mov	r2, r0
 80095a8:	4b2a      	ldr	r3, [pc, #168]	; (8009654 <__lshift+0xd8>)
 80095aa:	482b      	ldr	r0, [pc, #172]	; (8009658 <__lshift+0xdc>)
 80095ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095b0:	f000 fcd8 	bl	8009f64 <__assert_func>
 80095b4:	3101      	adds	r1, #1
 80095b6:	005b      	lsls	r3, r3, #1
 80095b8:	e7ee      	b.n	8009598 <__lshift+0x1c>
 80095ba:	2300      	movs	r3, #0
 80095bc:	f100 0114 	add.w	r1, r0, #20
 80095c0:	f100 0210 	add.w	r2, r0, #16
 80095c4:	4618      	mov	r0, r3
 80095c6:	4553      	cmp	r3, sl
 80095c8:	db37      	blt.n	800963a <__lshift+0xbe>
 80095ca:	6920      	ldr	r0, [r4, #16]
 80095cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095d0:	f104 0314 	add.w	r3, r4, #20
 80095d4:	f019 091f 	ands.w	r9, r9, #31
 80095d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80095e0:	d02f      	beq.n	8009642 <__lshift+0xc6>
 80095e2:	f1c9 0e20 	rsb	lr, r9, #32
 80095e6:	468a      	mov	sl, r1
 80095e8:	f04f 0c00 	mov.w	ip, #0
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	fa02 f209 	lsl.w	r2, r2, r9
 80095f2:	ea42 020c 	orr.w	r2, r2, ip
 80095f6:	f84a 2b04 	str.w	r2, [sl], #4
 80095fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80095fe:	4298      	cmp	r0, r3
 8009600:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009604:	d8f2      	bhi.n	80095ec <__lshift+0x70>
 8009606:	1b03      	subs	r3, r0, r4
 8009608:	3b15      	subs	r3, #21
 800960a:	f023 0303 	bic.w	r3, r3, #3
 800960e:	3304      	adds	r3, #4
 8009610:	f104 0215 	add.w	r2, r4, #21
 8009614:	4290      	cmp	r0, r2
 8009616:	bf38      	it	cc
 8009618:	2304      	movcc	r3, #4
 800961a:	f841 c003 	str.w	ip, [r1, r3]
 800961e:	f1bc 0f00 	cmp.w	ip, #0
 8009622:	d001      	beq.n	8009628 <__lshift+0xac>
 8009624:	f108 0602 	add.w	r6, r8, #2
 8009628:	3e01      	subs	r6, #1
 800962a:	4638      	mov	r0, r7
 800962c:	612e      	str	r6, [r5, #16]
 800962e:	4621      	mov	r1, r4
 8009630:	f7ff fd88 	bl	8009144 <_Bfree>
 8009634:	4628      	mov	r0, r5
 8009636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800963a:	f842 0f04 	str.w	r0, [r2, #4]!
 800963e:	3301      	adds	r3, #1
 8009640:	e7c1      	b.n	80095c6 <__lshift+0x4a>
 8009642:	3904      	subs	r1, #4
 8009644:	f853 2b04 	ldr.w	r2, [r3], #4
 8009648:	f841 2f04 	str.w	r2, [r1, #4]!
 800964c:	4298      	cmp	r0, r3
 800964e:	d8f9      	bhi.n	8009644 <__lshift+0xc8>
 8009650:	e7ea      	b.n	8009628 <__lshift+0xac>
 8009652:	bf00      	nop
 8009654:	0800c1a8 	.word	0x0800c1a8
 8009658:	0800c234 	.word	0x0800c234

0800965c <__mcmp>:
 800965c:	b530      	push	{r4, r5, lr}
 800965e:	6902      	ldr	r2, [r0, #16]
 8009660:	690c      	ldr	r4, [r1, #16]
 8009662:	1b12      	subs	r2, r2, r4
 8009664:	d10e      	bne.n	8009684 <__mcmp+0x28>
 8009666:	f100 0314 	add.w	r3, r0, #20
 800966a:	3114      	adds	r1, #20
 800966c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009670:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009674:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009678:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800967c:	42a5      	cmp	r5, r4
 800967e:	d003      	beq.n	8009688 <__mcmp+0x2c>
 8009680:	d305      	bcc.n	800968e <__mcmp+0x32>
 8009682:	2201      	movs	r2, #1
 8009684:	4610      	mov	r0, r2
 8009686:	bd30      	pop	{r4, r5, pc}
 8009688:	4283      	cmp	r3, r0
 800968a:	d3f3      	bcc.n	8009674 <__mcmp+0x18>
 800968c:	e7fa      	b.n	8009684 <__mcmp+0x28>
 800968e:	f04f 32ff 	mov.w	r2, #4294967295
 8009692:	e7f7      	b.n	8009684 <__mcmp+0x28>

08009694 <__mdiff>:
 8009694:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009698:	460c      	mov	r4, r1
 800969a:	4606      	mov	r6, r0
 800969c:	4611      	mov	r1, r2
 800969e:	4620      	mov	r0, r4
 80096a0:	4690      	mov	r8, r2
 80096a2:	f7ff ffdb 	bl	800965c <__mcmp>
 80096a6:	1e05      	subs	r5, r0, #0
 80096a8:	d110      	bne.n	80096cc <__mdiff+0x38>
 80096aa:	4629      	mov	r1, r5
 80096ac:	4630      	mov	r0, r6
 80096ae:	f7ff fd09 	bl	80090c4 <_Balloc>
 80096b2:	b930      	cbnz	r0, 80096c2 <__mdiff+0x2e>
 80096b4:	4b3a      	ldr	r3, [pc, #232]	; (80097a0 <__mdiff+0x10c>)
 80096b6:	4602      	mov	r2, r0
 80096b8:	f240 2132 	movw	r1, #562	; 0x232
 80096bc:	4839      	ldr	r0, [pc, #228]	; (80097a4 <__mdiff+0x110>)
 80096be:	f000 fc51 	bl	8009f64 <__assert_func>
 80096c2:	2301      	movs	r3, #1
 80096c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096cc:	bfa4      	itt	ge
 80096ce:	4643      	movge	r3, r8
 80096d0:	46a0      	movge	r8, r4
 80096d2:	4630      	mov	r0, r6
 80096d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80096d8:	bfa6      	itte	ge
 80096da:	461c      	movge	r4, r3
 80096dc:	2500      	movge	r5, #0
 80096de:	2501      	movlt	r5, #1
 80096e0:	f7ff fcf0 	bl	80090c4 <_Balloc>
 80096e4:	b920      	cbnz	r0, 80096f0 <__mdiff+0x5c>
 80096e6:	4b2e      	ldr	r3, [pc, #184]	; (80097a0 <__mdiff+0x10c>)
 80096e8:	4602      	mov	r2, r0
 80096ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80096ee:	e7e5      	b.n	80096bc <__mdiff+0x28>
 80096f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80096f4:	6926      	ldr	r6, [r4, #16]
 80096f6:	60c5      	str	r5, [r0, #12]
 80096f8:	f104 0914 	add.w	r9, r4, #20
 80096fc:	f108 0514 	add.w	r5, r8, #20
 8009700:	f100 0e14 	add.w	lr, r0, #20
 8009704:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009708:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800970c:	f108 0210 	add.w	r2, r8, #16
 8009710:	46f2      	mov	sl, lr
 8009712:	2100      	movs	r1, #0
 8009714:	f859 3b04 	ldr.w	r3, [r9], #4
 8009718:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800971c:	fa1f f883 	uxth.w	r8, r3
 8009720:	fa11 f18b 	uxtah	r1, r1, fp
 8009724:	0c1b      	lsrs	r3, r3, #16
 8009726:	eba1 0808 	sub.w	r8, r1, r8
 800972a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800972e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009732:	fa1f f888 	uxth.w	r8, r8
 8009736:	1419      	asrs	r1, r3, #16
 8009738:	454e      	cmp	r6, r9
 800973a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800973e:	f84a 3b04 	str.w	r3, [sl], #4
 8009742:	d8e7      	bhi.n	8009714 <__mdiff+0x80>
 8009744:	1b33      	subs	r3, r6, r4
 8009746:	3b15      	subs	r3, #21
 8009748:	f023 0303 	bic.w	r3, r3, #3
 800974c:	3304      	adds	r3, #4
 800974e:	3415      	adds	r4, #21
 8009750:	42a6      	cmp	r6, r4
 8009752:	bf38      	it	cc
 8009754:	2304      	movcc	r3, #4
 8009756:	441d      	add	r5, r3
 8009758:	4473      	add	r3, lr
 800975a:	469e      	mov	lr, r3
 800975c:	462e      	mov	r6, r5
 800975e:	4566      	cmp	r6, ip
 8009760:	d30e      	bcc.n	8009780 <__mdiff+0xec>
 8009762:	f10c 0203 	add.w	r2, ip, #3
 8009766:	1b52      	subs	r2, r2, r5
 8009768:	f022 0203 	bic.w	r2, r2, #3
 800976c:	3d03      	subs	r5, #3
 800976e:	45ac      	cmp	ip, r5
 8009770:	bf38      	it	cc
 8009772:	2200      	movcc	r2, #0
 8009774:	441a      	add	r2, r3
 8009776:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800977a:	b17b      	cbz	r3, 800979c <__mdiff+0x108>
 800977c:	6107      	str	r7, [r0, #16]
 800977e:	e7a3      	b.n	80096c8 <__mdiff+0x34>
 8009780:	f856 8b04 	ldr.w	r8, [r6], #4
 8009784:	fa11 f288 	uxtah	r2, r1, r8
 8009788:	1414      	asrs	r4, r2, #16
 800978a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800978e:	b292      	uxth	r2, r2
 8009790:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009794:	f84e 2b04 	str.w	r2, [lr], #4
 8009798:	1421      	asrs	r1, r4, #16
 800979a:	e7e0      	b.n	800975e <__mdiff+0xca>
 800979c:	3f01      	subs	r7, #1
 800979e:	e7ea      	b.n	8009776 <__mdiff+0xe2>
 80097a0:	0800c1a8 	.word	0x0800c1a8
 80097a4:	0800c234 	.word	0x0800c234

080097a8 <__ulp>:
 80097a8:	b082      	sub	sp, #8
 80097aa:	ed8d 0b00 	vstr	d0, [sp]
 80097ae:	9b01      	ldr	r3, [sp, #4]
 80097b0:	4912      	ldr	r1, [pc, #72]	; (80097fc <__ulp+0x54>)
 80097b2:	4019      	ands	r1, r3
 80097b4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80097b8:	2900      	cmp	r1, #0
 80097ba:	dd05      	ble.n	80097c8 <__ulp+0x20>
 80097bc:	2200      	movs	r2, #0
 80097be:	460b      	mov	r3, r1
 80097c0:	ec43 2b10 	vmov	d0, r2, r3
 80097c4:	b002      	add	sp, #8
 80097c6:	4770      	bx	lr
 80097c8:	4249      	negs	r1, r1
 80097ca:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80097ce:	ea4f 5021 	mov.w	r0, r1, asr #20
 80097d2:	f04f 0200 	mov.w	r2, #0
 80097d6:	f04f 0300 	mov.w	r3, #0
 80097da:	da04      	bge.n	80097e6 <__ulp+0x3e>
 80097dc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80097e0:	fa41 f300 	asr.w	r3, r1, r0
 80097e4:	e7ec      	b.n	80097c0 <__ulp+0x18>
 80097e6:	f1a0 0114 	sub.w	r1, r0, #20
 80097ea:	291e      	cmp	r1, #30
 80097ec:	bfda      	itte	le
 80097ee:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80097f2:	fa20 f101 	lsrle.w	r1, r0, r1
 80097f6:	2101      	movgt	r1, #1
 80097f8:	460a      	mov	r2, r1
 80097fa:	e7e1      	b.n	80097c0 <__ulp+0x18>
 80097fc:	7ff00000 	.word	0x7ff00000

08009800 <__b2d>:
 8009800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009802:	6905      	ldr	r5, [r0, #16]
 8009804:	f100 0714 	add.w	r7, r0, #20
 8009808:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800980c:	1f2e      	subs	r6, r5, #4
 800980e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009812:	4620      	mov	r0, r4
 8009814:	f7ff fd48 	bl	80092a8 <__hi0bits>
 8009818:	f1c0 0320 	rsb	r3, r0, #32
 800981c:	280a      	cmp	r0, #10
 800981e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800989c <__b2d+0x9c>
 8009822:	600b      	str	r3, [r1, #0]
 8009824:	dc14      	bgt.n	8009850 <__b2d+0x50>
 8009826:	f1c0 0e0b 	rsb	lr, r0, #11
 800982a:	fa24 f10e 	lsr.w	r1, r4, lr
 800982e:	42b7      	cmp	r7, r6
 8009830:	ea41 030c 	orr.w	r3, r1, ip
 8009834:	bf34      	ite	cc
 8009836:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800983a:	2100      	movcs	r1, #0
 800983c:	3015      	adds	r0, #21
 800983e:	fa04 f000 	lsl.w	r0, r4, r0
 8009842:	fa21 f10e 	lsr.w	r1, r1, lr
 8009846:	ea40 0201 	orr.w	r2, r0, r1
 800984a:	ec43 2b10 	vmov	d0, r2, r3
 800984e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009850:	42b7      	cmp	r7, r6
 8009852:	bf3a      	itte	cc
 8009854:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009858:	f1a5 0608 	subcc.w	r6, r5, #8
 800985c:	2100      	movcs	r1, #0
 800985e:	380b      	subs	r0, #11
 8009860:	d017      	beq.n	8009892 <__b2d+0x92>
 8009862:	f1c0 0c20 	rsb	ip, r0, #32
 8009866:	fa04 f500 	lsl.w	r5, r4, r0
 800986a:	42be      	cmp	r6, r7
 800986c:	fa21 f40c 	lsr.w	r4, r1, ip
 8009870:	ea45 0504 	orr.w	r5, r5, r4
 8009874:	bf8c      	ite	hi
 8009876:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800987a:	2400      	movls	r4, #0
 800987c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009880:	fa01 f000 	lsl.w	r0, r1, r0
 8009884:	fa24 f40c 	lsr.w	r4, r4, ip
 8009888:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800988c:	ea40 0204 	orr.w	r2, r0, r4
 8009890:	e7db      	b.n	800984a <__b2d+0x4a>
 8009892:	ea44 030c 	orr.w	r3, r4, ip
 8009896:	460a      	mov	r2, r1
 8009898:	e7d7      	b.n	800984a <__b2d+0x4a>
 800989a:	bf00      	nop
 800989c:	3ff00000 	.word	0x3ff00000

080098a0 <__d2b>:
 80098a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098a4:	4689      	mov	r9, r1
 80098a6:	2101      	movs	r1, #1
 80098a8:	ec57 6b10 	vmov	r6, r7, d0
 80098ac:	4690      	mov	r8, r2
 80098ae:	f7ff fc09 	bl	80090c4 <_Balloc>
 80098b2:	4604      	mov	r4, r0
 80098b4:	b930      	cbnz	r0, 80098c4 <__d2b+0x24>
 80098b6:	4602      	mov	r2, r0
 80098b8:	4b25      	ldr	r3, [pc, #148]	; (8009950 <__d2b+0xb0>)
 80098ba:	4826      	ldr	r0, [pc, #152]	; (8009954 <__d2b+0xb4>)
 80098bc:	f240 310a 	movw	r1, #778	; 0x30a
 80098c0:	f000 fb50 	bl	8009f64 <__assert_func>
 80098c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80098c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098cc:	bb35      	cbnz	r5, 800991c <__d2b+0x7c>
 80098ce:	2e00      	cmp	r6, #0
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	d028      	beq.n	8009926 <__d2b+0x86>
 80098d4:	4668      	mov	r0, sp
 80098d6:	9600      	str	r6, [sp, #0]
 80098d8:	f7ff fd06 	bl	80092e8 <__lo0bits>
 80098dc:	9900      	ldr	r1, [sp, #0]
 80098de:	b300      	cbz	r0, 8009922 <__d2b+0x82>
 80098e0:	9a01      	ldr	r2, [sp, #4]
 80098e2:	f1c0 0320 	rsb	r3, r0, #32
 80098e6:	fa02 f303 	lsl.w	r3, r2, r3
 80098ea:	430b      	orrs	r3, r1
 80098ec:	40c2      	lsrs	r2, r0
 80098ee:	6163      	str	r3, [r4, #20]
 80098f0:	9201      	str	r2, [sp, #4]
 80098f2:	9b01      	ldr	r3, [sp, #4]
 80098f4:	61a3      	str	r3, [r4, #24]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	bf14      	ite	ne
 80098fa:	2202      	movne	r2, #2
 80098fc:	2201      	moveq	r2, #1
 80098fe:	6122      	str	r2, [r4, #16]
 8009900:	b1d5      	cbz	r5, 8009938 <__d2b+0x98>
 8009902:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009906:	4405      	add	r5, r0
 8009908:	f8c9 5000 	str.w	r5, [r9]
 800990c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009910:	f8c8 0000 	str.w	r0, [r8]
 8009914:	4620      	mov	r0, r4
 8009916:	b003      	add	sp, #12
 8009918:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800991c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009920:	e7d5      	b.n	80098ce <__d2b+0x2e>
 8009922:	6161      	str	r1, [r4, #20]
 8009924:	e7e5      	b.n	80098f2 <__d2b+0x52>
 8009926:	a801      	add	r0, sp, #4
 8009928:	f7ff fcde 	bl	80092e8 <__lo0bits>
 800992c:	9b01      	ldr	r3, [sp, #4]
 800992e:	6163      	str	r3, [r4, #20]
 8009930:	2201      	movs	r2, #1
 8009932:	6122      	str	r2, [r4, #16]
 8009934:	3020      	adds	r0, #32
 8009936:	e7e3      	b.n	8009900 <__d2b+0x60>
 8009938:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800993c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009940:	f8c9 0000 	str.w	r0, [r9]
 8009944:	6918      	ldr	r0, [r3, #16]
 8009946:	f7ff fcaf 	bl	80092a8 <__hi0bits>
 800994a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800994e:	e7df      	b.n	8009910 <__d2b+0x70>
 8009950:	0800c1a8 	.word	0x0800c1a8
 8009954:	0800c234 	.word	0x0800c234

08009958 <__ratio>:
 8009958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	4688      	mov	r8, r1
 800995e:	4669      	mov	r1, sp
 8009960:	4681      	mov	r9, r0
 8009962:	f7ff ff4d 	bl	8009800 <__b2d>
 8009966:	a901      	add	r1, sp, #4
 8009968:	4640      	mov	r0, r8
 800996a:	ec55 4b10 	vmov	r4, r5, d0
 800996e:	f7ff ff47 	bl	8009800 <__b2d>
 8009972:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009976:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800997a:	eba3 0c02 	sub.w	ip, r3, r2
 800997e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009982:	1a9b      	subs	r3, r3, r2
 8009984:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009988:	ec51 0b10 	vmov	r0, r1, d0
 800998c:	2b00      	cmp	r3, #0
 800998e:	bfd6      	itet	le
 8009990:	460a      	movle	r2, r1
 8009992:	462a      	movgt	r2, r5
 8009994:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009998:	468b      	mov	fp, r1
 800999a:	462f      	mov	r7, r5
 800999c:	bfd4      	ite	le
 800999e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80099a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80099a6:	4620      	mov	r0, r4
 80099a8:	ee10 2a10 	vmov	r2, s0
 80099ac:	465b      	mov	r3, fp
 80099ae:	4639      	mov	r1, r7
 80099b0:	f7f6 ff4c 	bl	800084c <__aeabi_ddiv>
 80099b4:	ec41 0b10 	vmov	d0, r0, r1
 80099b8:	b003      	add	sp, #12
 80099ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099be <__copybits>:
 80099be:	3901      	subs	r1, #1
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	1149      	asrs	r1, r1, #5
 80099c4:	6914      	ldr	r4, [r2, #16]
 80099c6:	3101      	adds	r1, #1
 80099c8:	f102 0314 	add.w	r3, r2, #20
 80099cc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80099d0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80099d4:	1f05      	subs	r5, r0, #4
 80099d6:	42a3      	cmp	r3, r4
 80099d8:	d30c      	bcc.n	80099f4 <__copybits+0x36>
 80099da:	1aa3      	subs	r3, r4, r2
 80099dc:	3b11      	subs	r3, #17
 80099de:	f023 0303 	bic.w	r3, r3, #3
 80099e2:	3211      	adds	r2, #17
 80099e4:	42a2      	cmp	r2, r4
 80099e6:	bf88      	it	hi
 80099e8:	2300      	movhi	r3, #0
 80099ea:	4418      	add	r0, r3
 80099ec:	2300      	movs	r3, #0
 80099ee:	4288      	cmp	r0, r1
 80099f0:	d305      	bcc.n	80099fe <__copybits+0x40>
 80099f2:	bd70      	pop	{r4, r5, r6, pc}
 80099f4:	f853 6b04 	ldr.w	r6, [r3], #4
 80099f8:	f845 6f04 	str.w	r6, [r5, #4]!
 80099fc:	e7eb      	b.n	80099d6 <__copybits+0x18>
 80099fe:	f840 3b04 	str.w	r3, [r0], #4
 8009a02:	e7f4      	b.n	80099ee <__copybits+0x30>

08009a04 <__any_on>:
 8009a04:	f100 0214 	add.w	r2, r0, #20
 8009a08:	6900      	ldr	r0, [r0, #16]
 8009a0a:	114b      	asrs	r3, r1, #5
 8009a0c:	4298      	cmp	r0, r3
 8009a0e:	b510      	push	{r4, lr}
 8009a10:	db11      	blt.n	8009a36 <__any_on+0x32>
 8009a12:	dd0a      	ble.n	8009a2a <__any_on+0x26>
 8009a14:	f011 011f 	ands.w	r1, r1, #31
 8009a18:	d007      	beq.n	8009a2a <__any_on+0x26>
 8009a1a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009a1e:	fa24 f001 	lsr.w	r0, r4, r1
 8009a22:	fa00 f101 	lsl.w	r1, r0, r1
 8009a26:	428c      	cmp	r4, r1
 8009a28:	d10b      	bne.n	8009a42 <__any_on+0x3e>
 8009a2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d803      	bhi.n	8009a3a <__any_on+0x36>
 8009a32:	2000      	movs	r0, #0
 8009a34:	bd10      	pop	{r4, pc}
 8009a36:	4603      	mov	r3, r0
 8009a38:	e7f7      	b.n	8009a2a <__any_on+0x26>
 8009a3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a3e:	2900      	cmp	r1, #0
 8009a40:	d0f5      	beq.n	8009a2e <__any_on+0x2a>
 8009a42:	2001      	movs	r0, #1
 8009a44:	e7f6      	b.n	8009a34 <__any_on+0x30>

08009a46 <_calloc_r>:
 8009a46:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a48:	fba1 2402 	umull	r2, r4, r1, r2
 8009a4c:	b94c      	cbnz	r4, 8009a62 <_calloc_r+0x1c>
 8009a4e:	4611      	mov	r1, r2
 8009a50:	9201      	str	r2, [sp, #4]
 8009a52:	f000 f87b 	bl	8009b4c <_malloc_r>
 8009a56:	9a01      	ldr	r2, [sp, #4]
 8009a58:	4605      	mov	r5, r0
 8009a5a:	b930      	cbnz	r0, 8009a6a <_calloc_r+0x24>
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	b003      	add	sp, #12
 8009a60:	bd30      	pop	{r4, r5, pc}
 8009a62:	220c      	movs	r2, #12
 8009a64:	6002      	str	r2, [r0, #0]
 8009a66:	2500      	movs	r5, #0
 8009a68:	e7f8      	b.n	8009a5c <_calloc_r+0x16>
 8009a6a:	4621      	mov	r1, r4
 8009a6c:	f7fc fbc0 	bl	80061f0 <memset>
 8009a70:	e7f4      	b.n	8009a5c <_calloc_r+0x16>
	...

08009a74 <_free_r>:
 8009a74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a76:	2900      	cmp	r1, #0
 8009a78:	d044      	beq.n	8009b04 <_free_r+0x90>
 8009a7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a7e:	9001      	str	r0, [sp, #4]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	f1a1 0404 	sub.w	r4, r1, #4
 8009a86:	bfb8      	it	lt
 8009a88:	18e4      	addlt	r4, r4, r3
 8009a8a:	f000 fab5 	bl	8009ff8 <__malloc_lock>
 8009a8e:	4a1e      	ldr	r2, [pc, #120]	; (8009b08 <_free_r+0x94>)
 8009a90:	9801      	ldr	r0, [sp, #4]
 8009a92:	6813      	ldr	r3, [r2, #0]
 8009a94:	b933      	cbnz	r3, 8009aa4 <_free_r+0x30>
 8009a96:	6063      	str	r3, [r4, #4]
 8009a98:	6014      	str	r4, [r2, #0]
 8009a9a:	b003      	add	sp, #12
 8009a9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009aa0:	f000 bab0 	b.w	800a004 <__malloc_unlock>
 8009aa4:	42a3      	cmp	r3, r4
 8009aa6:	d908      	bls.n	8009aba <_free_r+0x46>
 8009aa8:	6825      	ldr	r5, [r4, #0]
 8009aaa:	1961      	adds	r1, r4, r5
 8009aac:	428b      	cmp	r3, r1
 8009aae:	bf01      	itttt	eq
 8009ab0:	6819      	ldreq	r1, [r3, #0]
 8009ab2:	685b      	ldreq	r3, [r3, #4]
 8009ab4:	1949      	addeq	r1, r1, r5
 8009ab6:	6021      	streq	r1, [r4, #0]
 8009ab8:	e7ed      	b.n	8009a96 <_free_r+0x22>
 8009aba:	461a      	mov	r2, r3
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	b10b      	cbz	r3, 8009ac4 <_free_r+0x50>
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	d9fa      	bls.n	8009aba <_free_r+0x46>
 8009ac4:	6811      	ldr	r1, [r2, #0]
 8009ac6:	1855      	adds	r5, r2, r1
 8009ac8:	42a5      	cmp	r5, r4
 8009aca:	d10b      	bne.n	8009ae4 <_free_r+0x70>
 8009acc:	6824      	ldr	r4, [r4, #0]
 8009ace:	4421      	add	r1, r4
 8009ad0:	1854      	adds	r4, r2, r1
 8009ad2:	42a3      	cmp	r3, r4
 8009ad4:	6011      	str	r1, [r2, #0]
 8009ad6:	d1e0      	bne.n	8009a9a <_free_r+0x26>
 8009ad8:	681c      	ldr	r4, [r3, #0]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	6053      	str	r3, [r2, #4]
 8009ade:	4421      	add	r1, r4
 8009ae0:	6011      	str	r1, [r2, #0]
 8009ae2:	e7da      	b.n	8009a9a <_free_r+0x26>
 8009ae4:	d902      	bls.n	8009aec <_free_r+0x78>
 8009ae6:	230c      	movs	r3, #12
 8009ae8:	6003      	str	r3, [r0, #0]
 8009aea:	e7d6      	b.n	8009a9a <_free_r+0x26>
 8009aec:	6825      	ldr	r5, [r4, #0]
 8009aee:	1961      	adds	r1, r4, r5
 8009af0:	428b      	cmp	r3, r1
 8009af2:	bf04      	itt	eq
 8009af4:	6819      	ldreq	r1, [r3, #0]
 8009af6:	685b      	ldreq	r3, [r3, #4]
 8009af8:	6063      	str	r3, [r4, #4]
 8009afa:	bf04      	itt	eq
 8009afc:	1949      	addeq	r1, r1, r5
 8009afe:	6021      	streq	r1, [r4, #0]
 8009b00:	6054      	str	r4, [r2, #4]
 8009b02:	e7ca      	b.n	8009a9a <_free_r+0x26>
 8009b04:	b003      	add	sp, #12
 8009b06:	bd30      	pop	{r4, r5, pc}
 8009b08:	20000380 	.word	0x20000380

08009b0c <sbrk_aligned>:
 8009b0c:	b570      	push	{r4, r5, r6, lr}
 8009b0e:	4e0e      	ldr	r6, [pc, #56]	; (8009b48 <sbrk_aligned+0x3c>)
 8009b10:	460c      	mov	r4, r1
 8009b12:	6831      	ldr	r1, [r6, #0]
 8009b14:	4605      	mov	r5, r0
 8009b16:	b911      	cbnz	r1, 8009b1e <sbrk_aligned+0x12>
 8009b18:	f000 f9f2 	bl	8009f00 <_sbrk_r>
 8009b1c:	6030      	str	r0, [r6, #0]
 8009b1e:	4621      	mov	r1, r4
 8009b20:	4628      	mov	r0, r5
 8009b22:	f000 f9ed 	bl	8009f00 <_sbrk_r>
 8009b26:	1c43      	adds	r3, r0, #1
 8009b28:	d00a      	beq.n	8009b40 <sbrk_aligned+0x34>
 8009b2a:	1cc4      	adds	r4, r0, #3
 8009b2c:	f024 0403 	bic.w	r4, r4, #3
 8009b30:	42a0      	cmp	r0, r4
 8009b32:	d007      	beq.n	8009b44 <sbrk_aligned+0x38>
 8009b34:	1a21      	subs	r1, r4, r0
 8009b36:	4628      	mov	r0, r5
 8009b38:	f000 f9e2 	bl	8009f00 <_sbrk_r>
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	d101      	bne.n	8009b44 <sbrk_aligned+0x38>
 8009b40:	f04f 34ff 	mov.w	r4, #4294967295
 8009b44:	4620      	mov	r0, r4
 8009b46:	bd70      	pop	{r4, r5, r6, pc}
 8009b48:	20000384 	.word	0x20000384

08009b4c <_malloc_r>:
 8009b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b50:	1ccd      	adds	r5, r1, #3
 8009b52:	f025 0503 	bic.w	r5, r5, #3
 8009b56:	3508      	adds	r5, #8
 8009b58:	2d0c      	cmp	r5, #12
 8009b5a:	bf38      	it	cc
 8009b5c:	250c      	movcc	r5, #12
 8009b5e:	2d00      	cmp	r5, #0
 8009b60:	4607      	mov	r7, r0
 8009b62:	db01      	blt.n	8009b68 <_malloc_r+0x1c>
 8009b64:	42a9      	cmp	r1, r5
 8009b66:	d905      	bls.n	8009b74 <_malloc_r+0x28>
 8009b68:	230c      	movs	r3, #12
 8009b6a:	603b      	str	r3, [r7, #0]
 8009b6c:	2600      	movs	r6, #0
 8009b6e:	4630      	mov	r0, r6
 8009b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b74:	4e2e      	ldr	r6, [pc, #184]	; (8009c30 <_malloc_r+0xe4>)
 8009b76:	f000 fa3f 	bl	8009ff8 <__malloc_lock>
 8009b7a:	6833      	ldr	r3, [r6, #0]
 8009b7c:	461c      	mov	r4, r3
 8009b7e:	bb34      	cbnz	r4, 8009bce <_malloc_r+0x82>
 8009b80:	4629      	mov	r1, r5
 8009b82:	4638      	mov	r0, r7
 8009b84:	f7ff ffc2 	bl	8009b0c <sbrk_aligned>
 8009b88:	1c43      	adds	r3, r0, #1
 8009b8a:	4604      	mov	r4, r0
 8009b8c:	d14d      	bne.n	8009c2a <_malloc_r+0xde>
 8009b8e:	6834      	ldr	r4, [r6, #0]
 8009b90:	4626      	mov	r6, r4
 8009b92:	2e00      	cmp	r6, #0
 8009b94:	d140      	bne.n	8009c18 <_malloc_r+0xcc>
 8009b96:	6823      	ldr	r3, [r4, #0]
 8009b98:	4631      	mov	r1, r6
 8009b9a:	4638      	mov	r0, r7
 8009b9c:	eb04 0803 	add.w	r8, r4, r3
 8009ba0:	f000 f9ae 	bl	8009f00 <_sbrk_r>
 8009ba4:	4580      	cmp	r8, r0
 8009ba6:	d13a      	bne.n	8009c1e <_malloc_r+0xd2>
 8009ba8:	6821      	ldr	r1, [r4, #0]
 8009baa:	3503      	adds	r5, #3
 8009bac:	1a6d      	subs	r5, r5, r1
 8009bae:	f025 0503 	bic.w	r5, r5, #3
 8009bb2:	3508      	adds	r5, #8
 8009bb4:	2d0c      	cmp	r5, #12
 8009bb6:	bf38      	it	cc
 8009bb8:	250c      	movcc	r5, #12
 8009bba:	4629      	mov	r1, r5
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	f7ff ffa5 	bl	8009b0c <sbrk_aligned>
 8009bc2:	3001      	adds	r0, #1
 8009bc4:	d02b      	beq.n	8009c1e <_malloc_r+0xd2>
 8009bc6:	6823      	ldr	r3, [r4, #0]
 8009bc8:	442b      	add	r3, r5
 8009bca:	6023      	str	r3, [r4, #0]
 8009bcc:	e00e      	b.n	8009bec <_malloc_r+0xa0>
 8009bce:	6822      	ldr	r2, [r4, #0]
 8009bd0:	1b52      	subs	r2, r2, r5
 8009bd2:	d41e      	bmi.n	8009c12 <_malloc_r+0xc6>
 8009bd4:	2a0b      	cmp	r2, #11
 8009bd6:	d916      	bls.n	8009c06 <_malloc_r+0xba>
 8009bd8:	1961      	adds	r1, r4, r5
 8009bda:	42a3      	cmp	r3, r4
 8009bdc:	6025      	str	r5, [r4, #0]
 8009bde:	bf18      	it	ne
 8009be0:	6059      	strne	r1, [r3, #4]
 8009be2:	6863      	ldr	r3, [r4, #4]
 8009be4:	bf08      	it	eq
 8009be6:	6031      	streq	r1, [r6, #0]
 8009be8:	5162      	str	r2, [r4, r5]
 8009bea:	604b      	str	r3, [r1, #4]
 8009bec:	4638      	mov	r0, r7
 8009bee:	f104 060b 	add.w	r6, r4, #11
 8009bf2:	f000 fa07 	bl	800a004 <__malloc_unlock>
 8009bf6:	f026 0607 	bic.w	r6, r6, #7
 8009bfa:	1d23      	adds	r3, r4, #4
 8009bfc:	1af2      	subs	r2, r6, r3
 8009bfe:	d0b6      	beq.n	8009b6e <_malloc_r+0x22>
 8009c00:	1b9b      	subs	r3, r3, r6
 8009c02:	50a3      	str	r3, [r4, r2]
 8009c04:	e7b3      	b.n	8009b6e <_malloc_r+0x22>
 8009c06:	6862      	ldr	r2, [r4, #4]
 8009c08:	42a3      	cmp	r3, r4
 8009c0a:	bf0c      	ite	eq
 8009c0c:	6032      	streq	r2, [r6, #0]
 8009c0e:	605a      	strne	r2, [r3, #4]
 8009c10:	e7ec      	b.n	8009bec <_malloc_r+0xa0>
 8009c12:	4623      	mov	r3, r4
 8009c14:	6864      	ldr	r4, [r4, #4]
 8009c16:	e7b2      	b.n	8009b7e <_malloc_r+0x32>
 8009c18:	4634      	mov	r4, r6
 8009c1a:	6876      	ldr	r6, [r6, #4]
 8009c1c:	e7b9      	b.n	8009b92 <_malloc_r+0x46>
 8009c1e:	230c      	movs	r3, #12
 8009c20:	603b      	str	r3, [r7, #0]
 8009c22:	4638      	mov	r0, r7
 8009c24:	f000 f9ee 	bl	800a004 <__malloc_unlock>
 8009c28:	e7a1      	b.n	8009b6e <_malloc_r+0x22>
 8009c2a:	6025      	str	r5, [r4, #0]
 8009c2c:	e7de      	b.n	8009bec <_malloc_r+0xa0>
 8009c2e:	bf00      	nop
 8009c30:	20000380 	.word	0x20000380

08009c34 <__ssputs_r>:
 8009c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c38:	688e      	ldr	r6, [r1, #8]
 8009c3a:	429e      	cmp	r6, r3
 8009c3c:	4682      	mov	sl, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	4690      	mov	r8, r2
 8009c42:	461f      	mov	r7, r3
 8009c44:	d838      	bhi.n	8009cb8 <__ssputs_r+0x84>
 8009c46:	898a      	ldrh	r2, [r1, #12]
 8009c48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c4c:	d032      	beq.n	8009cb4 <__ssputs_r+0x80>
 8009c4e:	6825      	ldr	r5, [r4, #0]
 8009c50:	6909      	ldr	r1, [r1, #16]
 8009c52:	eba5 0901 	sub.w	r9, r5, r1
 8009c56:	6965      	ldr	r5, [r4, #20]
 8009c58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c60:	3301      	adds	r3, #1
 8009c62:	444b      	add	r3, r9
 8009c64:	106d      	asrs	r5, r5, #1
 8009c66:	429d      	cmp	r5, r3
 8009c68:	bf38      	it	cc
 8009c6a:	461d      	movcc	r5, r3
 8009c6c:	0553      	lsls	r3, r2, #21
 8009c6e:	d531      	bpl.n	8009cd4 <__ssputs_r+0xa0>
 8009c70:	4629      	mov	r1, r5
 8009c72:	f7ff ff6b 	bl	8009b4c <_malloc_r>
 8009c76:	4606      	mov	r6, r0
 8009c78:	b950      	cbnz	r0, 8009c90 <__ssputs_r+0x5c>
 8009c7a:	230c      	movs	r3, #12
 8009c7c:	f8ca 3000 	str.w	r3, [sl]
 8009c80:	89a3      	ldrh	r3, [r4, #12]
 8009c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c86:	81a3      	strh	r3, [r4, #12]
 8009c88:	f04f 30ff 	mov.w	r0, #4294967295
 8009c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c90:	6921      	ldr	r1, [r4, #16]
 8009c92:	464a      	mov	r2, r9
 8009c94:	f7ff fa08 	bl	80090a8 <memcpy>
 8009c98:	89a3      	ldrh	r3, [r4, #12]
 8009c9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ca2:	81a3      	strh	r3, [r4, #12]
 8009ca4:	6126      	str	r6, [r4, #16]
 8009ca6:	6165      	str	r5, [r4, #20]
 8009ca8:	444e      	add	r6, r9
 8009caa:	eba5 0509 	sub.w	r5, r5, r9
 8009cae:	6026      	str	r6, [r4, #0]
 8009cb0:	60a5      	str	r5, [r4, #8]
 8009cb2:	463e      	mov	r6, r7
 8009cb4:	42be      	cmp	r6, r7
 8009cb6:	d900      	bls.n	8009cba <__ssputs_r+0x86>
 8009cb8:	463e      	mov	r6, r7
 8009cba:	6820      	ldr	r0, [r4, #0]
 8009cbc:	4632      	mov	r2, r6
 8009cbe:	4641      	mov	r1, r8
 8009cc0:	f000 f980 	bl	8009fc4 <memmove>
 8009cc4:	68a3      	ldr	r3, [r4, #8]
 8009cc6:	1b9b      	subs	r3, r3, r6
 8009cc8:	60a3      	str	r3, [r4, #8]
 8009cca:	6823      	ldr	r3, [r4, #0]
 8009ccc:	4433      	add	r3, r6
 8009cce:	6023      	str	r3, [r4, #0]
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	e7db      	b.n	8009c8c <__ssputs_r+0x58>
 8009cd4:	462a      	mov	r2, r5
 8009cd6:	f000 f99b 	bl	800a010 <_realloc_r>
 8009cda:	4606      	mov	r6, r0
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d1e1      	bne.n	8009ca4 <__ssputs_r+0x70>
 8009ce0:	6921      	ldr	r1, [r4, #16]
 8009ce2:	4650      	mov	r0, sl
 8009ce4:	f7ff fec6 	bl	8009a74 <_free_r>
 8009ce8:	e7c7      	b.n	8009c7a <__ssputs_r+0x46>
	...

08009cec <_svfiprintf_r>:
 8009cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf0:	4698      	mov	r8, r3
 8009cf2:	898b      	ldrh	r3, [r1, #12]
 8009cf4:	061b      	lsls	r3, r3, #24
 8009cf6:	b09d      	sub	sp, #116	; 0x74
 8009cf8:	4607      	mov	r7, r0
 8009cfa:	460d      	mov	r5, r1
 8009cfc:	4614      	mov	r4, r2
 8009cfe:	d50e      	bpl.n	8009d1e <_svfiprintf_r+0x32>
 8009d00:	690b      	ldr	r3, [r1, #16]
 8009d02:	b963      	cbnz	r3, 8009d1e <_svfiprintf_r+0x32>
 8009d04:	2140      	movs	r1, #64	; 0x40
 8009d06:	f7ff ff21 	bl	8009b4c <_malloc_r>
 8009d0a:	6028      	str	r0, [r5, #0]
 8009d0c:	6128      	str	r0, [r5, #16]
 8009d0e:	b920      	cbnz	r0, 8009d1a <_svfiprintf_r+0x2e>
 8009d10:	230c      	movs	r3, #12
 8009d12:	603b      	str	r3, [r7, #0]
 8009d14:	f04f 30ff 	mov.w	r0, #4294967295
 8009d18:	e0d1      	b.n	8009ebe <_svfiprintf_r+0x1d2>
 8009d1a:	2340      	movs	r3, #64	; 0x40
 8009d1c:	616b      	str	r3, [r5, #20]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9309      	str	r3, [sp, #36]	; 0x24
 8009d22:	2320      	movs	r3, #32
 8009d24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d28:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d2c:	2330      	movs	r3, #48	; 0x30
 8009d2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009ed8 <_svfiprintf_r+0x1ec>
 8009d32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d36:	f04f 0901 	mov.w	r9, #1
 8009d3a:	4623      	mov	r3, r4
 8009d3c:	469a      	mov	sl, r3
 8009d3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d42:	b10a      	cbz	r2, 8009d48 <_svfiprintf_r+0x5c>
 8009d44:	2a25      	cmp	r2, #37	; 0x25
 8009d46:	d1f9      	bne.n	8009d3c <_svfiprintf_r+0x50>
 8009d48:	ebba 0b04 	subs.w	fp, sl, r4
 8009d4c:	d00b      	beq.n	8009d66 <_svfiprintf_r+0x7a>
 8009d4e:	465b      	mov	r3, fp
 8009d50:	4622      	mov	r2, r4
 8009d52:	4629      	mov	r1, r5
 8009d54:	4638      	mov	r0, r7
 8009d56:	f7ff ff6d 	bl	8009c34 <__ssputs_r>
 8009d5a:	3001      	adds	r0, #1
 8009d5c:	f000 80aa 	beq.w	8009eb4 <_svfiprintf_r+0x1c8>
 8009d60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d62:	445a      	add	r2, fp
 8009d64:	9209      	str	r2, [sp, #36]	; 0x24
 8009d66:	f89a 3000 	ldrb.w	r3, [sl]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	f000 80a2 	beq.w	8009eb4 <_svfiprintf_r+0x1c8>
 8009d70:	2300      	movs	r3, #0
 8009d72:	f04f 32ff 	mov.w	r2, #4294967295
 8009d76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d7a:	f10a 0a01 	add.w	sl, sl, #1
 8009d7e:	9304      	str	r3, [sp, #16]
 8009d80:	9307      	str	r3, [sp, #28]
 8009d82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d86:	931a      	str	r3, [sp, #104]	; 0x68
 8009d88:	4654      	mov	r4, sl
 8009d8a:	2205      	movs	r2, #5
 8009d8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d90:	4851      	ldr	r0, [pc, #324]	; (8009ed8 <_svfiprintf_r+0x1ec>)
 8009d92:	f7f6 fa25 	bl	80001e0 <memchr>
 8009d96:	9a04      	ldr	r2, [sp, #16]
 8009d98:	b9d8      	cbnz	r0, 8009dd2 <_svfiprintf_r+0xe6>
 8009d9a:	06d0      	lsls	r0, r2, #27
 8009d9c:	bf44      	itt	mi
 8009d9e:	2320      	movmi	r3, #32
 8009da0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009da4:	0711      	lsls	r1, r2, #28
 8009da6:	bf44      	itt	mi
 8009da8:	232b      	movmi	r3, #43	; 0x2b
 8009daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dae:	f89a 3000 	ldrb.w	r3, [sl]
 8009db2:	2b2a      	cmp	r3, #42	; 0x2a
 8009db4:	d015      	beq.n	8009de2 <_svfiprintf_r+0xf6>
 8009db6:	9a07      	ldr	r2, [sp, #28]
 8009db8:	4654      	mov	r4, sl
 8009dba:	2000      	movs	r0, #0
 8009dbc:	f04f 0c0a 	mov.w	ip, #10
 8009dc0:	4621      	mov	r1, r4
 8009dc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dc6:	3b30      	subs	r3, #48	; 0x30
 8009dc8:	2b09      	cmp	r3, #9
 8009dca:	d94e      	bls.n	8009e6a <_svfiprintf_r+0x17e>
 8009dcc:	b1b0      	cbz	r0, 8009dfc <_svfiprintf_r+0x110>
 8009dce:	9207      	str	r2, [sp, #28]
 8009dd0:	e014      	b.n	8009dfc <_svfiprintf_r+0x110>
 8009dd2:	eba0 0308 	sub.w	r3, r0, r8
 8009dd6:	fa09 f303 	lsl.w	r3, r9, r3
 8009dda:	4313      	orrs	r3, r2
 8009ddc:	9304      	str	r3, [sp, #16]
 8009dde:	46a2      	mov	sl, r4
 8009de0:	e7d2      	b.n	8009d88 <_svfiprintf_r+0x9c>
 8009de2:	9b03      	ldr	r3, [sp, #12]
 8009de4:	1d19      	adds	r1, r3, #4
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	9103      	str	r1, [sp, #12]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	bfbb      	ittet	lt
 8009dee:	425b      	neglt	r3, r3
 8009df0:	f042 0202 	orrlt.w	r2, r2, #2
 8009df4:	9307      	strge	r3, [sp, #28]
 8009df6:	9307      	strlt	r3, [sp, #28]
 8009df8:	bfb8      	it	lt
 8009dfa:	9204      	strlt	r2, [sp, #16]
 8009dfc:	7823      	ldrb	r3, [r4, #0]
 8009dfe:	2b2e      	cmp	r3, #46	; 0x2e
 8009e00:	d10c      	bne.n	8009e1c <_svfiprintf_r+0x130>
 8009e02:	7863      	ldrb	r3, [r4, #1]
 8009e04:	2b2a      	cmp	r3, #42	; 0x2a
 8009e06:	d135      	bne.n	8009e74 <_svfiprintf_r+0x188>
 8009e08:	9b03      	ldr	r3, [sp, #12]
 8009e0a:	1d1a      	adds	r2, r3, #4
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	9203      	str	r2, [sp, #12]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	bfb8      	it	lt
 8009e14:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e18:	3402      	adds	r4, #2
 8009e1a:	9305      	str	r3, [sp, #20]
 8009e1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009ee8 <_svfiprintf_r+0x1fc>
 8009e20:	7821      	ldrb	r1, [r4, #0]
 8009e22:	2203      	movs	r2, #3
 8009e24:	4650      	mov	r0, sl
 8009e26:	f7f6 f9db 	bl	80001e0 <memchr>
 8009e2a:	b140      	cbz	r0, 8009e3e <_svfiprintf_r+0x152>
 8009e2c:	2340      	movs	r3, #64	; 0x40
 8009e2e:	eba0 000a 	sub.w	r0, r0, sl
 8009e32:	fa03 f000 	lsl.w	r0, r3, r0
 8009e36:	9b04      	ldr	r3, [sp, #16]
 8009e38:	4303      	orrs	r3, r0
 8009e3a:	3401      	adds	r4, #1
 8009e3c:	9304      	str	r3, [sp, #16]
 8009e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e42:	4826      	ldr	r0, [pc, #152]	; (8009edc <_svfiprintf_r+0x1f0>)
 8009e44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e48:	2206      	movs	r2, #6
 8009e4a:	f7f6 f9c9 	bl	80001e0 <memchr>
 8009e4e:	2800      	cmp	r0, #0
 8009e50:	d038      	beq.n	8009ec4 <_svfiprintf_r+0x1d8>
 8009e52:	4b23      	ldr	r3, [pc, #140]	; (8009ee0 <_svfiprintf_r+0x1f4>)
 8009e54:	bb1b      	cbnz	r3, 8009e9e <_svfiprintf_r+0x1b2>
 8009e56:	9b03      	ldr	r3, [sp, #12]
 8009e58:	3307      	adds	r3, #7
 8009e5a:	f023 0307 	bic.w	r3, r3, #7
 8009e5e:	3308      	adds	r3, #8
 8009e60:	9303      	str	r3, [sp, #12]
 8009e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e64:	4433      	add	r3, r6
 8009e66:	9309      	str	r3, [sp, #36]	; 0x24
 8009e68:	e767      	b.n	8009d3a <_svfiprintf_r+0x4e>
 8009e6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e6e:	460c      	mov	r4, r1
 8009e70:	2001      	movs	r0, #1
 8009e72:	e7a5      	b.n	8009dc0 <_svfiprintf_r+0xd4>
 8009e74:	2300      	movs	r3, #0
 8009e76:	3401      	adds	r4, #1
 8009e78:	9305      	str	r3, [sp, #20]
 8009e7a:	4619      	mov	r1, r3
 8009e7c:	f04f 0c0a 	mov.w	ip, #10
 8009e80:	4620      	mov	r0, r4
 8009e82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e86:	3a30      	subs	r2, #48	; 0x30
 8009e88:	2a09      	cmp	r2, #9
 8009e8a:	d903      	bls.n	8009e94 <_svfiprintf_r+0x1a8>
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d0c5      	beq.n	8009e1c <_svfiprintf_r+0x130>
 8009e90:	9105      	str	r1, [sp, #20]
 8009e92:	e7c3      	b.n	8009e1c <_svfiprintf_r+0x130>
 8009e94:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e98:	4604      	mov	r4, r0
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e7f0      	b.n	8009e80 <_svfiprintf_r+0x194>
 8009e9e:	ab03      	add	r3, sp, #12
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	462a      	mov	r2, r5
 8009ea4:	4b0f      	ldr	r3, [pc, #60]	; (8009ee4 <_svfiprintf_r+0x1f8>)
 8009ea6:	a904      	add	r1, sp, #16
 8009ea8:	4638      	mov	r0, r7
 8009eaa:	f7fc fa49 	bl	8006340 <_printf_float>
 8009eae:	1c42      	adds	r2, r0, #1
 8009eb0:	4606      	mov	r6, r0
 8009eb2:	d1d6      	bne.n	8009e62 <_svfiprintf_r+0x176>
 8009eb4:	89ab      	ldrh	r3, [r5, #12]
 8009eb6:	065b      	lsls	r3, r3, #25
 8009eb8:	f53f af2c 	bmi.w	8009d14 <_svfiprintf_r+0x28>
 8009ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ebe:	b01d      	add	sp, #116	; 0x74
 8009ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec4:	ab03      	add	r3, sp, #12
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	462a      	mov	r2, r5
 8009eca:	4b06      	ldr	r3, [pc, #24]	; (8009ee4 <_svfiprintf_r+0x1f8>)
 8009ecc:	a904      	add	r1, sp, #16
 8009ece:	4638      	mov	r0, r7
 8009ed0:	f7fc fcda 	bl	8006888 <_printf_i>
 8009ed4:	e7eb      	b.n	8009eae <_svfiprintf_r+0x1c2>
 8009ed6:	bf00      	nop
 8009ed8:	0800c38c 	.word	0x0800c38c
 8009edc:	0800c396 	.word	0x0800c396
 8009ee0:	08006341 	.word	0x08006341
 8009ee4:	08009c35 	.word	0x08009c35
 8009ee8:	0800c392 	.word	0x0800c392
 8009eec:	00000000 	.word	0x00000000

08009ef0 <nan>:
 8009ef0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009ef8 <nan+0x8>
 8009ef4:	4770      	bx	lr
 8009ef6:	bf00      	nop
 8009ef8:	00000000 	.word	0x00000000
 8009efc:	7ff80000 	.word	0x7ff80000

08009f00 <_sbrk_r>:
 8009f00:	b538      	push	{r3, r4, r5, lr}
 8009f02:	4d06      	ldr	r5, [pc, #24]	; (8009f1c <_sbrk_r+0x1c>)
 8009f04:	2300      	movs	r3, #0
 8009f06:	4604      	mov	r4, r0
 8009f08:	4608      	mov	r0, r1
 8009f0a:	602b      	str	r3, [r5, #0]
 8009f0c:	f7f7 fee4 	bl	8001cd8 <_sbrk>
 8009f10:	1c43      	adds	r3, r0, #1
 8009f12:	d102      	bne.n	8009f1a <_sbrk_r+0x1a>
 8009f14:	682b      	ldr	r3, [r5, #0]
 8009f16:	b103      	cbz	r3, 8009f1a <_sbrk_r+0x1a>
 8009f18:	6023      	str	r3, [r4, #0]
 8009f1a:	bd38      	pop	{r3, r4, r5, pc}
 8009f1c:	20000388 	.word	0x20000388

08009f20 <strncmp>:
 8009f20:	b510      	push	{r4, lr}
 8009f22:	b17a      	cbz	r2, 8009f44 <strncmp+0x24>
 8009f24:	4603      	mov	r3, r0
 8009f26:	3901      	subs	r1, #1
 8009f28:	1884      	adds	r4, r0, r2
 8009f2a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009f2e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009f32:	4290      	cmp	r0, r2
 8009f34:	d101      	bne.n	8009f3a <strncmp+0x1a>
 8009f36:	42a3      	cmp	r3, r4
 8009f38:	d101      	bne.n	8009f3e <strncmp+0x1e>
 8009f3a:	1a80      	subs	r0, r0, r2
 8009f3c:	bd10      	pop	{r4, pc}
 8009f3e:	2800      	cmp	r0, #0
 8009f40:	d1f3      	bne.n	8009f2a <strncmp+0xa>
 8009f42:	e7fa      	b.n	8009f3a <strncmp+0x1a>
 8009f44:	4610      	mov	r0, r2
 8009f46:	e7f9      	b.n	8009f3c <strncmp+0x1c>

08009f48 <__ascii_wctomb>:
 8009f48:	b149      	cbz	r1, 8009f5e <__ascii_wctomb+0x16>
 8009f4a:	2aff      	cmp	r2, #255	; 0xff
 8009f4c:	bf85      	ittet	hi
 8009f4e:	238a      	movhi	r3, #138	; 0x8a
 8009f50:	6003      	strhi	r3, [r0, #0]
 8009f52:	700a      	strbls	r2, [r1, #0]
 8009f54:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f58:	bf98      	it	ls
 8009f5a:	2001      	movls	r0, #1
 8009f5c:	4770      	bx	lr
 8009f5e:	4608      	mov	r0, r1
 8009f60:	4770      	bx	lr
	...

08009f64 <__assert_func>:
 8009f64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009f66:	4614      	mov	r4, r2
 8009f68:	461a      	mov	r2, r3
 8009f6a:	4b09      	ldr	r3, [pc, #36]	; (8009f90 <__assert_func+0x2c>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4605      	mov	r5, r0
 8009f70:	68d8      	ldr	r0, [r3, #12]
 8009f72:	b14c      	cbz	r4, 8009f88 <__assert_func+0x24>
 8009f74:	4b07      	ldr	r3, [pc, #28]	; (8009f94 <__assert_func+0x30>)
 8009f76:	9100      	str	r1, [sp, #0]
 8009f78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f7c:	4906      	ldr	r1, [pc, #24]	; (8009f98 <__assert_func+0x34>)
 8009f7e:	462b      	mov	r3, r5
 8009f80:	f000 f80e 	bl	8009fa0 <fiprintf>
 8009f84:	f000 fa8c 	bl	800a4a0 <abort>
 8009f88:	4b04      	ldr	r3, [pc, #16]	; (8009f9c <__assert_func+0x38>)
 8009f8a:	461c      	mov	r4, r3
 8009f8c:	e7f3      	b.n	8009f76 <__assert_func+0x12>
 8009f8e:	bf00      	nop
 8009f90:	20000010 	.word	0x20000010
 8009f94:	0800c39d 	.word	0x0800c39d
 8009f98:	0800c3aa 	.word	0x0800c3aa
 8009f9c:	0800c3d8 	.word	0x0800c3d8

08009fa0 <fiprintf>:
 8009fa0:	b40e      	push	{r1, r2, r3}
 8009fa2:	b503      	push	{r0, r1, lr}
 8009fa4:	4601      	mov	r1, r0
 8009fa6:	ab03      	add	r3, sp, #12
 8009fa8:	4805      	ldr	r0, [pc, #20]	; (8009fc0 <fiprintf+0x20>)
 8009faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fae:	6800      	ldr	r0, [r0, #0]
 8009fb0:	9301      	str	r3, [sp, #4]
 8009fb2:	f000 f885 	bl	800a0c0 <_vfiprintf_r>
 8009fb6:	b002      	add	sp, #8
 8009fb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fbc:	b003      	add	sp, #12
 8009fbe:	4770      	bx	lr
 8009fc0:	20000010 	.word	0x20000010

08009fc4 <memmove>:
 8009fc4:	4288      	cmp	r0, r1
 8009fc6:	b510      	push	{r4, lr}
 8009fc8:	eb01 0402 	add.w	r4, r1, r2
 8009fcc:	d902      	bls.n	8009fd4 <memmove+0x10>
 8009fce:	4284      	cmp	r4, r0
 8009fd0:	4623      	mov	r3, r4
 8009fd2:	d807      	bhi.n	8009fe4 <memmove+0x20>
 8009fd4:	1e43      	subs	r3, r0, #1
 8009fd6:	42a1      	cmp	r1, r4
 8009fd8:	d008      	beq.n	8009fec <memmove+0x28>
 8009fda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009fde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009fe2:	e7f8      	b.n	8009fd6 <memmove+0x12>
 8009fe4:	4402      	add	r2, r0
 8009fe6:	4601      	mov	r1, r0
 8009fe8:	428a      	cmp	r2, r1
 8009fea:	d100      	bne.n	8009fee <memmove+0x2a>
 8009fec:	bd10      	pop	{r4, pc}
 8009fee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ff2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ff6:	e7f7      	b.n	8009fe8 <memmove+0x24>

08009ff8 <__malloc_lock>:
 8009ff8:	4801      	ldr	r0, [pc, #4]	; (800a000 <__malloc_lock+0x8>)
 8009ffa:	f000 bc11 	b.w	800a820 <__retarget_lock_acquire_recursive>
 8009ffe:	bf00      	nop
 800a000:	2000038c 	.word	0x2000038c

0800a004 <__malloc_unlock>:
 800a004:	4801      	ldr	r0, [pc, #4]	; (800a00c <__malloc_unlock+0x8>)
 800a006:	f000 bc0c 	b.w	800a822 <__retarget_lock_release_recursive>
 800a00a:	bf00      	nop
 800a00c:	2000038c 	.word	0x2000038c

0800a010 <_realloc_r>:
 800a010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a014:	4680      	mov	r8, r0
 800a016:	4614      	mov	r4, r2
 800a018:	460e      	mov	r6, r1
 800a01a:	b921      	cbnz	r1, 800a026 <_realloc_r+0x16>
 800a01c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a020:	4611      	mov	r1, r2
 800a022:	f7ff bd93 	b.w	8009b4c <_malloc_r>
 800a026:	b92a      	cbnz	r2, 800a034 <_realloc_r+0x24>
 800a028:	f7ff fd24 	bl	8009a74 <_free_r>
 800a02c:	4625      	mov	r5, r4
 800a02e:	4628      	mov	r0, r5
 800a030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a034:	f000 fc5c 	bl	800a8f0 <_malloc_usable_size_r>
 800a038:	4284      	cmp	r4, r0
 800a03a:	4607      	mov	r7, r0
 800a03c:	d802      	bhi.n	800a044 <_realloc_r+0x34>
 800a03e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a042:	d812      	bhi.n	800a06a <_realloc_r+0x5a>
 800a044:	4621      	mov	r1, r4
 800a046:	4640      	mov	r0, r8
 800a048:	f7ff fd80 	bl	8009b4c <_malloc_r>
 800a04c:	4605      	mov	r5, r0
 800a04e:	2800      	cmp	r0, #0
 800a050:	d0ed      	beq.n	800a02e <_realloc_r+0x1e>
 800a052:	42bc      	cmp	r4, r7
 800a054:	4622      	mov	r2, r4
 800a056:	4631      	mov	r1, r6
 800a058:	bf28      	it	cs
 800a05a:	463a      	movcs	r2, r7
 800a05c:	f7ff f824 	bl	80090a8 <memcpy>
 800a060:	4631      	mov	r1, r6
 800a062:	4640      	mov	r0, r8
 800a064:	f7ff fd06 	bl	8009a74 <_free_r>
 800a068:	e7e1      	b.n	800a02e <_realloc_r+0x1e>
 800a06a:	4635      	mov	r5, r6
 800a06c:	e7df      	b.n	800a02e <_realloc_r+0x1e>

0800a06e <__sfputc_r>:
 800a06e:	6893      	ldr	r3, [r2, #8]
 800a070:	3b01      	subs	r3, #1
 800a072:	2b00      	cmp	r3, #0
 800a074:	b410      	push	{r4}
 800a076:	6093      	str	r3, [r2, #8]
 800a078:	da08      	bge.n	800a08c <__sfputc_r+0x1e>
 800a07a:	6994      	ldr	r4, [r2, #24]
 800a07c:	42a3      	cmp	r3, r4
 800a07e:	db01      	blt.n	800a084 <__sfputc_r+0x16>
 800a080:	290a      	cmp	r1, #10
 800a082:	d103      	bne.n	800a08c <__sfputc_r+0x1e>
 800a084:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a088:	f000 b94a 	b.w	800a320 <__swbuf_r>
 800a08c:	6813      	ldr	r3, [r2, #0]
 800a08e:	1c58      	adds	r0, r3, #1
 800a090:	6010      	str	r0, [r2, #0]
 800a092:	7019      	strb	r1, [r3, #0]
 800a094:	4608      	mov	r0, r1
 800a096:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <__sfputs_r>:
 800a09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a09e:	4606      	mov	r6, r0
 800a0a0:	460f      	mov	r7, r1
 800a0a2:	4614      	mov	r4, r2
 800a0a4:	18d5      	adds	r5, r2, r3
 800a0a6:	42ac      	cmp	r4, r5
 800a0a8:	d101      	bne.n	800a0ae <__sfputs_r+0x12>
 800a0aa:	2000      	movs	r0, #0
 800a0ac:	e007      	b.n	800a0be <__sfputs_r+0x22>
 800a0ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0b2:	463a      	mov	r2, r7
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	f7ff ffda 	bl	800a06e <__sfputc_r>
 800a0ba:	1c43      	adds	r3, r0, #1
 800a0bc:	d1f3      	bne.n	800a0a6 <__sfputs_r+0xa>
 800a0be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a0c0 <_vfiprintf_r>:
 800a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c4:	460d      	mov	r5, r1
 800a0c6:	b09d      	sub	sp, #116	; 0x74
 800a0c8:	4614      	mov	r4, r2
 800a0ca:	4698      	mov	r8, r3
 800a0cc:	4606      	mov	r6, r0
 800a0ce:	b118      	cbz	r0, 800a0d8 <_vfiprintf_r+0x18>
 800a0d0:	6983      	ldr	r3, [r0, #24]
 800a0d2:	b90b      	cbnz	r3, 800a0d8 <_vfiprintf_r+0x18>
 800a0d4:	f000 fb06 	bl	800a6e4 <__sinit>
 800a0d8:	4b89      	ldr	r3, [pc, #548]	; (800a300 <_vfiprintf_r+0x240>)
 800a0da:	429d      	cmp	r5, r3
 800a0dc:	d11b      	bne.n	800a116 <_vfiprintf_r+0x56>
 800a0de:	6875      	ldr	r5, [r6, #4]
 800a0e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0e2:	07d9      	lsls	r1, r3, #31
 800a0e4:	d405      	bmi.n	800a0f2 <_vfiprintf_r+0x32>
 800a0e6:	89ab      	ldrh	r3, [r5, #12]
 800a0e8:	059a      	lsls	r2, r3, #22
 800a0ea:	d402      	bmi.n	800a0f2 <_vfiprintf_r+0x32>
 800a0ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0ee:	f000 fb97 	bl	800a820 <__retarget_lock_acquire_recursive>
 800a0f2:	89ab      	ldrh	r3, [r5, #12]
 800a0f4:	071b      	lsls	r3, r3, #28
 800a0f6:	d501      	bpl.n	800a0fc <_vfiprintf_r+0x3c>
 800a0f8:	692b      	ldr	r3, [r5, #16]
 800a0fa:	b9eb      	cbnz	r3, 800a138 <_vfiprintf_r+0x78>
 800a0fc:	4629      	mov	r1, r5
 800a0fe:	4630      	mov	r0, r6
 800a100:	f000 f960 	bl	800a3c4 <__swsetup_r>
 800a104:	b1c0      	cbz	r0, 800a138 <_vfiprintf_r+0x78>
 800a106:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a108:	07dc      	lsls	r4, r3, #31
 800a10a:	d50e      	bpl.n	800a12a <_vfiprintf_r+0x6a>
 800a10c:	f04f 30ff 	mov.w	r0, #4294967295
 800a110:	b01d      	add	sp, #116	; 0x74
 800a112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a116:	4b7b      	ldr	r3, [pc, #492]	; (800a304 <_vfiprintf_r+0x244>)
 800a118:	429d      	cmp	r5, r3
 800a11a:	d101      	bne.n	800a120 <_vfiprintf_r+0x60>
 800a11c:	68b5      	ldr	r5, [r6, #8]
 800a11e:	e7df      	b.n	800a0e0 <_vfiprintf_r+0x20>
 800a120:	4b79      	ldr	r3, [pc, #484]	; (800a308 <_vfiprintf_r+0x248>)
 800a122:	429d      	cmp	r5, r3
 800a124:	bf08      	it	eq
 800a126:	68f5      	ldreq	r5, [r6, #12]
 800a128:	e7da      	b.n	800a0e0 <_vfiprintf_r+0x20>
 800a12a:	89ab      	ldrh	r3, [r5, #12]
 800a12c:	0598      	lsls	r0, r3, #22
 800a12e:	d4ed      	bmi.n	800a10c <_vfiprintf_r+0x4c>
 800a130:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a132:	f000 fb76 	bl	800a822 <__retarget_lock_release_recursive>
 800a136:	e7e9      	b.n	800a10c <_vfiprintf_r+0x4c>
 800a138:	2300      	movs	r3, #0
 800a13a:	9309      	str	r3, [sp, #36]	; 0x24
 800a13c:	2320      	movs	r3, #32
 800a13e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a142:	f8cd 800c 	str.w	r8, [sp, #12]
 800a146:	2330      	movs	r3, #48	; 0x30
 800a148:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a30c <_vfiprintf_r+0x24c>
 800a14c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a150:	f04f 0901 	mov.w	r9, #1
 800a154:	4623      	mov	r3, r4
 800a156:	469a      	mov	sl, r3
 800a158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a15c:	b10a      	cbz	r2, 800a162 <_vfiprintf_r+0xa2>
 800a15e:	2a25      	cmp	r2, #37	; 0x25
 800a160:	d1f9      	bne.n	800a156 <_vfiprintf_r+0x96>
 800a162:	ebba 0b04 	subs.w	fp, sl, r4
 800a166:	d00b      	beq.n	800a180 <_vfiprintf_r+0xc0>
 800a168:	465b      	mov	r3, fp
 800a16a:	4622      	mov	r2, r4
 800a16c:	4629      	mov	r1, r5
 800a16e:	4630      	mov	r0, r6
 800a170:	f7ff ff94 	bl	800a09c <__sfputs_r>
 800a174:	3001      	adds	r0, #1
 800a176:	f000 80aa 	beq.w	800a2ce <_vfiprintf_r+0x20e>
 800a17a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a17c:	445a      	add	r2, fp
 800a17e:	9209      	str	r2, [sp, #36]	; 0x24
 800a180:	f89a 3000 	ldrb.w	r3, [sl]
 800a184:	2b00      	cmp	r3, #0
 800a186:	f000 80a2 	beq.w	800a2ce <_vfiprintf_r+0x20e>
 800a18a:	2300      	movs	r3, #0
 800a18c:	f04f 32ff 	mov.w	r2, #4294967295
 800a190:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a194:	f10a 0a01 	add.w	sl, sl, #1
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	9307      	str	r3, [sp, #28]
 800a19c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1a0:	931a      	str	r3, [sp, #104]	; 0x68
 800a1a2:	4654      	mov	r4, sl
 800a1a4:	2205      	movs	r2, #5
 800a1a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1aa:	4858      	ldr	r0, [pc, #352]	; (800a30c <_vfiprintf_r+0x24c>)
 800a1ac:	f7f6 f818 	bl	80001e0 <memchr>
 800a1b0:	9a04      	ldr	r2, [sp, #16]
 800a1b2:	b9d8      	cbnz	r0, 800a1ec <_vfiprintf_r+0x12c>
 800a1b4:	06d1      	lsls	r1, r2, #27
 800a1b6:	bf44      	itt	mi
 800a1b8:	2320      	movmi	r3, #32
 800a1ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1be:	0713      	lsls	r3, r2, #28
 800a1c0:	bf44      	itt	mi
 800a1c2:	232b      	movmi	r3, #43	; 0x2b
 800a1c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a1cc:	2b2a      	cmp	r3, #42	; 0x2a
 800a1ce:	d015      	beq.n	800a1fc <_vfiprintf_r+0x13c>
 800a1d0:	9a07      	ldr	r2, [sp, #28]
 800a1d2:	4654      	mov	r4, sl
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	f04f 0c0a 	mov.w	ip, #10
 800a1da:	4621      	mov	r1, r4
 800a1dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1e0:	3b30      	subs	r3, #48	; 0x30
 800a1e2:	2b09      	cmp	r3, #9
 800a1e4:	d94e      	bls.n	800a284 <_vfiprintf_r+0x1c4>
 800a1e6:	b1b0      	cbz	r0, 800a216 <_vfiprintf_r+0x156>
 800a1e8:	9207      	str	r2, [sp, #28]
 800a1ea:	e014      	b.n	800a216 <_vfiprintf_r+0x156>
 800a1ec:	eba0 0308 	sub.w	r3, r0, r8
 800a1f0:	fa09 f303 	lsl.w	r3, r9, r3
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	9304      	str	r3, [sp, #16]
 800a1f8:	46a2      	mov	sl, r4
 800a1fa:	e7d2      	b.n	800a1a2 <_vfiprintf_r+0xe2>
 800a1fc:	9b03      	ldr	r3, [sp, #12]
 800a1fe:	1d19      	adds	r1, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	9103      	str	r1, [sp, #12]
 800a204:	2b00      	cmp	r3, #0
 800a206:	bfbb      	ittet	lt
 800a208:	425b      	neglt	r3, r3
 800a20a:	f042 0202 	orrlt.w	r2, r2, #2
 800a20e:	9307      	strge	r3, [sp, #28]
 800a210:	9307      	strlt	r3, [sp, #28]
 800a212:	bfb8      	it	lt
 800a214:	9204      	strlt	r2, [sp, #16]
 800a216:	7823      	ldrb	r3, [r4, #0]
 800a218:	2b2e      	cmp	r3, #46	; 0x2e
 800a21a:	d10c      	bne.n	800a236 <_vfiprintf_r+0x176>
 800a21c:	7863      	ldrb	r3, [r4, #1]
 800a21e:	2b2a      	cmp	r3, #42	; 0x2a
 800a220:	d135      	bne.n	800a28e <_vfiprintf_r+0x1ce>
 800a222:	9b03      	ldr	r3, [sp, #12]
 800a224:	1d1a      	adds	r2, r3, #4
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	9203      	str	r2, [sp, #12]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	bfb8      	it	lt
 800a22e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a232:	3402      	adds	r4, #2
 800a234:	9305      	str	r3, [sp, #20]
 800a236:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a31c <_vfiprintf_r+0x25c>
 800a23a:	7821      	ldrb	r1, [r4, #0]
 800a23c:	2203      	movs	r2, #3
 800a23e:	4650      	mov	r0, sl
 800a240:	f7f5 ffce 	bl	80001e0 <memchr>
 800a244:	b140      	cbz	r0, 800a258 <_vfiprintf_r+0x198>
 800a246:	2340      	movs	r3, #64	; 0x40
 800a248:	eba0 000a 	sub.w	r0, r0, sl
 800a24c:	fa03 f000 	lsl.w	r0, r3, r0
 800a250:	9b04      	ldr	r3, [sp, #16]
 800a252:	4303      	orrs	r3, r0
 800a254:	3401      	adds	r4, #1
 800a256:	9304      	str	r3, [sp, #16]
 800a258:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a25c:	482c      	ldr	r0, [pc, #176]	; (800a310 <_vfiprintf_r+0x250>)
 800a25e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a262:	2206      	movs	r2, #6
 800a264:	f7f5 ffbc 	bl	80001e0 <memchr>
 800a268:	2800      	cmp	r0, #0
 800a26a:	d03f      	beq.n	800a2ec <_vfiprintf_r+0x22c>
 800a26c:	4b29      	ldr	r3, [pc, #164]	; (800a314 <_vfiprintf_r+0x254>)
 800a26e:	bb1b      	cbnz	r3, 800a2b8 <_vfiprintf_r+0x1f8>
 800a270:	9b03      	ldr	r3, [sp, #12]
 800a272:	3307      	adds	r3, #7
 800a274:	f023 0307 	bic.w	r3, r3, #7
 800a278:	3308      	adds	r3, #8
 800a27a:	9303      	str	r3, [sp, #12]
 800a27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a27e:	443b      	add	r3, r7
 800a280:	9309      	str	r3, [sp, #36]	; 0x24
 800a282:	e767      	b.n	800a154 <_vfiprintf_r+0x94>
 800a284:	fb0c 3202 	mla	r2, ip, r2, r3
 800a288:	460c      	mov	r4, r1
 800a28a:	2001      	movs	r0, #1
 800a28c:	e7a5      	b.n	800a1da <_vfiprintf_r+0x11a>
 800a28e:	2300      	movs	r3, #0
 800a290:	3401      	adds	r4, #1
 800a292:	9305      	str	r3, [sp, #20]
 800a294:	4619      	mov	r1, r3
 800a296:	f04f 0c0a 	mov.w	ip, #10
 800a29a:	4620      	mov	r0, r4
 800a29c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2a0:	3a30      	subs	r2, #48	; 0x30
 800a2a2:	2a09      	cmp	r2, #9
 800a2a4:	d903      	bls.n	800a2ae <_vfiprintf_r+0x1ee>
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d0c5      	beq.n	800a236 <_vfiprintf_r+0x176>
 800a2aa:	9105      	str	r1, [sp, #20]
 800a2ac:	e7c3      	b.n	800a236 <_vfiprintf_r+0x176>
 800a2ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e7f0      	b.n	800a29a <_vfiprintf_r+0x1da>
 800a2b8:	ab03      	add	r3, sp, #12
 800a2ba:	9300      	str	r3, [sp, #0]
 800a2bc:	462a      	mov	r2, r5
 800a2be:	4b16      	ldr	r3, [pc, #88]	; (800a318 <_vfiprintf_r+0x258>)
 800a2c0:	a904      	add	r1, sp, #16
 800a2c2:	4630      	mov	r0, r6
 800a2c4:	f7fc f83c 	bl	8006340 <_printf_float>
 800a2c8:	4607      	mov	r7, r0
 800a2ca:	1c78      	adds	r0, r7, #1
 800a2cc:	d1d6      	bne.n	800a27c <_vfiprintf_r+0x1bc>
 800a2ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a2d0:	07d9      	lsls	r1, r3, #31
 800a2d2:	d405      	bmi.n	800a2e0 <_vfiprintf_r+0x220>
 800a2d4:	89ab      	ldrh	r3, [r5, #12]
 800a2d6:	059a      	lsls	r2, r3, #22
 800a2d8:	d402      	bmi.n	800a2e0 <_vfiprintf_r+0x220>
 800a2da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2dc:	f000 faa1 	bl	800a822 <__retarget_lock_release_recursive>
 800a2e0:	89ab      	ldrh	r3, [r5, #12]
 800a2e2:	065b      	lsls	r3, r3, #25
 800a2e4:	f53f af12 	bmi.w	800a10c <_vfiprintf_r+0x4c>
 800a2e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2ea:	e711      	b.n	800a110 <_vfiprintf_r+0x50>
 800a2ec:	ab03      	add	r3, sp, #12
 800a2ee:	9300      	str	r3, [sp, #0]
 800a2f0:	462a      	mov	r2, r5
 800a2f2:	4b09      	ldr	r3, [pc, #36]	; (800a318 <_vfiprintf_r+0x258>)
 800a2f4:	a904      	add	r1, sp, #16
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	f7fc fac6 	bl	8006888 <_printf_i>
 800a2fc:	e7e4      	b.n	800a2c8 <_vfiprintf_r+0x208>
 800a2fe:	bf00      	nop
 800a300:	0800c3fc 	.word	0x0800c3fc
 800a304:	0800c41c 	.word	0x0800c41c
 800a308:	0800c3dc 	.word	0x0800c3dc
 800a30c:	0800c38c 	.word	0x0800c38c
 800a310:	0800c396 	.word	0x0800c396
 800a314:	08006341 	.word	0x08006341
 800a318:	0800a09d 	.word	0x0800a09d
 800a31c:	0800c392 	.word	0x0800c392

0800a320 <__swbuf_r>:
 800a320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a322:	460e      	mov	r6, r1
 800a324:	4614      	mov	r4, r2
 800a326:	4605      	mov	r5, r0
 800a328:	b118      	cbz	r0, 800a332 <__swbuf_r+0x12>
 800a32a:	6983      	ldr	r3, [r0, #24]
 800a32c:	b90b      	cbnz	r3, 800a332 <__swbuf_r+0x12>
 800a32e:	f000 f9d9 	bl	800a6e4 <__sinit>
 800a332:	4b21      	ldr	r3, [pc, #132]	; (800a3b8 <__swbuf_r+0x98>)
 800a334:	429c      	cmp	r4, r3
 800a336:	d12b      	bne.n	800a390 <__swbuf_r+0x70>
 800a338:	686c      	ldr	r4, [r5, #4]
 800a33a:	69a3      	ldr	r3, [r4, #24]
 800a33c:	60a3      	str	r3, [r4, #8]
 800a33e:	89a3      	ldrh	r3, [r4, #12]
 800a340:	071a      	lsls	r2, r3, #28
 800a342:	d52f      	bpl.n	800a3a4 <__swbuf_r+0x84>
 800a344:	6923      	ldr	r3, [r4, #16]
 800a346:	b36b      	cbz	r3, 800a3a4 <__swbuf_r+0x84>
 800a348:	6923      	ldr	r3, [r4, #16]
 800a34a:	6820      	ldr	r0, [r4, #0]
 800a34c:	1ac0      	subs	r0, r0, r3
 800a34e:	6963      	ldr	r3, [r4, #20]
 800a350:	b2f6      	uxtb	r6, r6
 800a352:	4283      	cmp	r3, r0
 800a354:	4637      	mov	r7, r6
 800a356:	dc04      	bgt.n	800a362 <__swbuf_r+0x42>
 800a358:	4621      	mov	r1, r4
 800a35a:	4628      	mov	r0, r5
 800a35c:	f000 f92e 	bl	800a5bc <_fflush_r>
 800a360:	bb30      	cbnz	r0, 800a3b0 <__swbuf_r+0x90>
 800a362:	68a3      	ldr	r3, [r4, #8]
 800a364:	3b01      	subs	r3, #1
 800a366:	60a3      	str	r3, [r4, #8]
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	1c5a      	adds	r2, r3, #1
 800a36c:	6022      	str	r2, [r4, #0]
 800a36e:	701e      	strb	r6, [r3, #0]
 800a370:	6963      	ldr	r3, [r4, #20]
 800a372:	3001      	adds	r0, #1
 800a374:	4283      	cmp	r3, r0
 800a376:	d004      	beq.n	800a382 <__swbuf_r+0x62>
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	07db      	lsls	r3, r3, #31
 800a37c:	d506      	bpl.n	800a38c <__swbuf_r+0x6c>
 800a37e:	2e0a      	cmp	r6, #10
 800a380:	d104      	bne.n	800a38c <__swbuf_r+0x6c>
 800a382:	4621      	mov	r1, r4
 800a384:	4628      	mov	r0, r5
 800a386:	f000 f919 	bl	800a5bc <_fflush_r>
 800a38a:	b988      	cbnz	r0, 800a3b0 <__swbuf_r+0x90>
 800a38c:	4638      	mov	r0, r7
 800a38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a390:	4b0a      	ldr	r3, [pc, #40]	; (800a3bc <__swbuf_r+0x9c>)
 800a392:	429c      	cmp	r4, r3
 800a394:	d101      	bne.n	800a39a <__swbuf_r+0x7a>
 800a396:	68ac      	ldr	r4, [r5, #8]
 800a398:	e7cf      	b.n	800a33a <__swbuf_r+0x1a>
 800a39a:	4b09      	ldr	r3, [pc, #36]	; (800a3c0 <__swbuf_r+0xa0>)
 800a39c:	429c      	cmp	r4, r3
 800a39e:	bf08      	it	eq
 800a3a0:	68ec      	ldreq	r4, [r5, #12]
 800a3a2:	e7ca      	b.n	800a33a <__swbuf_r+0x1a>
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	f000 f80c 	bl	800a3c4 <__swsetup_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d0cb      	beq.n	800a348 <__swbuf_r+0x28>
 800a3b0:	f04f 37ff 	mov.w	r7, #4294967295
 800a3b4:	e7ea      	b.n	800a38c <__swbuf_r+0x6c>
 800a3b6:	bf00      	nop
 800a3b8:	0800c3fc 	.word	0x0800c3fc
 800a3bc:	0800c41c 	.word	0x0800c41c
 800a3c0:	0800c3dc 	.word	0x0800c3dc

0800a3c4 <__swsetup_r>:
 800a3c4:	4b32      	ldr	r3, [pc, #200]	; (800a490 <__swsetup_r+0xcc>)
 800a3c6:	b570      	push	{r4, r5, r6, lr}
 800a3c8:	681d      	ldr	r5, [r3, #0]
 800a3ca:	4606      	mov	r6, r0
 800a3cc:	460c      	mov	r4, r1
 800a3ce:	b125      	cbz	r5, 800a3da <__swsetup_r+0x16>
 800a3d0:	69ab      	ldr	r3, [r5, #24]
 800a3d2:	b913      	cbnz	r3, 800a3da <__swsetup_r+0x16>
 800a3d4:	4628      	mov	r0, r5
 800a3d6:	f000 f985 	bl	800a6e4 <__sinit>
 800a3da:	4b2e      	ldr	r3, [pc, #184]	; (800a494 <__swsetup_r+0xd0>)
 800a3dc:	429c      	cmp	r4, r3
 800a3de:	d10f      	bne.n	800a400 <__swsetup_r+0x3c>
 800a3e0:	686c      	ldr	r4, [r5, #4]
 800a3e2:	89a3      	ldrh	r3, [r4, #12]
 800a3e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3e8:	0719      	lsls	r1, r3, #28
 800a3ea:	d42c      	bmi.n	800a446 <__swsetup_r+0x82>
 800a3ec:	06dd      	lsls	r5, r3, #27
 800a3ee:	d411      	bmi.n	800a414 <__swsetup_r+0x50>
 800a3f0:	2309      	movs	r3, #9
 800a3f2:	6033      	str	r3, [r6, #0]
 800a3f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a3f8:	81a3      	strh	r3, [r4, #12]
 800a3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fe:	e03e      	b.n	800a47e <__swsetup_r+0xba>
 800a400:	4b25      	ldr	r3, [pc, #148]	; (800a498 <__swsetup_r+0xd4>)
 800a402:	429c      	cmp	r4, r3
 800a404:	d101      	bne.n	800a40a <__swsetup_r+0x46>
 800a406:	68ac      	ldr	r4, [r5, #8]
 800a408:	e7eb      	b.n	800a3e2 <__swsetup_r+0x1e>
 800a40a:	4b24      	ldr	r3, [pc, #144]	; (800a49c <__swsetup_r+0xd8>)
 800a40c:	429c      	cmp	r4, r3
 800a40e:	bf08      	it	eq
 800a410:	68ec      	ldreq	r4, [r5, #12]
 800a412:	e7e6      	b.n	800a3e2 <__swsetup_r+0x1e>
 800a414:	0758      	lsls	r0, r3, #29
 800a416:	d512      	bpl.n	800a43e <__swsetup_r+0x7a>
 800a418:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a41a:	b141      	cbz	r1, 800a42e <__swsetup_r+0x6a>
 800a41c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a420:	4299      	cmp	r1, r3
 800a422:	d002      	beq.n	800a42a <__swsetup_r+0x66>
 800a424:	4630      	mov	r0, r6
 800a426:	f7ff fb25 	bl	8009a74 <_free_r>
 800a42a:	2300      	movs	r3, #0
 800a42c:	6363      	str	r3, [r4, #52]	; 0x34
 800a42e:	89a3      	ldrh	r3, [r4, #12]
 800a430:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a434:	81a3      	strh	r3, [r4, #12]
 800a436:	2300      	movs	r3, #0
 800a438:	6063      	str	r3, [r4, #4]
 800a43a:	6923      	ldr	r3, [r4, #16]
 800a43c:	6023      	str	r3, [r4, #0]
 800a43e:	89a3      	ldrh	r3, [r4, #12]
 800a440:	f043 0308 	orr.w	r3, r3, #8
 800a444:	81a3      	strh	r3, [r4, #12]
 800a446:	6923      	ldr	r3, [r4, #16]
 800a448:	b94b      	cbnz	r3, 800a45e <__swsetup_r+0x9a>
 800a44a:	89a3      	ldrh	r3, [r4, #12]
 800a44c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a454:	d003      	beq.n	800a45e <__swsetup_r+0x9a>
 800a456:	4621      	mov	r1, r4
 800a458:	4630      	mov	r0, r6
 800a45a:	f000 fa09 	bl	800a870 <__smakebuf_r>
 800a45e:	89a0      	ldrh	r0, [r4, #12]
 800a460:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a464:	f010 0301 	ands.w	r3, r0, #1
 800a468:	d00a      	beq.n	800a480 <__swsetup_r+0xbc>
 800a46a:	2300      	movs	r3, #0
 800a46c:	60a3      	str	r3, [r4, #8]
 800a46e:	6963      	ldr	r3, [r4, #20]
 800a470:	425b      	negs	r3, r3
 800a472:	61a3      	str	r3, [r4, #24]
 800a474:	6923      	ldr	r3, [r4, #16]
 800a476:	b943      	cbnz	r3, 800a48a <__swsetup_r+0xc6>
 800a478:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a47c:	d1ba      	bne.n	800a3f4 <__swsetup_r+0x30>
 800a47e:	bd70      	pop	{r4, r5, r6, pc}
 800a480:	0781      	lsls	r1, r0, #30
 800a482:	bf58      	it	pl
 800a484:	6963      	ldrpl	r3, [r4, #20]
 800a486:	60a3      	str	r3, [r4, #8]
 800a488:	e7f4      	b.n	800a474 <__swsetup_r+0xb0>
 800a48a:	2000      	movs	r0, #0
 800a48c:	e7f7      	b.n	800a47e <__swsetup_r+0xba>
 800a48e:	bf00      	nop
 800a490:	20000010 	.word	0x20000010
 800a494:	0800c3fc 	.word	0x0800c3fc
 800a498:	0800c41c 	.word	0x0800c41c
 800a49c:	0800c3dc 	.word	0x0800c3dc

0800a4a0 <abort>:
 800a4a0:	b508      	push	{r3, lr}
 800a4a2:	2006      	movs	r0, #6
 800a4a4:	f000 fa54 	bl	800a950 <raise>
 800a4a8:	2001      	movs	r0, #1
 800a4aa:	f7f7 fb9d 	bl	8001be8 <_exit>
	...

0800a4b0 <__sflush_r>:
 800a4b0:	898a      	ldrh	r2, [r1, #12]
 800a4b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	0710      	lsls	r0, r2, #28
 800a4ba:	460c      	mov	r4, r1
 800a4bc:	d458      	bmi.n	800a570 <__sflush_r+0xc0>
 800a4be:	684b      	ldr	r3, [r1, #4]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	dc05      	bgt.n	800a4d0 <__sflush_r+0x20>
 800a4c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	dc02      	bgt.n	800a4d0 <__sflush_r+0x20>
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4d2:	2e00      	cmp	r6, #0
 800a4d4:	d0f9      	beq.n	800a4ca <__sflush_r+0x1a>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a4dc:	682f      	ldr	r7, [r5, #0]
 800a4de:	602b      	str	r3, [r5, #0]
 800a4e0:	d032      	beq.n	800a548 <__sflush_r+0x98>
 800a4e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a4e4:	89a3      	ldrh	r3, [r4, #12]
 800a4e6:	075a      	lsls	r2, r3, #29
 800a4e8:	d505      	bpl.n	800a4f6 <__sflush_r+0x46>
 800a4ea:	6863      	ldr	r3, [r4, #4]
 800a4ec:	1ac0      	subs	r0, r0, r3
 800a4ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4f0:	b10b      	cbz	r3, 800a4f6 <__sflush_r+0x46>
 800a4f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4f4:	1ac0      	subs	r0, r0, r3
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4fc:	6a21      	ldr	r1, [r4, #32]
 800a4fe:	4628      	mov	r0, r5
 800a500:	47b0      	blx	r6
 800a502:	1c43      	adds	r3, r0, #1
 800a504:	89a3      	ldrh	r3, [r4, #12]
 800a506:	d106      	bne.n	800a516 <__sflush_r+0x66>
 800a508:	6829      	ldr	r1, [r5, #0]
 800a50a:	291d      	cmp	r1, #29
 800a50c:	d82c      	bhi.n	800a568 <__sflush_r+0xb8>
 800a50e:	4a2a      	ldr	r2, [pc, #168]	; (800a5b8 <__sflush_r+0x108>)
 800a510:	40ca      	lsrs	r2, r1
 800a512:	07d6      	lsls	r6, r2, #31
 800a514:	d528      	bpl.n	800a568 <__sflush_r+0xb8>
 800a516:	2200      	movs	r2, #0
 800a518:	6062      	str	r2, [r4, #4]
 800a51a:	04d9      	lsls	r1, r3, #19
 800a51c:	6922      	ldr	r2, [r4, #16]
 800a51e:	6022      	str	r2, [r4, #0]
 800a520:	d504      	bpl.n	800a52c <__sflush_r+0x7c>
 800a522:	1c42      	adds	r2, r0, #1
 800a524:	d101      	bne.n	800a52a <__sflush_r+0x7a>
 800a526:	682b      	ldr	r3, [r5, #0]
 800a528:	b903      	cbnz	r3, 800a52c <__sflush_r+0x7c>
 800a52a:	6560      	str	r0, [r4, #84]	; 0x54
 800a52c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a52e:	602f      	str	r7, [r5, #0]
 800a530:	2900      	cmp	r1, #0
 800a532:	d0ca      	beq.n	800a4ca <__sflush_r+0x1a>
 800a534:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a538:	4299      	cmp	r1, r3
 800a53a:	d002      	beq.n	800a542 <__sflush_r+0x92>
 800a53c:	4628      	mov	r0, r5
 800a53e:	f7ff fa99 	bl	8009a74 <_free_r>
 800a542:	2000      	movs	r0, #0
 800a544:	6360      	str	r0, [r4, #52]	; 0x34
 800a546:	e7c1      	b.n	800a4cc <__sflush_r+0x1c>
 800a548:	6a21      	ldr	r1, [r4, #32]
 800a54a:	2301      	movs	r3, #1
 800a54c:	4628      	mov	r0, r5
 800a54e:	47b0      	blx	r6
 800a550:	1c41      	adds	r1, r0, #1
 800a552:	d1c7      	bne.n	800a4e4 <__sflush_r+0x34>
 800a554:	682b      	ldr	r3, [r5, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d0c4      	beq.n	800a4e4 <__sflush_r+0x34>
 800a55a:	2b1d      	cmp	r3, #29
 800a55c:	d001      	beq.n	800a562 <__sflush_r+0xb2>
 800a55e:	2b16      	cmp	r3, #22
 800a560:	d101      	bne.n	800a566 <__sflush_r+0xb6>
 800a562:	602f      	str	r7, [r5, #0]
 800a564:	e7b1      	b.n	800a4ca <__sflush_r+0x1a>
 800a566:	89a3      	ldrh	r3, [r4, #12]
 800a568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a56c:	81a3      	strh	r3, [r4, #12]
 800a56e:	e7ad      	b.n	800a4cc <__sflush_r+0x1c>
 800a570:	690f      	ldr	r7, [r1, #16]
 800a572:	2f00      	cmp	r7, #0
 800a574:	d0a9      	beq.n	800a4ca <__sflush_r+0x1a>
 800a576:	0793      	lsls	r3, r2, #30
 800a578:	680e      	ldr	r6, [r1, #0]
 800a57a:	bf08      	it	eq
 800a57c:	694b      	ldreq	r3, [r1, #20]
 800a57e:	600f      	str	r7, [r1, #0]
 800a580:	bf18      	it	ne
 800a582:	2300      	movne	r3, #0
 800a584:	eba6 0807 	sub.w	r8, r6, r7
 800a588:	608b      	str	r3, [r1, #8]
 800a58a:	f1b8 0f00 	cmp.w	r8, #0
 800a58e:	dd9c      	ble.n	800a4ca <__sflush_r+0x1a>
 800a590:	6a21      	ldr	r1, [r4, #32]
 800a592:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a594:	4643      	mov	r3, r8
 800a596:	463a      	mov	r2, r7
 800a598:	4628      	mov	r0, r5
 800a59a:	47b0      	blx	r6
 800a59c:	2800      	cmp	r0, #0
 800a59e:	dc06      	bgt.n	800a5ae <__sflush_r+0xfe>
 800a5a0:	89a3      	ldrh	r3, [r4, #12]
 800a5a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5a6:	81a3      	strh	r3, [r4, #12]
 800a5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ac:	e78e      	b.n	800a4cc <__sflush_r+0x1c>
 800a5ae:	4407      	add	r7, r0
 800a5b0:	eba8 0800 	sub.w	r8, r8, r0
 800a5b4:	e7e9      	b.n	800a58a <__sflush_r+0xda>
 800a5b6:	bf00      	nop
 800a5b8:	20400001 	.word	0x20400001

0800a5bc <_fflush_r>:
 800a5bc:	b538      	push	{r3, r4, r5, lr}
 800a5be:	690b      	ldr	r3, [r1, #16]
 800a5c0:	4605      	mov	r5, r0
 800a5c2:	460c      	mov	r4, r1
 800a5c4:	b913      	cbnz	r3, 800a5cc <_fflush_r+0x10>
 800a5c6:	2500      	movs	r5, #0
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	b118      	cbz	r0, 800a5d6 <_fflush_r+0x1a>
 800a5ce:	6983      	ldr	r3, [r0, #24]
 800a5d0:	b90b      	cbnz	r3, 800a5d6 <_fflush_r+0x1a>
 800a5d2:	f000 f887 	bl	800a6e4 <__sinit>
 800a5d6:	4b14      	ldr	r3, [pc, #80]	; (800a628 <_fflush_r+0x6c>)
 800a5d8:	429c      	cmp	r4, r3
 800a5da:	d11b      	bne.n	800a614 <_fflush_r+0x58>
 800a5dc:	686c      	ldr	r4, [r5, #4]
 800a5de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d0ef      	beq.n	800a5c6 <_fflush_r+0xa>
 800a5e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a5e8:	07d0      	lsls	r0, r2, #31
 800a5ea:	d404      	bmi.n	800a5f6 <_fflush_r+0x3a>
 800a5ec:	0599      	lsls	r1, r3, #22
 800a5ee:	d402      	bmi.n	800a5f6 <_fflush_r+0x3a>
 800a5f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5f2:	f000 f915 	bl	800a820 <__retarget_lock_acquire_recursive>
 800a5f6:	4628      	mov	r0, r5
 800a5f8:	4621      	mov	r1, r4
 800a5fa:	f7ff ff59 	bl	800a4b0 <__sflush_r>
 800a5fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a600:	07da      	lsls	r2, r3, #31
 800a602:	4605      	mov	r5, r0
 800a604:	d4e0      	bmi.n	800a5c8 <_fflush_r+0xc>
 800a606:	89a3      	ldrh	r3, [r4, #12]
 800a608:	059b      	lsls	r3, r3, #22
 800a60a:	d4dd      	bmi.n	800a5c8 <_fflush_r+0xc>
 800a60c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a60e:	f000 f908 	bl	800a822 <__retarget_lock_release_recursive>
 800a612:	e7d9      	b.n	800a5c8 <_fflush_r+0xc>
 800a614:	4b05      	ldr	r3, [pc, #20]	; (800a62c <_fflush_r+0x70>)
 800a616:	429c      	cmp	r4, r3
 800a618:	d101      	bne.n	800a61e <_fflush_r+0x62>
 800a61a:	68ac      	ldr	r4, [r5, #8]
 800a61c:	e7df      	b.n	800a5de <_fflush_r+0x22>
 800a61e:	4b04      	ldr	r3, [pc, #16]	; (800a630 <_fflush_r+0x74>)
 800a620:	429c      	cmp	r4, r3
 800a622:	bf08      	it	eq
 800a624:	68ec      	ldreq	r4, [r5, #12]
 800a626:	e7da      	b.n	800a5de <_fflush_r+0x22>
 800a628:	0800c3fc 	.word	0x0800c3fc
 800a62c:	0800c41c 	.word	0x0800c41c
 800a630:	0800c3dc 	.word	0x0800c3dc

0800a634 <std>:
 800a634:	2300      	movs	r3, #0
 800a636:	b510      	push	{r4, lr}
 800a638:	4604      	mov	r4, r0
 800a63a:	e9c0 3300 	strd	r3, r3, [r0]
 800a63e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a642:	6083      	str	r3, [r0, #8]
 800a644:	8181      	strh	r1, [r0, #12]
 800a646:	6643      	str	r3, [r0, #100]	; 0x64
 800a648:	81c2      	strh	r2, [r0, #14]
 800a64a:	6183      	str	r3, [r0, #24]
 800a64c:	4619      	mov	r1, r3
 800a64e:	2208      	movs	r2, #8
 800a650:	305c      	adds	r0, #92	; 0x5c
 800a652:	f7fb fdcd 	bl	80061f0 <memset>
 800a656:	4b05      	ldr	r3, [pc, #20]	; (800a66c <std+0x38>)
 800a658:	6263      	str	r3, [r4, #36]	; 0x24
 800a65a:	4b05      	ldr	r3, [pc, #20]	; (800a670 <std+0x3c>)
 800a65c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a65e:	4b05      	ldr	r3, [pc, #20]	; (800a674 <std+0x40>)
 800a660:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a662:	4b05      	ldr	r3, [pc, #20]	; (800a678 <std+0x44>)
 800a664:	6224      	str	r4, [r4, #32]
 800a666:	6323      	str	r3, [r4, #48]	; 0x30
 800a668:	bd10      	pop	{r4, pc}
 800a66a:	bf00      	nop
 800a66c:	0800a989 	.word	0x0800a989
 800a670:	0800a9ab 	.word	0x0800a9ab
 800a674:	0800a9e3 	.word	0x0800a9e3
 800a678:	0800aa07 	.word	0x0800aa07

0800a67c <_cleanup_r>:
 800a67c:	4901      	ldr	r1, [pc, #4]	; (800a684 <_cleanup_r+0x8>)
 800a67e:	f000 b8af 	b.w	800a7e0 <_fwalk_reent>
 800a682:	bf00      	nop
 800a684:	0800a5bd 	.word	0x0800a5bd

0800a688 <__sfmoreglue>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	2268      	movs	r2, #104	; 0x68
 800a68c:	1e4d      	subs	r5, r1, #1
 800a68e:	4355      	muls	r5, r2
 800a690:	460e      	mov	r6, r1
 800a692:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a696:	f7ff fa59 	bl	8009b4c <_malloc_r>
 800a69a:	4604      	mov	r4, r0
 800a69c:	b140      	cbz	r0, 800a6b0 <__sfmoreglue+0x28>
 800a69e:	2100      	movs	r1, #0
 800a6a0:	e9c0 1600 	strd	r1, r6, [r0]
 800a6a4:	300c      	adds	r0, #12
 800a6a6:	60a0      	str	r0, [r4, #8]
 800a6a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a6ac:	f7fb fda0 	bl	80061f0 <memset>
 800a6b0:	4620      	mov	r0, r4
 800a6b2:	bd70      	pop	{r4, r5, r6, pc}

0800a6b4 <__sfp_lock_acquire>:
 800a6b4:	4801      	ldr	r0, [pc, #4]	; (800a6bc <__sfp_lock_acquire+0x8>)
 800a6b6:	f000 b8b3 	b.w	800a820 <__retarget_lock_acquire_recursive>
 800a6ba:	bf00      	nop
 800a6bc:	2000038d 	.word	0x2000038d

0800a6c0 <__sfp_lock_release>:
 800a6c0:	4801      	ldr	r0, [pc, #4]	; (800a6c8 <__sfp_lock_release+0x8>)
 800a6c2:	f000 b8ae 	b.w	800a822 <__retarget_lock_release_recursive>
 800a6c6:	bf00      	nop
 800a6c8:	2000038d 	.word	0x2000038d

0800a6cc <__sinit_lock_acquire>:
 800a6cc:	4801      	ldr	r0, [pc, #4]	; (800a6d4 <__sinit_lock_acquire+0x8>)
 800a6ce:	f000 b8a7 	b.w	800a820 <__retarget_lock_acquire_recursive>
 800a6d2:	bf00      	nop
 800a6d4:	2000038e 	.word	0x2000038e

0800a6d8 <__sinit_lock_release>:
 800a6d8:	4801      	ldr	r0, [pc, #4]	; (800a6e0 <__sinit_lock_release+0x8>)
 800a6da:	f000 b8a2 	b.w	800a822 <__retarget_lock_release_recursive>
 800a6de:	bf00      	nop
 800a6e0:	2000038e 	.word	0x2000038e

0800a6e4 <__sinit>:
 800a6e4:	b510      	push	{r4, lr}
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	f7ff fff0 	bl	800a6cc <__sinit_lock_acquire>
 800a6ec:	69a3      	ldr	r3, [r4, #24]
 800a6ee:	b11b      	cbz	r3, 800a6f8 <__sinit+0x14>
 800a6f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6f4:	f7ff bff0 	b.w	800a6d8 <__sinit_lock_release>
 800a6f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a6fc:	6523      	str	r3, [r4, #80]	; 0x50
 800a6fe:	4b13      	ldr	r3, [pc, #76]	; (800a74c <__sinit+0x68>)
 800a700:	4a13      	ldr	r2, [pc, #76]	; (800a750 <__sinit+0x6c>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	62a2      	str	r2, [r4, #40]	; 0x28
 800a706:	42a3      	cmp	r3, r4
 800a708:	bf04      	itt	eq
 800a70a:	2301      	moveq	r3, #1
 800a70c:	61a3      	streq	r3, [r4, #24]
 800a70e:	4620      	mov	r0, r4
 800a710:	f000 f820 	bl	800a754 <__sfp>
 800a714:	6060      	str	r0, [r4, #4]
 800a716:	4620      	mov	r0, r4
 800a718:	f000 f81c 	bl	800a754 <__sfp>
 800a71c:	60a0      	str	r0, [r4, #8]
 800a71e:	4620      	mov	r0, r4
 800a720:	f000 f818 	bl	800a754 <__sfp>
 800a724:	2200      	movs	r2, #0
 800a726:	60e0      	str	r0, [r4, #12]
 800a728:	2104      	movs	r1, #4
 800a72a:	6860      	ldr	r0, [r4, #4]
 800a72c:	f7ff ff82 	bl	800a634 <std>
 800a730:	68a0      	ldr	r0, [r4, #8]
 800a732:	2201      	movs	r2, #1
 800a734:	2109      	movs	r1, #9
 800a736:	f7ff ff7d 	bl	800a634 <std>
 800a73a:	68e0      	ldr	r0, [r4, #12]
 800a73c:	2202      	movs	r2, #2
 800a73e:	2112      	movs	r1, #18
 800a740:	f7ff ff78 	bl	800a634 <std>
 800a744:	2301      	movs	r3, #1
 800a746:	61a3      	str	r3, [r4, #24]
 800a748:	e7d2      	b.n	800a6f0 <__sinit+0xc>
 800a74a:	bf00      	nop
 800a74c:	0800bf98 	.word	0x0800bf98
 800a750:	0800a67d 	.word	0x0800a67d

0800a754 <__sfp>:
 800a754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a756:	4607      	mov	r7, r0
 800a758:	f7ff ffac 	bl	800a6b4 <__sfp_lock_acquire>
 800a75c:	4b1e      	ldr	r3, [pc, #120]	; (800a7d8 <__sfp+0x84>)
 800a75e:	681e      	ldr	r6, [r3, #0]
 800a760:	69b3      	ldr	r3, [r6, #24]
 800a762:	b913      	cbnz	r3, 800a76a <__sfp+0x16>
 800a764:	4630      	mov	r0, r6
 800a766:	f7ff ffbd 	bl	800a6e4 <__sinit>
 800a76a:	3648      	adds	r6, #72	; 0x48
 800a76c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a770:	3b01      	subs	r3, #1
 800a772:	d503      	bpl.n	800a77c <__sfp+0x28>
 800a774:	6833      	ldr	r3, [r6, #0]
 800a776:	b30b      	cbz	r3, 800a7bc <__sfp+0x68>
 800a778:	6836      	ldr	r6, [r6, #0]
 800a77a:	e7f7      	b.n	800a76c <__sfp+0x18>
 800a77c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a780:	b9d5      	cbnz	r5, 800a7b8 <__sfp+0x64>
 800a782:	4b16      	ldr	r3, [pc, #88]	; (800a7dc <__sfp+0x88>)
 800a784:	60e3      	str	r3, [r4, #12]
 800a786:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a78a:	6665      	str	r5, [r4, #100]	; 0x64
 800a78c:	f000 f847 	bl	800a81e <__retarget_lock_init_recursive>
 800a790:	f7ff ff96 	bl	800a6c0 <__sfp_lock_release>
 800a794:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a798:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a79c:	6025      	str	r5, [r4, #0]
 800a79e:	61a5      	str	r5, [r4, #24]
 800a7a0:	2208      	movs	r2, #8
 800a7a2:	4629      	mov	r1, r5
 800a7a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a7a8:	f7fb fd22 	bl	80061f0 <memset>
 800a7ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a7b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a7b4:	4620      	mov	r0, r4
 800a7b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7b8:	3468      	adds	r4, #104	; 0x68
 800a7ba:	e7d9      	b.n	800a770 <__sfp+0x1c>
 800a7bc:	2104      	movs	r1, #4
 800a7be:	4638      	mov	r0, r7
 800a7c0:	f7ff ff62 	bl	800a688 <__sfmoreglue>
 800a7c4:	4604      	mov	r4, r0
 800a7c6:	6030      	str	r0, [r6, #0]
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	d1d5      	bne.n	800a778 <__sfp+0x24>
 800a7cc:	f7ff ff78 	bl	800a6c0 <__sfp_lock_release>
 800a7d0:	230c      	movs	r3, #12
 800a7d2:	603b      	str	r3, [r7, #0]
 800a7d4:	e7ee      	b.n	800a7b4 <__sfp+0x60>
 800a7d6:	bf00      	nop
 800a7d8:	0800bf98 	.word	0x0800bf98
 800a7dc:	ffff0001 	.word	0xffff0001

0800a7e0 <_fwalk_reent>:
 800a7e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7e4:	4606      	mov	r6, r0
 800a7e6:	4688      	mov	r8, r1
 800a7e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a7ec:	2700      	movs	r7, #0
 800a7ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a7f2:	f1b9 0901 	subs.w	r9, r9, #1
 800a7f6:	d505      	bpl.n	800a804 <_fwalk_reent+0x24>
 800a7f8:	6824      	ldr	r4, [r4, #0]
 800a7fa:	2c00      	cmp	r4, #0
 800a7fc:	d1f7      	bne.n	800a7ee <_fwalk_reent+0xe>
 800a7fe:	4638      	mov	r0, r7
 800a800:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a804:	89ab      	ldrh	r3, [r5, #12]
 800a806:	2b01      	cmp	r3, #1
 800a808:	d907      	bls.n	800a81a <_fwalk_reent+0x3a>
 800a80a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a80e:	3301      	adds	r3, #1
 800a810:	d003      	beq.n	800a81a <_fwalk_reent+0x3a>
 800a812:	4629      	mov	r1, r5
 800a814:	4630      	mov	r0, r6
 800a816:	47c0      	blx	r8
 800a818:	4307      	orrs	r7, r0
 800a81a:	3568      	adds	r5, #104	; 0x68
 800a81c:	e7e9      	b.n	800a7f2 <_fwalk_reent+0x12>

0800a81e <__retarget_lock_init_recursive>:
 800a81e:	4770      	bx	lr

0800a820 <__retarget_lock_acquire_recursive>:
 800a820:	4770      	bx	lr

0800a822 <__retarget_lock_release_recursive>:
 800a822:	4770      	bx	lr

0800a824 <__swhatbuf_r>:
 800a824:	b570      	push	{r4, r5, r6, lr}
 800a826:	460e      	mov	r6, r1
 800a828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a82c:	2900      	cmp	r1, #0
 800a82e:	b096      	sub	sp, #88	; 0x58
 800a830:	4614      	mov	r4, r2
 800a832:	461d      	mov	r5, r3
 800a834:	da08      	bge.n	800a848 <__swhatbuf_r+0x24>
 800a836:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a83a:	2200      	movs	r2, #0
 800a83c:	602a      	str	r2, [r5, #0]
 800a83e:	061a      	lsls	r2, r3, #24
 800a840:	d410      	bmi.n	800a864 <__swhatbuf_r+0x40>
 800a842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a846:	e00e      	b.n	800a866 <__swhatbuf_r+0x42>
 800a848:	466a      	mov	r2, sp
 800a84a:	f000 f903 	bl	800aa54 <_fstat_r>
 800a84e:	2800      	cmp	r0, #0
 800a850:	dbf1      	blt.n	800a836 <__swhatbuf_r+0x12>
 800a852:	9a01      	ldr	r2, [sp, #4]
 800a854:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a858:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a85c:	425a      	negs	r2, r3
 800a85e:	415a      	adcs	r2, r3
 800a860:	602a      	str	r2, [r5, #0]
 800a862:	e7ee      	b.n	800a842 <__swhatbuf_r+0x1e>
 800a864:	2340      	movs	r3, #64	; 0x40
 800a866:	2000      	movs	r0, #0
 800a868:	6023      	str	r3, [r4, #0]
 800a86a:	b016      	add	sp, #88	; 0x58
 800a86c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a870 <__smakebuf_r>:
 800a870:	898b      	ldrh	r3, [r1, #12]
 800a872:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a874:	079d      	lsls	r5, r3, #30
 800a876:	4606      	mov	r6, r0
 800a878:	460c      	mov	r4, r1
 800a87a:	d507      	bpl.n	800a88c <__smakebuf_r+0x1c>
 800a87c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a880:	6023      	str	r3, [r4, #0]
 800a882:	6123      	str	r3, [r4, #16]
 800a884:	2301      	movs	r3, #1
 800a886:	6163      	str	r3, [r4, #20]
 800a888:	b002      	add	sp, #8
 800a88a:	bd70      	pop	{r4, r5, r6, pc}
 800a88c:	ab01      	add	r3, sp, #4
 800a88e:	466a      	mov	r2, sp
 800a890:	f7ff ffc8 	bl	800a824 <__swhatbuf_r>
 800a894:	9900      	ldr	r1, [sp, #0]
 800a896:	4605      	mov	r5, r0
 800a898:	4630      	mov	r0, r6
 800a89a:	f7ff f957 	bl	8009b4c <_malloc_r>
 800a89e:	b948      	cbnz	r0, 800a8b4 <__smakebuf_r+0x44>
 800a8a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8a4:	059a      	lsls	r2, r3, #22
 800a8a6:	d4ef      	bmi.n	800a888 <__smakebuf_r+0x18>
 800a8a8:	f023 0303 	bic.w	r3, r3, #3
 800a8ac:	f043 0302 	orr.w	r3, r3, #2
 800a8b0:	81a3      	strh	r3, [r4, #12]
 800a8b2:	e7e3      	b.n	800a87c <__smakebuf_r+0xc>
 800a8b4:	4b0d      	ldr	r3, [pc, #52]	; (800a8ec <__smakebuf_r+0x7c>)
 800a8b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a8b8:	89a3      	ldrh	r3, [r4, #12]
 800a8ba:	6020      	str	r0, [r4, #0]
 800a8bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8c0:	81a3      	strh	r3, [r4, #12]
 800a8c2:	9b00      	ldr	r3, [sp, #0]
 800a8c4:	6163      	str	r3, [r4, #20]
 800a8c6:	9b01      	ldr	r3, [sp, #4]
 800a8c8:	6120      	str	r0, [r4, #16]
 800a8ca:	b15b      	cbz	r3, 800a8e4 <__smakebuf_r+0x74>
 800a8cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8d0:	4630      	mov	r0, r6
 800a8d2:	f000 f8d1 	bl	800aa78 <_isatty_r>
 800a8d6:	b128      	cbz	r0, 800a8e4 <__smakebuf_r+0x74>
 800a8d8:	89a3      	ldrh	r3, [r4, #12]
 800a8da:	f023 0303 	bic.w	r3, r3, #3
 800a8de:	f043 0301 	orr.w	r3, r3, #1
 800a8e2:	81a3      	strh	r3, [r4, #12]
 800a8e4:	89a0      	ldrh	r0, [r4, #12]
 800a8e6:	4305      	orrs	r5, r0
 800a8e8:	81a5      	strh	r5, [r4, #12]
 800a8ea:	e7cd      	b.n	800a888 <__smakebuf_r+0x18>
 800a8ec:	0800a67d 	.word	0x0800a67d

0800a8f0 <_malloc_usable_size_r>:
 800a8f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8f4:	1f18      	subs	r0, r3, #4
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	bfbc      	itt	lt
 800a8fa:	580b      	ldrlt	r3, [r1, r0]
 800a8fc:	18c0      	addlt	r0, r0, r3
 800a8fe:	4770      	bx	lr

0800a900 <_raise_r>:
 800a900:	291f      	cmp	r1, #31
 800a902:	b538      	push	{r3, r4, r5, lr}
 800a904:	4604      	mov	r4, r0
 800a906:	460d      	mov	r5, r1
 800a908:	d904      	bls.n	800a914 <_raise_r+0x14>
 800a90a:	2316      	movs	r3, #22
 800a90c:	6003      	str	r3, [r0, #0]
 800a90e:	f04f 30ff 	mov.w	r0, #4294967295
 800a912:	bd38      	pop	{r3, r4, r5, pc}
 800a914:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a916:	b112      	cbz	r2, 800a91e <_raise_r+0x1e>
 800a918:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a91c:	b94b      	cbnz	r3, 800a932 <_raise_r+0x32>
 800a91e:	4620      	mov	r0, r4
 800a920:	f000 f830 	bl	800a984 <_getpid_r>
 800a924:	462a      	mov	r2, r5
 800a926:	4601      	mov	r1, r0
 800a928:	4620      	mov	r0, r4
 800a92a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a92e:	f000 b817 	b.w	800a960 <_kill_r>
 800a932:	2b01      	cmp	r3, #1
 800a934:	d00a      	beq.n	800a94c <_raise_r+0x4c>
 800a936:	1c59      	adds	r1, r3, #1
 800a938:	d103      	bne.n	800a942 <_raise_r+0x42>
 800a93a:	2316      	movs	r3, #22
 800a93c:	6003      	str	r3, [r0, #0]
 800a93e:	2001      	movs	r0, #1
 800a940:	e7e7      	b.n	800a912 <_raise_r+0x12>
 800a942:	2400      	movs	r4, #0
 800a944:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a948:	4628      	mov	r0, r5
 800a94a:	4798      	blx	r3
 800a94c:	2000      	movs	r0, #0
 800a94e:	e7e0      	b.n	800a912 <_raise_r+0x12>

0800a950 <raise>:
 800a950:	4b02      	ldr	r3, [pc, #8]	; (800a95c <raise+0xc>)
 800a952:	4601      	mov	r1, r0
 800a954:	6818      	ldr	r0, [r3, #0]
 800a956:	f7ff bfd3 	b.w	800a900 <_raise_r>
 800a95a:	bf00      	nop
 800a95c:	20000010 	.word	0x20000010

0800a960 <_kill_r>:
 800a960:	b538      	push	{r3, r4, r5, lr}
 800a962:	4d07      	ldr	r5, [pc, #28]	; (800a980 <_kill_r+0x20>)
 800a964:	2300      	movs	r3, #0
 800a966:	4604      	mov	r4, r0
 800a968:	4608      	mov	r0, r1
 800a96a:	4611      	mov	r1, r2
 800a96c:	602b      	str	r3, [r5, #0]
 800a96e:	f7f7 f92b 	bl	8001bc8 <_kill>
 800a972:	1c43      	adds	r3, r0, #1
 800a974:	d102      	bne.n	800a97c <_kill_r+0x1c>
 800a976:	682b      	ldr	r3, [r5, #0]
 800a978:	b103      	cbz	r3, 800a97c <_kill_r+0x1c>
 800a97a:	6023      	str	r3, [r4, #0]
 800a97c:	bd38      	pop	{r3, r4, r5, pc}
 800a97e:	bf00      	nop
 800a980:	20000388 	.word	0x20000388

0800a984 <_getpid_r>:
 800a984:	f7f7 b918 	b.w	8001bb8 <_getpid>

0800a988 <__sread>:
 800a988:	b510      	push	{r4, lr}
 800a98a:	460c      	mov	r4, r1
 800a98c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a990:	f000 f894 	bl	800aabc <_read_r>
 800a994:	2800      	cmp	r0, #0
 800a996:	bfab      	itete	ge
 800a998:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a99a:	89a3      	ldrhlt	r3, [r4, #12]
 800a99c:	181b      	addge	r3, r3, r0
 800a99e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a9a2:	bfac      	ite	ge
 800a9a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a9a6:	81a3      	strhlt	r3, [r4, #12]
 800a9a8:	bd10      	pop	{r4, pc}

0800a9aa <__swrite>:
 800a9aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ae:	461f      	mov	r7, r3
 800a9b0:	898b      	ldrh	r3, [r1, #12]
 800a9b2:	05db      	lsls	r3, r3, #23
 800a9b4:	4605      	mov	r5, r0
 800a9b6:	460c      	mov	r4, r1
 800a9b8:	4616      	mov	r6, r2
 800a9ba:	d505      	bpl.n	800a9c8 <__swrite+0x1e>
 800a9bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9c0:	2302      	movs	r3, #2
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f000 f868 	bl	800aa98 <_lseek_r>
 800a9c8:	89a3      	ldrh	r3, [r4, #12]
 800a9ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9d2:	81a3      	strh	r3, [r4, #12]
 800a9d4:	4632      	mov	r2, r6
 800a9d6:	463b      	mov	r3, r7
 800a9d8:	4628      	mov	r0, r5
 800a9da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9de:	f000 b817 	b.w	800aa10 <_write_r>

0800a9e2 <__sseek>:
 800a9e2:	b510      	push	{r4, lr}
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ea:	f000 f855 	bl	800aa98 <_lseek_r>
 800a9ee:	1c43      	adds	r3, r0, #1
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	bf15      	itete	ne
 800a9f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a9f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a9fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a9fe:	81a3      	strheq	r3, [r4, #12]
 800aa00:	bf18      	it	ne
 800aa02:	81a3      	strhne	r3, [r4, #12]
 800aa04:	bd10      	pop	{r4, pc}

0800aa06 <__sclose>:
 800aa06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa0a:	f000 b813 	b.w	800aa34 <_close_r>
	...

0800aa10 <_write_r>:
 800aa10:	b538      	push	{r3, r4, r5, lr}
 800aa12:	4d07      	ldr	r5, [pc, #28]	; (800aa30 <_write_r+0x20>)
 800aa14:	4604      	mov	r4, r0
 800aa16:	4608      	mov	r0, r1
 800aa18:	4611      	mov	r1, r2
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	602a      	str	r2, [r5, #0]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	f7f7 f909 	bl	8001c36 <_write>
 800aa24:	1c43      	adds	r3, r0, #1
 800aa26:	d102      	bne.n	800aa2e <_write_r+0x1e>
 800aa28:	682b      	ldr	r3, [r5, #0]
 800aa2a:	b103      	cbz	r3, 800aa2e <_write_r+0x1e>
 800aa2c:	6023      	str	r3, [r4, #0]
 800aa2e:	bd38      	pop	{r3, r4, r5, pc}
 800aa30:	20000388 	.word	0x20000388

0800aa34 <_close_r>:
 800aa34:	b538      	push	{r3, r4, r5, lr}
 800aa36:	4d06      	ldr	r5, [pc, #24]	; (800aa50 <_close_r+0x1c>)
 800aa38:	2300      	movs	r3, #0
 800aa3a:	4604      	mov	r4, r0
 800aa3c:	4608      	mov	r0, r1
 800aa3e:	602b      	str	r3, [r5, #0]
 800aa40:	f7f7 f915 	bl	8001c6e <_close>
 800aa44:	1c43      	adds	r3, r0, #1
 800aa46:	d102      	bne.n	800aa4e <_close_r+0x1a>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	b103      	cbz	r3, 800aa4e <_close_r+0x1a>
 800aa4c:	6023      	str	r3, [r4, #0]
 800aa4e:	bd38      	pop	{r3, r4, r5, pc}
 800aa50:	20000388 	.word	0x20000388

0800aa54 <_fstat_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4d07      	ldr	r5, [pc, #28]	; (800aa74 <_fstat_r+0x20>)
 800aa58:	2300      	movs	r3, #0
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	4608      	mov	r0, r1
 800aa5e:	4611      	mov	r1, r2
 800aa60:	602b      	str	r3, [r5, #0]
 800aa62:	f7f7 f910 	bl	8001c86 <_fstat>
 800aa66:	1c43      	adds	r3, r0, #1
 800aa68:	d102      	bne.n	800aa70 <_fstat_r+0x1c>
 800aa6a:	682b      	ldr	r3, [r5, #0]
 800aa6c:	b103      	cbz	r3, 800aa70 <_fstat_r+0x1c>
 800aa6e:	6023      	str	r3, [r4, #0]
 800aa70:	bd38      	pop	{r3, r4, r5, pc}
 800aa72:	bf00      	nop
 800aa74:	20000388 	.word	0x20000388

0800aa78 <_isatty_r>:
 800aa78:	b538      	push	{r3, r4, r5, lr}
 800aa7a:	4d06      	ldr	r5, [pc, #24]	; (800aa94 <_isatty_r+0x1c>)
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	4604      	mov	r4, r0
 800aa80:	4608      	mov	r0, r1
 800aa82:	602b      	str	r3, [r5, #0]
 800aa84:	f7f7 f90f 	bl	8001ca6 <_isatty>
 800aa88:	1c43      	adds	r3, r0, #1
 800aa8a:	d102      	bne.n	800aa92 <_isatty_r+0x1a>
 800aa8c:	682b      	ldr	r3, [r5, #0]
 800aa8e:	b103      	cbz	r3, 800aa92 <_isatty_r+0x1a>
 800aa90:	6023      	str	r3, [r4, #0]
 800aa92:	bd38      	pop	{r3, r4, r5, pc}
 800aa94:	20000388 	.word	0x20000388

0800aa98 <_lseek_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4d07      	ldr	r5, [pc, #28]	; (800aab8 <_lseek_r+0x20>)
 800aa9c:	4604      	mov	r4, r0
 800aa9e:	4608      	mov	r0, r1
 800aaa0:	4611      	mov	r1, r2
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	602a      	str	r2, [r5, #0]
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	f7f7 f908 	bl	8001cbc <_lseek>
 800aaac:	1c43      	adds	r3, r0, #1
 800aaae:	d102      	bne.n	800aab6 <_lseek_r+0x1e>
 800aab0:	682b      	ldr	r3, [r5, #0]
 800aab2:	b103      	cbz	r3, 800aab6 <_lseek_r+0x1e>
 800aab4:	6023      	str	r3, [r4, #0]
 800aab6:	bd38      	pop	{r3, r4, r5, pc}
 800aab8:	20000388 	.word	0x20000388

0800aabc <_read_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	4d07      	ldr	r5, [pc, #28]	; (800aadc <_read_r+0x20>)
 800aac0:	4604      	mov	r4, r0
 800aac2:	4608      	mov	r0, r1
 800aac4:	4611      	mov	r1, r2
 800aac6:	2200      	movs	r2, #0
 800aac8:	602a      	str	r2, [r5, #0]
 800aaca:	461a      	mov	r2, r3
 800aacc:	f7f7 f896 	bl	8001bfc <_read>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_read_r+0x1e>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	b103      	cbz	r3, 800aada <_read_r+0x1e>
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	20000388 	.word	0x20000388

0800aae0 <round>:
 800aae0:	ec51 0b10 	vmov	r0, r1, d0
 800aae4:	b570      	push	{r4, r5, r6, lr}
 800aae6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800aaea:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800aaee:	2c13      	cmp	r4, #19
 800aaf0:	ee10 2a10 	vmov	r2, s0
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	dc19      	bgt.n	800ab2c <round+0x4c>
 800aaf8:	2c00      	cmp	r4, #0
 800aafa:	da09      	bge.n	800ab10 <round+0x30>
 800aafc:	3401      	adds	r4, #1
 800aafe:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ab02:	d103      	bne.n	800ab0c <round+0x2c>
 800ab04:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ab08:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	e028      	b.n	800ab62 <round+0x82>
 800ab10:	4d15      	ldr	r5, [pc, #84]	; (800ab68 <round+0x88>)
 800ab12:	4125      	asrs	r5, r4
 800ab14:	ea01 0605 	and.w	r6, r1, r5
 800ab18:	4332      	orrs	r2, r6
 800ab1a:	d00e      	beq.n	800ab3a <round+0x5a>
 800ab1c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ab20:	fa42 f404 	asr.w	r4, r2, r4
 800ab24:	4423      	add	r3, r4
 800ab26:	ea23 0305 	bic.w	r3, r3, r5
 800ab2a:	e7ef      	b.n	800ab0c <round+0x2c>
 800ab2c:	2c33      	cmp	r4, #51	; 0x33
 800ab2e:	dd07      	ble.n	800ab40 <round+0x60>
 800ab30:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ab34:	d101      	bne.n	800ab3a <round+0x5a>
 800ab36:	f7f5 fba9 	bl	800028c <__adddf3>
 800ab3a:	ec41 0b10 	vmov	d0, r0, r1
 800ab3e:	bd70      	pop	{r4, r5, r6, pc}
 800ab40:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800ab44:	f04f 35ff 	mov.w	r5, #4294967295
 800ab48:	40f5      	lsrs	r5, r6
 800ab4a:	4228      	tst	r0, r5
 800ab4c:	d0f5      	beq.n	800ab3a <round+0x5a>
 800ab4e:	2101      	movs	r1, #1
 800ab50:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800ab54:	fa01 f404 	lsl.w	r4, r1, r4
 800ab58:	1912      	adds	r2, r2, r4
 800ab5a:	bf28      	it	cs
 800ab5c:	185b      	addcs	r3, r3, r1
 800ab5e:	ea22 0205 	bic.w	r2, r2, r5
 800ab62:	4619      	mov	r1, r3
 800ab64:	4610      	mov	r0, r2
 800ab66:	e7e8      	b.n	800ab3a <round+0x5a>
 800ab68:	000fffff 	.word	0x000fffff

0800ab6c <atanf>:
 800ab6c:	b538      	push	{r3, r4, r5, lr}
 800ab6e:	ee10 5a10 	vmov	r5, s0
 800ab72:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800ab76:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800ab7a:	eef0 7a40 	vmov.f32	s15, s0
 800ab7e:	db10      	blt.n	800aba2 <atanf+0x36>
 800ab80:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800ab84:	dd04      	ble.n	800ab90 <atanf+0x24>
 800ab86:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ab8a:	eeb0 0a67 	vmov.f32	s0, s15
 800ab8e:	bd38      	pop	{r3, r4, r5, pc}
 800ab90:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800acc8 <atanf+0x15c>
 800ab94:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800accc <atanf+0x160>
 800ab98:	2d00      	cmp	r5, #0
 800ab9a:	bfd8      	it	le
 800ab9c:	eef0 7a40 	vmovle.f32	s15, s0
 800aba0:	e7f3      	b.n	800ab8a <atanf+0x1e>
 800aba2:	4b4b      	ldr	r3, [pc, #300]	; (800acd0 <atanf+0x164>)
 800aba4:	429c      	cmp	r4, r3
 800aba6:	dc10      	bgt.n	800abca <atanf+0x5e>
 800aba8:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800abac:	da0a      	bge.n	800abc4 <atanf+0x58>
 800abae:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800acd4 <atanf+0x168>
 800abb2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800abb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abba:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800abbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abc2:	dce2      	bgt.n	800ab8a <atanf+0x1e>
 800abc4:	f04f 33ff 	mov.w	r3, #4294967295
 800abc8:	e013      	b.n	800abf2 <atanf+0x86>
 800abca:	f000 f8e7 	bl	800ad9c <fabsf>
 800abce:	4b42      	ldr	r3, [pc, #264]	; (800acd8 <atanf+0x16c>)
 800abd0:	429c      	cmp	r4, r3
 800abd2:	dc4f      	bgt.n	800ac74 <atanf+0x108>
 800abd4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800abd8:	429c      	cmp	r4, r3
 800abda:	dc41      	bgt.n	800ac60 <atanf+0xf4>
 800abdc:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800abe0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800abe4:	eea0 7a27 	vfma.f32	s14, s0, s15
 800abe8:	2300      	movs	r3, #0
 800abea:	ee30 0a27 	vadd.f32	s0, s0, s15
 800abee:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800abf2:	1c5a      	adds	r2, r3, #1
 800abf4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800abf8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800acdc <atanf+0x170>
 800abfc:	eddf 5a38 	vldr	s11, [pc, #224]	; 800ace0 <atanf+0x174>
 800ac00:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800ace4 <atanf+0x178>
 800ac04:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ac08:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ac0c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800ace8 <atanf+0x17c>
 800ac10:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac14:	eddf 5a35 	vldr	s11, [pc, #212]	; 800acec <atanf+0x180>
 800ac18:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ac1c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800acf0 <atanf+0x184>
 800ac20:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac24:	eddf 5a33 	vldr	s11, [pc, #204]	; 800acf4 <atanf+0x188>
 800ac28:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ac2c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800acf8 <atanf+0x18c>
 800ac30:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ac34:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800acfc <atanf+0x190>
 800ac38:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ac3c:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800ad00 <atanf+0x194>
 800ac40:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ac44:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800ad04 <atanf+0x198>
 800ac48:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ac4c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac50:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ac54:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ac58:	d121      	bne.n	800ac9e <atanf+0x132>
 800ac5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac5e:	e794      	b.n	800ab8a <atanf+0x1e>
 800ac60:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ac64:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ac68:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac72:	e7be      	b.n	800abf2 <atanf+0x86>
 800ac74:	4b24      	ldr	r3, [pc, #144]	; (800ad08 <atanf+0x19c>)
 800ac76:	429c      	cmp	r4, r3
 800ac78:	dc0b      	bgt.n	800ac92 <atanf+0x126>
 800ac7a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800ac7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac82:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ac86:	2302      	movs	r3, #2
 800ac88:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ac8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac90:	e7af      	b.n	800abf2 <atanf+0x86>
 800ac92:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ac96:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac9a:	2303      	movs	r3, #3
 800ac9c:	e7a9      	b.n	800abf2 <atanf+0x86>
 800ac9e:	4a1b      	ldr	r2, [pc, #108]	; (800ad0c <atanf+0x1a0>)
 800aca0:	491b      	ldr	r1, [pc, #108]	; (800ad10 <atanf+0x1a4>)
 800aca2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800aca6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800acaa:	ed93 0a00 	vldr	s0, [r3]
 800acae:	ee37 7a40 	vsub.f32	s14, s14, s0
 800acb2:	ed92 0a00 	vldr	s0, [r2]
 800acb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acba:	2d00      	cmp	r5, #0
 800acbc:	ee70 7a67 	vsub.f32	s15, s0, s15
 800acc0:	bfb8      	it	lt
 800acc2:	eef1 7a67 	vneglt.f32	s15, s15
 800acc6:	e760      	b.n	800ab8a <atanf+0x1e>
 800acc8:	3fc90fdb 	.word	0x3fc90fdb
 800accc:	bfc90fdb 	.word	0xbfc90fdb
 800acd0:	3edfffff 	.word	0x3edfffff
 800acd4:	7149f2ca 	.word	0x7149f2ca
 800acd8:	3f97ffff 	.word	0x3f97ffff
 800acdc:	3c8569d7 	.word	0x3c8569d7
 800ace0:	3d4bda59 	.word	0x3d4bda59
 800ace4:	bd6ef16b 	.word	0xbd6ef16b
 800ace8:	3d886b35 	.word	0x3d886b35
 800acec:	3dba2e6e 	.word	0x3dba2e6e
 800acf0:	3e124925 	.word	0x3e124925
 800acf4:	3eaaaaab 	.word	0x3eaaaaab
 800acf8:	bd15a221 	.word	0xbd15a221
 800acfc:	bd9d8795 	.word	0xbd9d8795
 800ad00:	bde38e38 	.word	0xbde38e38
 800ad04:	be4ccccd 	.word	0xbe4ccccd
 800ad08:	401bffff 	.word	0x401bffff
 800ad0c:	0800c43c 	.word	0x0800c43c
 800ad10:	0800c44c 	.word	0x0800c44c

0800ad14 <cosf>:
 800ad14:	ee10 3a10 	vmov	r3, s0
 800ad18:	b507      	push	{r0, r1, r2, lr}
 800ad1a:	4a1e      	ldr	r2, [pc, #120]	; (800ad94 <cosf+0x80>)
 800ad1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad20:	4293      	cmp	r3, r2
 800ad22:	dc06      	bgt.n	800ad32 <cosf+0x1e>
 800ad24:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800ad98 <cosf+0x84>
 800ad28:	b003      	add	sp, #12
 800ad2a:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad2e:	f000 bd07 	b.w	800b740 <__kernel_cosf>
 800ad32:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ad36:	db04      	blt.n	800ad42 <cosf+0x2e>
 800ad38:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ad3c:	b003      	add	sp, #12
 800ad3e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad42:	4668      	mov	r0, sp
 800ad44:	f000 fbbc 	bl	800b4c0 <__ieee754_rem_pio2f>
 800ad48:	f000 0003 	and.w	r0, r0, #3
 800ad4c:	2801      	cmp	r0, #1
 800ad4e:	d009      	beq.n	800ad64 <cosf+0x50>
 800ad50:	2802      	cmp	r0, #2
 800ad52:	d010      	beq.n	800ad76 <cosf+0x62>
 800ad54:	b9b0      	cbnz	r0, 800ad84 <cosf+0x70>
 800ad56:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad5a:	ed9d 0a00 	vldr	s0, [sp]
 800ad5e:	f000 fcef 	bl	800b740 <__kernel_cosf>
 800ad62:	e7eb      	b.n	800ad3c <cosf+0x28>
 800ad64:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad68:	ed9d 0a00 	vldr	s0, [sp]
 800ad6c:	f000 ffbe 	bl	800bcec <__kernel_sinf>
 800ad70:	eeb1 0a40 	vneg.f32	s0, s0
 800ad74:	e7e2      	b.n	800ad3c <cosf+0x28>
 800ad76:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad7a:	ed9d 0a00 	vldr	s0, [sp]
 800ad7e:	f000 fcdf 	bl	800b740 <__kernel_cosf>
 800ad82:	e7f5      	b.n	800ad70 <cosf+0x5c>
 800ad84:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad88:	ed9d 0a00 	vldr	s0, [sp]
 800ad8c:	2001      	movs	r0, #1
 800ad8e:	f000 ffad 	bl	800bcec <__kernel_sinf>
 800ad92:	e7d3      	b.n	800ad3c <cosf+0x28>
 800ad94:	3f490fd8 	.word	0x3f490fd8
 800ad98:	00000000 	.word	0x00000000

0800ad9c <fabsf>:
 800ad9c:	ee10 3a10 	vmov	r3, s0
 800ada0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ada4:	ee00 3a10 	vmov	s0, r3
 800ada8:	4770      	bx	lr
	...

0800adac <sinf>:
 800adac:	ee10 3a10 	vmov	r3, s0
 800adb0:	b507      	push	{r0, r1, r2, lr}
 800adb2:	4a1f      	ldr	r2, [pc, #124]	; (800ae30 <sinf+0x84>)
 800adb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adb8:	4293      	cmp	r3, r2
 800adba:	dc07      	bgt.n	800adcc <sinf+0x20>
 800adbc:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800ae34 <sinf+0x88>
 800adc0:	2000      	movs	r0, #0
 800adc2:	b003      	add	sp, #12
 800adc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800adc8:	f000 bf90 	b.w	800bcec <__kernel_sinf>
 800adcc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800add0:	db04      	blt.n	800addc <sinf+0x30>
 800add2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800add6:	b003      	add	sp, #12
 800add8:	f85d fb04 	ldr.w	pc, [sp], #4
 800addc:	4668      	mov	r0, sp
 800adde:	f000 fb6f 	bl	800b4c0 <__ieee754_rem_pio2f>
 800ade2:	f000 0003 	and.w	r0, r0, #3
 800ade6:	2801      	cmp	r0, #1
 800ade8:	d00a      	beq.n	800ae00 <sinf+0x54>
 800adea:	2802      	cmp	r0, #2
 800adec:	d00f      	beq.n	800ae0e <sinf+0x62>
 800adee:	b9c0      	cbnz	r0, 800ae22 <sinf+0x76>
 800adf0:	eddd 0a01 	vldr	s1, [sp, #4]
 800adf4:	ed9d 0a00 	vldr	s0, [sp]
 800adf8:	2001      	movs	r0, #1
 800adfa:	f000 ff77 	bl	800bcec <__kernel_sinf>
 800adfe:	e7ea      	b.n	800add6 <sinf+0x2a>
 800ae00:	eddd 0a01 	vldr	s1, [sp, #4]
 800ae04:	ed9d 0a00 	vldr	s0, [sp]
 800ae08:	f000 fc9a 	bl	800b740 <__kernel_cosf>
 800ae0c:	e7e3      	b.n	800add6 <sinf+0x2a>
 800ae0e:	eddd 0a01 	vldr	s1, [sp, #4]
 800ae12:	ed9d 0a00 	vldr	s0, [sp]
 800ae16:	2001      	movs	r0, #1
 800ae18:	f000 ff68 	bl	800bcec <__kernel_sinf>
 800ae1c:	eeb1 0a40 	vneg.f32	s0, s0
 800ae20:	e7d9      	b.n	800add6 <sinf+0x2a>
 800ae22:	eddd 0a01 	vldr	s1, [sp, #4]
 800ae26:	ed9d 0a00 	vldr	s0, [sp]
 800ae2a:	f000 fc89 	bl	800b740 <__kernel_cosf>
 800ae2e:	e7f5      	b.n	800ae1c <sinf+0x70>
 800ae30:	3f490fd8 	.word	0x3f490fd8
 800ae34:	00000000 	.word	0x00000000

0800ae38 <powf>:
 800ae38:	b508      	push	{r3, lr}
 800ae3a:	ed2d 8b04 	vpush	{d8-d9}
 800ae3e:	eeb0 8a60 	vmov.f32	s16, s1
 800ae42:	eeb0 9a40 	vmov.f32	s18, s0
 800ae46:	f000 f86d 	bl	800af24 <__ieee754_powf>
 800ae4a:	eeb4 8a48 	vcmp.f32	s16, s16
 800ae4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae52:	eef0 8a40 	vmov.f32	s17, s0
 800ae56:	d63e      	bvs.n	800aed6 <powf+0x9e>
 800ae58:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800ae5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae60:	d112      	bne.n	800ae88 <powf+0x50>
 800ae62:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ae66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae6a:	d039      	beq.n	800aee0 <powf+0xa8>
 800ae6c:	eeb0 0a48 	vmov.f32	s0, s16
 800ae70:	f000 ffa6 	bl	800bdc0 <finitef>
 800ae74:	b378      	cbz	r0, 800aed6 <powf+0x9e>
 800ae76:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ae7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae7e:	d52a      	bpl.n	800aed6 <powf+0x9e>
 800ae80:	f7fb f98c 	bl	800619c <__errno>
 800ae84:	2322      	movs	r3, #34	; 0x22
 800ae86:	e014      	b.n	800aeb2 <powf+0x7a>
 800ae88:	f000 ff9a 	bl	800bdc0 <finitef>
 800ae8c:	b998      	cbnz	r0, 800aeb6 <powf+0x7e>
 800ae8e:	eeb0 0a49 	vmov.f32	s0, s18
 800ae92:	f000 ff95 	bl	800bdc0 <finitef>
 800ae96:	b170      	cbz	r0, 800aeb6 <powf+0x7e>
 800ae98:	eeb0 0a48 	vmov.f32	s0, s16
 800ae9c:	f000 ff90 	bl	800bdc0 <finitef>
 800aea0:	b148      	cbz	r0, 800aeb6 <powf+0x7e>
 800aea2:	eef4 8a68 	vcmp.f32	s17, s17
 800aea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeaa:	d7e9      	bvc.n	800ae80 <powf+0x48>
 800aeac:	f7fb f976 	bl	800619c <__errno>
 800aeb0:	2321      	movs	r3, #33	; 0x21
 800aeb2:	6003      	str	r3, [r0, #0]
 800aeb4:	e00f      	b.n	800aed6 <powf+0x9e>
 800aeb6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800aeba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aebe:	d10a      	bne.n	800aed6 <powf+0x9e>
 800aec0:	eeb0 0a49 	vmov.f32	s0, s18
 800aec4:	f000 ff7c 	bl	800bdc0 <finitef>
 800aec8:	b128      	cbz	r0, 800aed6 <powf+0x9e>
 800aeca:	eeb0 0a48 	vmov.f32	s0, s16
 800aece:	f000 ff77 	bl	800bdc0 <finitef>
 800aed2:	2800      	cmp	r0, #0
 800aed4:	d1d4      	bne.n	800ae80 <powf+0x48>
 800aed6:	eeb0 0a68 	vmov.f32	s0, s17
 800aeda:	ecbd 8b04 	vpop	{d8-d9}
 800aede:	bd08      	pop	{r3, pc}
 800aee0:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800aee4:	e7f7      	b.n	800aed6 <powf+0x9e>
	...

0800aee8 <sqrtf>:
 800aee8:	b508      	push	{r3, lr}
 800aeea:	ed2d 8b02 	vpush	{d8}
 800aeee:	eeb0 8a40 	vmov.f32	s16, s0
 800aef2:	f000 fc21 	bl	800b738 <__ieee754_sqrtf>
 800aef6:	eeb4 8a48 	vcmp.f32	s16, s16
 800aefa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aefe:	d60c      	bvs.n	800af1a <sqrtf+0x32>
 800af00:	eddf 8a07 	vldr	s17, [pc, #28]	; 800af20 <sqrtf+0x38>
 800af04:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800af08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af0c:	d505      	bpl.n	800af1a <sqrtf+0x32>
 800af0e:	f7fb f945 	bl	800619c <__errno>
 800af12:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800af16:	2321      	movs	r3, #33	; 0x21
 800af18:	6003      	str	r3, [r0, #0]
 800af1a:	ecbd 8b02 	vpop	{d8}
 800af1e:	bd08      	pop	{r3, pc}
 800af20:	00000000 	.word	0x00000000

0800af24 <__ieee754_powf>:
 800af24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af28:	ee10 4a90 	vmov	r4, s1
 800af2c:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800af30:	ed2d 8b02 	vpush	{d8}
 800af34:	ee10 6a10 	vmov	r6, s0
 800af38:	eeb0 8a40 	vmov.f32	s16, s0
 800af3c:	eef0 8a60 	vmov.f32	s17, s1
 800af40:	d10c      	bne.n	800af5c <__ieee754_powf+0x38>
 800af42:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800af46:	0076      	lsls	r6, r6, #1
 800af48:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800af4c:	f240 8296 	bls.w	800b47c <__ieee754_powf+0x558>
 800af50:	ee38 0a28 	vadd.f32	s0, s16, s17
 800af54:	ecbd 8b02 	vpop	{d8}
 800af58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af5c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800af60:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800af64:	dcf4      	bgt.n	800af50 <__ieee754_powf+0x2c>
 800af66:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800af6a:	dd08      	ble.n	800af7e <__ieee754_powf+0x5a>
 800af6c:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 800af70:	d1ee      	bne.n	800af50 <__ieee754_powf+0x2c>
 800af72:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800af76:	0064      	lsls	r4, r4, #1
 800af78:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800af7c:	e7e6      	b.n	800af4c <__ieee754_powf+0x28>
 800af7e:	2e00      	cmp	r6, #0
 800af80:	da20      	bge.n	800afc4 <__ieee754_powf+0xa0>
 800af82:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800af86:	da2d      	bge.n	800afe4 <__ieee754_powf+0xc0>
 800af88:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800af8c:	f2c0 827f 	blt.w	800b48e <__ieee754_powf+0x56a>
 800af90:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800af94:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800af98:	fa48 f703 	asr.w	r7, r8, r3
 800af9c:	fa07 f303 	lsl.w	r3, r7, r3
 800afa0:	4543      	cmp	r3, r8
 800afa2:	f040 8274 	bne.w	800b48e <__ieee754_powf+0x56a>
 800afa6:	f007 0701 	and.w	r7, r7, #1
 800afaa:	f1c7 0702 	rsb	r7, r7, #2
 800afae:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800afb2:	d11f      	bne.n	800aff4 <__ieee754_powf+0xd0>
 800afb4:	2c00      	cmp	r4, #0
 800afb6:	f280 8267 	bge.w	800b488 <__ieee754_powf+0x564>
 800afba:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800afbe:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800afc2:	e7c7      	b.n	800af54 <__ieee754_powf+0x30>
 800afc4:	2700      	movs	r7, #0
 800afc6:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800afca:	d1f0      	bne.n	800afae <__ieee754_powf+0x8a>
 800afcc:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800afd0:	f000 8254 	beq.w	800b47c <__ieee754_powf+0x558>
 800afd4:	dd08      	ble.n	800afe8 <__ieee754_powf+0xc4>
 800afd6:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 800b2e0 <__ieee754_powf+0x3bc>
 800afda:	2c00      	cmp	r4, #0
 800afdc:	bfa8      	it	ge
 800afde:	eeb0 0a68 	vmovge.f32	s0, s17
 800afe2:	e7b7      	b.n	800af54 <__ieee754_powf+0x30>
 800afe4:	2702      	movs	r7, #2
 800afe6:	e7ee      	b.n	800afc6 <__ieee754_powf+0xa2>
 800afe8:	2c00      	cmp	r4, #0
 800afea:	f280 824a 	bge.w	800b482 <__ieee754_powf+0x55e>
 800afee:	eeb1 0a68 	vneg.f32	s0, s17
 800aff2:	e7af      	b.n	800af54 <__ieee754_powf+0x30>
 800aff4:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800aff8:	d102      	bne.n	800b000 <__ieee754_powf+0xdc>
 800affa:	ee28 0a08 	vmul.f32	s0, s16, s16
 800affe:	e7a9      	b.n	800af54 <__ieee754_powf+0x30>
 800b000:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800b004:	eeb0 0a48 	vmov.f32	s0, s16
 800b008:	d107      	bne.n	800b01a <__ieee754_powf+0xf6>
 800b00a:	2e00      	cmp	r6, #0
 800b00c:	db05      	blt.n	800b01a <__ieee754_powf+0xf6>
 800b00e:	ecbd 8b02 	vpop	{d8}
 800b012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b016:	f000 bb8f 	b.w	800b738 <__ieee754_sqrtf>
 800b01a:	f7ff febf 	bl	800ad9c <fabsf>
 800b01e:	b125      	cbz	r5, 800b02a <__ieee754_powf+0x106>
 800b020:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 800b024:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800b028:	d116      	bne.n	800b058 <__ieee754_powf+0x134>
 800b02a:	2c00      	cmp	r4, #0
 800b02c:	bfbc      	itt	lt
 800b02e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800b032:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800b036:	2e00      	cmp	r6, #0
 800b038:	da8c      	bge.n	800af54 <__ieee754_powf+0x30>
 800b03a:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800b03e:	ea55 0307 	orrs.w	r3, r5, r7
 800b042:	d104      	bne.n	800b04e <__ieee754_powf+0x12a>
 800b044:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b048:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b04c:	e782      	b.n	800af54 <__ieee754_powf+0x30>
 800b04e:	2f01      	cmp	r7, #1
 800b050:	d180      	bne.n	800af54 <__ieee754_powf+0x30>
 800b052:	eeb1 0a40 	vneg.f32	s0, s0
 800b056:	e77d      	b.n	800af54 <__ieee754_powf+0x30>
 800b058:	0ff0      	lsrs	r0, r6, #31
 800b05a:	3801      	subs	r0, #1
 800b05c:	ea57 0300 	orrs.w	r3, r7, r0
 800b060:	d104      	bne.n	800b06c <__ieee754_powf+0x148>
 800b062:	ee38 8a48 	vsub.f32	s16, s16, s16
 800b066:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800b06a:	e773      	b.n	800af54 <__ieee754_powf+0x30>
 800b06c:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800b070:	dd74      	ble.n	800b15c <__ieee754_powf+0x238>
 800b072:	4b9c      	ldr	r3, [pc, #624]	; (800b2e4 <__ieee754_powf+0x3c0>)
 800b074:	429d      	cmp	r5, r3
 800b076:	dc08      	bgt.n	800b08a <__ieee754_powf+0x166>
 800b078:	2c00      	cmp	r4, #0
 800b07a:	da0b      	bge.n	800b094 <__ieee754_powf+0x170>
 800b07c:	2000      	movs	r0, #0
 800b07e:	ecbd 8b02 	vpop	{d8}
 800b082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b086:	f000 be95 	b.w	800bdb4 <__math_oflowf>
 800b08a:	4b97      	ldr	r3, [pc, #604]	; (800b2e8 <__ieee754_powf+0x3c4>)
 800b08c:	429d      	cmp	r5, r3
 800b08e:	dd08      	ble.n	800b0a2 <__ieee754_powf+0x17e>
 800b090:	2c00      	cmp	r4, #0
 800b092:	dcf3      	bgt.n	800b07c <__ieee754_powf+0x158>
 800b094:	2000      	movs	r0, #0
 800b096:	ecbd 8b02 	vpop	{d8}
 800b09a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b09e:	f000 be83 	b.w	800bda8 <__math_uflowf>
 800b0a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b0a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b0aa:	eddf 6a90 	vldr	s13, [pc, #576]	; 800b2ec <__ieee754_powf+0x3c8>
 800b0ae:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800b0b2:	eee0 6a67 	vfms.f32	s13, s0, s15
 800b0b6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b0ba:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800b0be:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b0c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0c6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800b2f0 <__ieee754_powf+0x3cc>
 800b0ca:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800b0ce:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800b2f4 <__ieee754_powf+0x3d0>
 800b0d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b0d6:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800b2f8 <__ieee754_powf+0x3d4>
 800b0da:	eef0 6a67 	vmov.f32	s13, s15
 800b0de:	eee0 6a07 	vfma.f32	s13, s0, s14
 800b0e2:	ee16 3a90 	vmov	r3, s13
 800b0e6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b0ea:	f023 030f 	bic.w	r3, r3, #15
 800b0ee:	ee00 3a90 	vmov	s1, r3
 800b0f2:	eee0 0a47 	vfms.f32	s1, s0, s14
 800b0f6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b0fa:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800b0fe:	f024 040f 	bic.w	r4, r4, #15
 800b102:	ee07 4a10 	vmov	s14, r4
 800b106:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800b10a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800b10e:	ee07 3a90 	vmov	s15, r3
 800b112:	eee7 0a27 	vfma.f32	s1, s14, s15
 800b116:	3f01      	subs	r7, #1
 800b118:	ea57 0200 	orrs.w	r2, r7, r0
 800b11c:	ee07 4a10 	vmov	s14, r4
 800b120:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b124:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800b128:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800b12c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800b130:	ee17 4a10 	vmov	r4, s14
 800b134:	bf08      	it	eq
 800b136:	eeb0 8a40 	vmoveq.f32	s16, s0
 800b13a:	2c00      	cmp	r4, #0
 800b13c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b140:	f340 817e 	ble.w	800b440 <__ieee754_powf+0x51c>
 800b144:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800b148:	f340 80f8 	ble.w	800b33c <__ieee754_powf+0x418>
 800b14c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b154:	bf4c      	ite	mi
 800b156:	2001      	movmi	r0, #1
 800b158:	2000      	movpl	r0, #0
 800b15a:	e790      	b.n	800b07e <__ieee754_powf+0x15a>
 800b15c:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800b160:	bf01      	itttt	eq
 800b162:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800b2fc <__ieee754_powf+0x3d8>
 800b166:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800b16a:	f06f 0217 	mvneq.w	r2, #23
 800b16e:	ee17 5a90 	vmoveq	r5, s15
 800b172:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800b176:	bf18      	it	ne
 800b178:	2200      	movne	r2, #0
 800b17a:	3b7f      	subs	r3, #127	; 0x7f
 800b17c:	4413      	add	r3, r2
 800b17e:	4a60      	ldr	r2, [pc, #384]	; (800b300 <__ieee754_powf+0x3dc>)
 800b180:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800b184:	4295      	cmp	r5, r2
 800b186:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800b18a:	dd06      	ble.n	800b19a <__ieee754_powf+0x276>
 800b18c:	4a5d      	ldr	r2, [pc, #372]	; (800b304 <__ieee754_powf+0x3e0>)
 800b18e:	4295      	cmp	r5, r2
 800b190:	f340 80a4 	ble.w	800b2dc <__ieee754_powf+0x3b8>
 800b194:	3301      	adds	r3, #1
 800b196:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800b19a:	2500      	movs	r5, #0
 800b19c:	4a5a      	ldr	r2, [pc, #360]	; (800b308 <__ieee754_powf+0x3e4>)
 800b19e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800b1a2:	ee07 1a90 	vmov	s15, r1
 800b1a6:	ed92 7a00 	vldr	s14, [r2]
 800b1aa:	4a58      	ldr	r2, [pc, #352]	; (800b30c <__ieee754_powf+0x3e8>)
 800b1ac:	ee37 6a27 	vadd.f32	s12, s14, s15
 800b1b0:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800b1b4:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800b1b8:	1049      	asrs	r1, r1, #1
 800b1ba:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800b1be:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800b1c2:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800b1c6:	ee37 5ac7 	vsub.f32	s10, s15, s14
 800b1ca:	ee06 1a10 	vmov	s12, r1
 800b1ce:	ee65 4a26 	vmul.f32	s9, s10, s13
 800b1d2:	ee36 7a47 	vsub.f32	s14, s12, s14
 800b1d6:	ee14 6a90 	vmov	r6, s9
 800b1da:	4016      	ands	r6, r2
 800b1dc:	ee05 6a90 	vmov	s11, r6
 800b1e0:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800b1e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1e8:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800b310 <__ieee754_powf+0x3ec>
 800b1ec:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800b1f0:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800b1f4:	ee25 6a26 	vmul.f32	s12, s10, s13
 800b1f8:	eddf 6a46 	vldr	s13, [pc, #280]	; 800b314 <__ieee754_powf+0x3f0>
 800b1fc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800b200:	eddf 6a45 	vldr	s13, [pc, #276]	; 800b318 <__ieee754_powf+0x3f4>
 800b204:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b208:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800b2ec <__ieee754_powf+0x3c8>
 800b20c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b210:	eddf 6a42 	vldr	s13, [pc, #264]	; 800b31c <__ieee754_powf+0x3f8>
 800b214:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b218:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800b320 <__ieee754_powf+0x3fc>
 800b21c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b220:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800b224:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800b228:	ee66 6a86 	vmul.f32	s13, s13, s12
 800b22c:	eee5 6a07 	vfma.f32	s13, s10, s14
 800b230:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800b234:	eef0 7a45 	vmov.f32	s15, s10
 800b238:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800b23c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b240:	ee17 1a90 	vmov	r1, s15
 800b244:	4011      	ands	r1, r2
 800b246:	ee07 1a90 	vmov	s15, r1
 800b24a:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800b24e:	eea5 7ae5 	vfms.f32	s14, s11, s11
 800b252:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b256:	ee27 7a24 	vmul.f32	s14, s14, s9
 800b25a:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b25e:	eeb0 6a47 	vmov.f32	s12, s14
 800b262:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800b266:	ee16 1a10 	vmov	r1, s12
 800b26a:	4011      	ands	r1, r2
 800b26c:	ee06 1a90 	vmov	s13, r1
 800b270:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800b274:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800b324 <__ieee754_powf+0x400>
 800b278:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800b328 <__ieee754_powf+0x404>
 800b27c:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b280:	ee06 1a10 	vmov	s12, r1
 800b284:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b288:	eddf 7a28 	vldr	s15, [pc, #160]	; 800b32c <__ieee754_powf+0x408>
 800b28c:	4928      	ldr	r1, [pc, #160]	; (800b330 <__ieee754_powf+0x40c>)
 800b28e:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b292:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800b296:	edd1 7a00 	vldr	s15, [r1]
 800b29a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b29e:	ee07 3a90 	vmov	s15, r3
 800b2a2:	4b24      	ldr	r3, [pc, #144]	; (800b334 <__ieee754_powf+0x410>)
 800b2a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b2a8:	eef0 7a47 	vmov.f32	s15, s14
 800b2ac:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b2b0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b2b4:	edd5 0a00 	vldr	s1, [r5]
 800b2b8:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800b2bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2c0:	ee17 3a90 	vmov	r3, s15
 800b2c4:	4013      	ands	r3, r2
 800b2c6:	ee07 3a90 	vmov	s15, r3
 800b2ca:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800b2ce:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800b2d2:	eee6 6a65 	vfms.f32	s13, s12, s11
 800b2d6:	ee77 7a66 	vsub.f32	s15, s14, s13
 800b2da:	e70e      	b.n	800b0fa <__ieee754_powf+0x1d6>
 800b2dc:	2501      	movs	r5, #1
 800b2de:	e75d      	b.n	800b19c <__ieee754_powf+0x278>
 800b2e0:	00000000 	.word	0x00000000
 800b2e4:	3f7ffff3 	.word	0x3f7ffff3
 800b2e8:	3f800007 	.word	0x3f800007
 800b2ec:	3eaaaaab 	.word	0x3eaaaaab
 800b2f0:	3fb8aa3b 	.word	0x3fb8aa3b
 800b2f4:	36eca570 	.word	0x36eca570
 800b2f8:	3fb8aa00 	.word	0x3fb8aa00
 800b2fc:	4b800000 	.word	0x4b800000
 800b300:	001cc471 	.word	0x001cc471
 800b304:	005db3d6 	.word	0x005db3d6
 800b308:	0800c45c 	.word	0x0800c45c
 800b30c:	fffff000 	.word	0xfffff000
 800b310:	3e6c3255 	.word	0x3e6c3255
 800b314:	3e53f142 	.word	0x3e53f142
 800b318:	3e8ba305 	.word	0x3e8ba305
 800b31c:	3edb6db7 	.word	0x3edb6db7
 800b320:	3f19999a 	.word	0x3f19999a
 800b324:	3f76384f 	.word	0x3f76384f
 800b328:	3f763800 	.word	0x3f763800
 800b32c:	369dc3a0 	.word	0x369dc3a0
 800b330:	0800c46c 	.word	0x0800c46c
 800b334:	0800c464 	.word	0x0800c464
 800b338:	3338aa3c 	.word	0x3338aa3c
 800b33c:	f040 8095 	bne.w	800b46a <__ieee754_powf+0x546>
 800b340:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800b338 <__ieee754_powf+0x414>
 800b344:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b348:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800b34c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800b350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b354:	f73f aefa 	bgt.w	800b14c <__ieee754_powf+0x228>
 800b358:	15db      	asrs	r3, r3, #23
 800b35a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800b35e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b362:	4103      	asrs	r3, r0
 800b364:	4423      	add	r3, r4
 800b366:	494b      	ldr	r1, [pc, #300]	; (800b494 <__ieee754_powf+0x570>)
 800b368:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b36c:	3a7f      	subs	r2, #127	; 0x7f
 800b36e:	4111      	asrs	r1, r2
 800b370:	ea23 0101 	bic.w	r1, r3, r1
 800b374:	ee07 1a10 	vmov	s14, r1
 800b378:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800b37c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800b380:	f1c2 0217 	rsb	r2, r2, #23
 800b384:	4110      	asrs	r0, r2
 800b386:	2c00      	cmp	r4, #0
 800b388:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b38c:	bfb8      	it	lt
 800b38e:	4240      	neglt	r0, r0
 800b390:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800b394:	ed9f 0a40 	vldr	s0, [pc, #256]	; 800b498 <__ieee754_powf+0x574>
 800b398:	eddf 6a40 	vldr	s13, [pc, #256]	; 800b49c <__ieee754_powf+0x578>
 800b39c:	ee17 3a10 	vmov	r3, s14
 800b3a0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b3a4:	f023 030f 	bic.w	r3, r3, #15
 800b3a8:	ee07 3a10 	vmov	s14, r3
 800b3ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b3b0:	ee27 0a00 	vmul.f32	s0, s14, s0
 800b3b4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800b3b8:	eddf 7a39 	vldr	s15, [pc, #228]	; 800b4a0 <__ieee754_powf+0x57c>
 800b3bc:	eea0 0aa7 	vfma.f32	s0, s1, s15
 800b3c0:	eef0 7a40 	vmov.f32	s15, s0
 800b3c4:	eee7 7a26 	vfma.f32	s15, s14, s13
 800b3c8:	eeb0 6a67 	vmov.f32	s12, s15
 800b3cc:	eea7 6a66 	vfms.f32	s12, s14, s13
 800b3d0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b3d4:	ee30 0a46 	vsub.f32	s0, s0, s12
 800b3d8:	eddf 6a32 	vldr	s13, [pc, #200]	; 800b4a4 <__ieee754_powf+0x580>
 800b3dc:	ed9f 6a32 	vldr	s12, [pc, #200]	; 800b4a8 <__ieee754_powf+0x584>
 800b3e0:	eee7 6a06 	vfma.f32	s13, s14, s12
 800b3e4:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800b4ac <__ieee754_powf+0x588>
 800b3e8:	eea6 6a87 	vfma.f32	s12, s13, s14
 800b3ec:	eddf 6a30 	vldr	s13, [pc, #192]	; 800b4b0 <__ieee754_powf+0x58c>
 800b3f0:	eee6 6a07 	vfma.f32	s13, s12, s14
 800b3f4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800b4b4 <__ieee754_powf+0x590>
 800b3f8:	eea6 6a87 	vfma.f32	s12, s13, s14
 800b3fc:	eef0 6a67 	vmov.f32	s13, s15
 800b400:	eee6 6a47 	vfms.f32	s13, s12, s14
 800b404:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800b408:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800b40c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800b410:	eea7 0a80 	vfma.f32	s0, s15, s0
 800b414:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800b418:	ee37 0a40 	vsub.f32	s0, s14, s0
 800b41c:	ee70 7a67 	vsub.f32	s15, s0, s15
 800b420:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b424:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b428:	ee10 3a10 	vmov	r3, s0
 800b42c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800b430:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b434:	da1f      	bge.n	800b476 <__ieee754_powf+0x552>
 800b436:	f000 fd13 	bl	800be60 <scalbnf>
 800b43a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800b43e:	e589      	b.n	800af54 <__ieee754_powf+0x30>
 800b440:	4a1d      	ldr	r2, [pc, #116]	; (800b4b8 <__ieee754_powf+0x594>)
 800b442:	4293      	cmp	r3, r2
 800b444:	dd07      	ble.n	800b456 <__ieee754_powf+0x532>
 800b446:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b44a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b44e:	bf4c      	ite	mi
 800b450:	2001      	movmi	r0, #1
 800b452:	2000      	movpl	r0, #0
 800b454:	e61f      	b.n	800b096 <__ieee754_powf+0x172>
 800b456:	d108      	bne.n	800b46a <__ieee754_powf+0x546>
 800b458:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b45c:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800b460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b464:	f6ff af78 	blt.w	800b358 <__ieee754_powf+0x434>
 800b468:	e7ed      	b.n	800b446 <__ieee754_powf+0x522>
 800b46a:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800b46e:	f73f af73 	bgt.w	800b358 <__ieee754_powf+0x434>
 800b472:	2000      	movs	r0, #0
 800b474:	e78c      	b.n	800b390 <__ieee754_powf+0x46c>
 800b476:	ee00 3a10 	vmov	s0, r3
 800b47a:	e7de      	b.n	800b43a <__ieee754_powf+0x516>
 800b47c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b480:	e568      	b.n	800af54 <__ieee754_powf+0x30>
 800b482:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800b4bc <__ieee754_powf+0x598>
 800b486:	e565      	b.n	800af54 <__ieee754_powf+0x30>
 800b488:	eeb0 0a48 	vmov.f32	s0, s16
 800b48c:	e562      	b.n	800af54 <__ieee754_powf+0x30>
 800b48e:	2700      	movs	r7, #0
 800b490:	e58d      	b.n	800afae <__ieee754_powf+0x8a>
 800b492:	bf00      	nop
 800b494:	007fffff 	.word	0x007fffff
 800b498:	35bfbe8c 	.word	0x35bfbe8c
 800b49c:	3f317200 	.word	0x3f317200
 800b4a0:	3f317218 	.word	0x3f317218
 800b4a4:	b5ddea0e 	.word	0xb5ddea0e
 800b4a8:	3331bb4c 	.word	0x3331bb4c
 800b4ac:	388ab355 	.word	0x388ab355
 800b4b0:	bb360b61 	.word	0xbb360b61
 800b4b4:	3e2aaaab 	.word	0x3e2aaaab
 800b4b8:	43160000 	.word	0x43160000
 800b4bc:	00000000 	.word	0x00000000

0800b4c0 <__ieee754_rem_pio2f>:
 800b4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4c2:	ee10 6a10 	vmov	r6, s0
 800b4c6:	4b8e      	ldr	r3, [pc, #568]	; (800b700 <__ieee754_rem_pio2f+0x240>)
 800b4c8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800b4cc:	429d      	cmp	r5, r3
 800b4ce:	b087      	sub	sp, #28
 800b4d0:	eef0 7a40 	vmov.f32	s15, s0
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	dc05      	bgt.n	800b4e4 <__ieee754_rem_pio2f+0x24>
 800b4d8:	2300      	movs	r3, #0
 800b4da:	ed80 0a00 	vstr	s0, [r0]
 800b4de:	6043      	str	r3, [r0, #4]
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	e01a      	b.n	800b51a <__ieee754_rem_pio2f+0x5a>
 800b4e4:	4b87      	ldr	r3, [pc, #540]	; (800b704 <__ieee754_rem_pio2f+0x244>)
 800b4e6:	429d      	cmp	r5, r3
 800b4e8:	dc46      	bgt.n	800b578 <__ieee754_rem_pio2f+0xb8>
 800b4ea:	2e00      	cmp	r6, #0
 800b4ec:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800b708 <__ieee754_rem_pio2f+0x248>
 800b4f0:	4b86      	ldr	r3, [pc, #536]	; (800b70c <__ieee754_rem_pio2f+0x24c>)
 800b4f2:	f025 050f 	bic.w	r5, r5, #15
 800b4f6:	dd1f      	ble.n	800b538 <__ieee754_rem_pio2f+0x78>
 800b4f8:	429d      	cmp	r5, r3
 800b4fa:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b4fe:	d00e      	beq.n	800b51e <__ieee754_rem_pio2f+0x5e>
 800b500:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800b710 <__ieee754_rem_pio2f+0x250>
 800b504:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800b508:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b50c:	ed80 0a00 	vstr	s0, [r0]
 800b510:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b514:	2001      	movs	r0, #1
 800b516:	edc4 7a01 	vstr	s15, [r4, #4]
 800b51a:	b007      	add	sp, #28
 800b51c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b51e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800b714 <__ieee754_rem_pio2f+0x254>
 800b522:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800b718 <__ieee754_rem_pio2f+0x258>
 800b526:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b52a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800b52e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b532:	edc0 6a00 	vstr	s13, [r0]
 800b536:	e7eb      	b.n	800b510 <__ieee754_rem_pio2f+0x50>
 800b538:	429d      	cmp	r5, r3
 800b53a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800b53e:	d00e      	beq.n	800b55e <__ieee754_rem_pio2f+0x9e>
 800b540:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800b710 <__ieee754_rem_pio2f+0x250>
 800b544:	ee37 0a87 	vadd.f32	s0, s15, s14
 800b548:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b54c:	ed80 0a00 	vstr	s0, [r0]
 800b550:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b554:	f04f 30ff 	mov.w	r0, #4294967295
 800b558:	edc4 7a01 	vstr	s15, [r4, #4]
 800b55c:	e7dd      	b.n	800b51a <__ieee754_rem_pio2f+0x5a>
 800b55e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800b714 <__ieee754_rem_pio2f+0x254>
 800b562:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800b718 <__ieee754_rem_pio2f+0x258>
 800b566:	ee77 7a80 	vadd.f32	s15, s15, s0
 800b56a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b56e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b572:	edc0 6a00 	vstr	s13, [r0]
 800b576:	e7eb      	b.n	800b550 <__ieee754_rem_pio2f+0x90>
 800b578:	4b68      	ldr	r3, [pc, #416]	; (800b71c <__ieee754_rem_pio2f+0x25c>)
 800b57a:	429d      	cmp	r5, r3
 800b57c:	dc72      	bgt.n	800b664 <__ieee754_rem_pio2f+0x1a4>
 800b57e:	f7ff fc0d 	bl	800ad9c <fabsf>
 800b582:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800b720 <__ieee754_rem_pio2f+0x260>
 800b586:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b58a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b58e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b592:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b596:	ee17 0a90 	vmov	r0, s15
 800b59a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800b708 <__ieee754_rem_pio2f+0x248>
 800b59e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800b5a2:	281f      	cmp	r0, #31
 800b5a4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800b710 <__ieee754_rem_pio2f+0x250>
 800b5a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ac:	eeb1 6a47 	vneg.f32	s12, s14
 800b5b0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b5b4:	ee16 2a90 	vmov	r2, s13
 800b5b8:	dc1c      	bgt.n	800b5f4 <__ieee754_rem_pio2f+0x134>
 800b5ba:	495a      	ldr	r1, [pc, #360]	; (800b724 <__ieee754_rem_pio2f+0x264>)
 800b5bc:	1e47      	subs	r7, r0, #1
 800b5be:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800b5c2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800b5c6:	428b      	cmp	r3, r1
 800b5c8:	d014      	beq.n	800b5f4 <__ieee754_rem_pio2f+0x134>
 800b5ca:	6022      	str	r2, [r4, #0]
 800b5cc:	ed94 7a00 	vldr	s14, [r4]
 800b5d0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b5d4:	2e00      	cmp	r6, #0
 800b5d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b5da:	ed84 0a01 	vstr	s0, [r4, #4]
 800b5de:	da9c      	bge.n	800b51a <__ieee754_rem_pio2f+0x5a>
 800b5e0:	eeb1 7a47 	vneg.f32	s14, s14
 800b5e4:	eeb1 0a40 	vneg.f32	s0, s0
 800b5e8:	ed84 7a00 	vstr	s14, [r4]
 800b5ec:	ed84 0a01 	vstr	s0, [r4, #4]
 800b5f0:	4240      	negs	r0, r0
 800b5f2:	e792      	b.n	800b51a <__ieee754_rem_pio2f+0x5a>
 800b5f4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b5f8:	15eb      	asrs	r3, r5, #23
 800b5fa:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800b5fe:	2d08      	cmp	r5, #8
 800b600:	dde3      	ble.n	800b5ca <__ieee754_rem_pio2f+0x10a>
 800b602:	eddf 7a44 	vldr	s15, [pc, #272]	; 800b714 <__ieee754_rem_pio2f+0x254>
 800b606:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b718 <__ieee754_rem_pio2f+0x258>
 800b60a:	eef0 6a40 	vmov.f32	s13, s0
 800b60e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800b612:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b616:	eea6 0a27 	vfma.f32	s0, s12, s15
 800b61a:	eef0 7a40 	vmov.f32	s15, s0
 800b61e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800b622:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b626:	ee15 2a90 	vmov	r2, s11
 800b62a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b62e:	1a5b      	subs	r3, r3, r1
 800b630:	2b19      	cmp	r3, #25
 800b632:	dc04      	bgt.n	800b63e <__ieee754_rem_pio2f+0x17e>
 800b634:	edc4 5a00 	vstr	s11, [r4]
 800b638:	eeb0 0a66 	vmov.f32	s0, s13
 800b63c:	e7c6      	b.n	800b5cc <__ieee754_rem_pio2f+0x10c>
 800b63e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800b728 <__ieee754_rem_pio2f+0x268>
 800b642:	eeb0 0a66 	vmov.f32	s0, s13
 800b646:	eea6 0a25 	vfma.f32	s0, s12, s11
 800b64a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b64e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800b72c <__ieee754_rem_pio2f+0x26c>
 800b652:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b656:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800b65a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b65e:	ed84 7a00 	vstr	s14, [r4]
 800b662:	e7b3      	b.n	800b5cc <__ieee754_rem_pio2f+0x10c>
 800b664:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800b668:	db06      	blt.n	800b678 <__ieee754_rem_pio2f+0x1b8>
 800b66a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b66e:	edc0 7a01 	vstr	s15, [r0, #4]
 800b672:	edc0 7a00 	vstr	s15, [r0]
 800b676:	e733      	b.n	800b4e0 <__ieee754_rem_pio2f+0x20>
 800b678:	15ea      	asrs	r2, r5, #23
 800b67a:	3a86      	subs	r2, #134	; 0x86
 800b67c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800b680:	ee07 3a90 	vmov	s15, r3
 800b684:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b688:	eddf 6a29 	vldr	s13, [pc, #164]	; 800b730 <__ieee754_rem_pio2f+0x270>
 800b68c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b690:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b694:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b698:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b69c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b6a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b6a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b6a8:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b6ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b6b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6b8:	edcd 7a05 	vstr	s15, [sp, #20]
 800b6bc:	d11e      	bne.n	800b6fc <__ieee754_rem_pio2f+0x23c>
 800b6be:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b6c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6c6:	bf14      	ite	ne
 800b6c8:	2302      	movne	r3, #2
 800b6ca:	2301      	moveq	r3, #1
 800b6cc:	4919      	ldr	r1, [pc, #100]	; (800b734 <__ieee754_rem_pio2f+0x274>)
 800b6ce:	9101      	str	r1, [sp, #4]
 800b6d0:	2102      	movs	r1, #2
 800b6d2:	9100      	str	r1, [sp, #0]
 800b6d4:	a803      	add	r0, sp, #12
 800b6d6:	4621      	mov	r1, r4
 800b6d8:	f000 f892 	bl	800b800 <__kernel_rem_pio2f>
 800b6dc:	2e00      	cmp	r6, #0
 800b6de:	f6bf af1c 	bge.w	800b51a <__ieee754_rem_pio2f+0x5a>
 800b6e2:	edd4 7a00 	vldr	s15, [r4]
 800b6e6:	eef1 7a67 	vneg.f32	s15, s15
 800b6ea:	edc4 7a00 	vstr	s15, [r4]
 800b6ee:	edd4 7a01 	vldr	s15, [r4, #4]
 800b6f2:	eef1 7a67 	vneg.f32	s15, s15
 800b6f6:	edc4 7a01 	vstr	s15, [r4, #4]
 800b6fa:	e779      	b.n	800b5f0 <__ieee754_rem_pio2f+0x130>
 800b6fc:	2303      	movs	r3, #3
 800b6fe:	e7e5      	b.n	800b6cc <__ieee754_rem_pio2f+0x20c>
 800b700:	3f490fd8 	.word	0x3f490fd8
 800b704:	4016cbe3 	.word	0x4016cbe3
 800b708:	3fc90f80 	.word	0x3fc90f80
 800b70c:	3fc90fd0 	.word	0x3fc90fd0
 800b710:	37354443 	.word	0x37354443
 800b714:	37354400 	.word	0x37354400
 800b718:	2e85a308 	.word	0x2e85a308
 800b71c:	43490f80 	.word	0x43490f80
 800b720:	3f22f984 	.word	0x3f22f984
 800b724:	0800c474 	.word	0x0800c474
 800b728:	2e85a300 	.word	0x2e85a300
 800b72c:	248d3132 	.word	0x248d3132
 800b730:	43800000 	.word	0x43800000
 800b734:	0800c4f4 	.word	0x0800c4f4

0800b738 <__ieee754_sqrtf>:
 800b738:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b73c:	4770      	bx	lr
	...

0800b740 <__kernel_cosf>:
 800b740:	ee10 3a10 	vmov	r3, s0
 800b744:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b748:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b74c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800b750:	da05      	bge.n	800b75e <__kernel_cosf+0x1e>
 800b752:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b756:	ee17 2a90 	vmov	r2, s15
 800b75a:	2a00      	cmp	r2, #0
 800b75c:	d03d      	beq.n	800b7da <__kernel_cosf+0x9a>
 800b75e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800b762:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b7e0 <__kernel_cosf+0xa0>
 800b766:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800b7e4 <__kernel_cosf+0xa4>
 800b76a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800b7e8 <__kernel_cosf+0xa8>
 800b76e:	4a1f      	ldr	r2, [pc, #124]	; (800b7ec <__kernel_cosf+0xac>)
 800b770:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800b774:	4293      	cmp	r3, r2
 800b776:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800b7f0 <__kernel_cosf+0xb0>
 800b77a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b77e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800b7f4 <__kernel_cosf+0xb4>
 800b782:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800b786:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800b7f8 <__kernel_cosf+0xb8>
 800b78a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b78e:	eeb0 7a66 	vmov.f32	s14, s13
 800b792:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800b796:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b79a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800b79e:	ee67 6a25 	vmul.f32	s13, s14, s11
 800b7a2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800b7a6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b7aa:	dc04      	bgt.n	800b7b6 <__kernel_cosf+0x76>
 800b7ac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800b7b0:	ee36 0a47 	vsub.f32	s0, s12, s14
 800b7b4:	4770      	bx	lr
 800b7b6:	4a11      	ldr	r2, [pc, #68]	; (800b7fc <__kernel_cosf+0xbc>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	bfda      	itte	le
 800b7bc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800b7c0:	ee06 3a90 	vmovle	s13, r3
 800b7c4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800b7c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b7cc:	ee36 0a66 	vsub.f32	s0, s12, s13
 800b7d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7d4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b7d8:	4770      	bx	lr
 800b7da:	eeb0 0a46 	vmov.f32	s0, s12
 800b7de:	4770      	bx	lr
 800b7e0:	ad47d74e 	.word	0xad47d74e
 800b7e4:	310f74f6 	.word	0x310f74f6
 800b7e8:	3d2aaaab 	.word	0x3d2aaaab
 800b7ec:	3e999999 	.word	0x3e999999
 800b7f0:	b493f27c 	.word	0xb493f27c
 800b7f4:	37d00d01 	.word	0x37d00d01
 800b7f8:	bab60b61 	.word	0xbab60b61
 800b7fc:	3f480000 	.word	0x3f480000

0800b800 <__kernel_rem_pio2f>:
 800b800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b804:	ed2d 8b04 	vpush	{d8-d9}
 800b808:	b0d9      	sub	sp, #356	; 0x164
 800b80a:	4688      	mov	r8, r1
 800b80c:	9002      	str	r0, [sp, #8]
 800b80e:	49bb      	ldr	r1, [pc, #748]	; (800bafc <__kernel_rem_pio2f+0x2fc>)
 800b810:	9866      	ldr	r0, [sp, #408]	; 0x198
 800b812:	9301      	str	r3, [sp, #4]
 800b814:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800b818:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800b81c:	1e59      	subs	r1, r3, #1
 800b81e:	1d13      	adds	r3, r2, #4
 800b820:	db27      	blt.n	800b872 <__kernel_rem_pio2f+0x72>
 800b822:	f1b2 0b03 	subs.w	fp, r2, #3
 800b826:	bf48      	it	mi
 800b828:	f102 0b04 	addmi.w	fp, r2, #4
 800b82c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800b830:	1c45      	adds	r5, r0, #1
 800b832:	00ec      	lsls	r4, r5, #3
 800b834:	1a47      	subs	r7, r0, r1
 800b836:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800b83a:	9403      	str	r4, [sp, #12]
 800b83c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800b840:	eb0a 0c01 	add.w	ip, sl, r1
 800b844:	ae1c      	add	r6, sp, #112	; 0x70
 800b846:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800b84a:	2400      	movs	r4, #0
 800b84c:	4564      	cmp	r4, ip
 800b84e:	dd12      	ble.n	800b876 <__kernel_rem_pio2f+0x76>
 800b850:	9b01      	ldr	r3, [sp, #4]
 800b852:	ac1c      	add	r4, sp, #112	; 0x70
 800b854:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800b858:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800b85c:	f04f 0c00 	mov.w	ip, #0
 800b860:	45d4      	cmp	ip, sl
 800b862:	dc27      	bgt.n	800b8b4 <__kernel_rem_pio2f+0xb4>
 800b864:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800b868:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800b86c:	4627      	mov	r7, r4
 800b86e:	2600      	movs	r6, #0
 800b870:	e016      	b.n	800b8a0 <__kernel_rem_pio2f+0xa0>
 800b872:	2000      	movs	r0, #0
 800b874:	e7dc      	b.n	800b830 <__kernel_rem_pio2f+0x30>
 800b876:	42e7      	cmn	r7, r4
 800b878:	bf5d      	ittte	pl
 800b87a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800b87e:	ee07 3a90 	vmovpl	s15, r3
 800b882:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b886:	eef0 7a47 	vmovmi.f32	s15, s14
 800b88a:	ece6 7a01 	vstmia	r6!, {s15}
 800b88e:	3401      	adds	r4, #1
 800b890:	e7dc      	b.n	800b84c <__kernel_rem_pio2f+0x4c>
 800b892:	ecf9 6a01 	vldmia	r9!, {s13}
 800b896:	ed97 7a00 	vldr	s14, [r7]
 800b89a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b89e:	3601      	adds	r6, #1
 800b8a0:	428e      	cmp	r6, r1
 800b8a2:	f1a7 0704 	sub.w	r7, r7, #4
 800b8a6:	ddf4      	ble.n	800b892 <__kernel_rem_pio2f+0x92>
 800b8a8:	eceb 7a01 	vstmia	fp!, {s15}
 800b8ac:	f10c 0c01 	add.w	ip, ip, #1
 800b8b0:	3404      	adds	r4, #4
 800b8b2:	e7d5      	b.n	800b860 <__kernel_rem_pio2f+0x60>
 800b8b4:	ab08      	add	r3, sp, #32
 800b8b6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800b8ba:	eddf 8a93 	vldr	s17, [pc, #588]	; 800bb08 <__kernel_rem_pio2f+0x308>
 800b8be:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800bb04 <__kernel_rem_pio2f+0x304>
 800b8c2:	9304      	str	r3, [sp, #16]
 800b8c4:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800b8c8:	4656      	mov	r6, sl
 800b8ca:	00b3      	lsls	r3, r6, #2
 800b8cc:	9305      	str	r3, [sp, #20]
 800b8ce:	ab58      	add	r3, sp, #352	; 0x160
 800b8d0:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800b8d4:	ac08      	add	r4, sp, #32
 800b8d6:	ab44      	add	r3, sp, #272	; 0x110
 800b8d8:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800b8dc:	46a4      	mov	ip, r4
 800b8de:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800b8e2:	4637      	mov	r7, r6
 800b8e4:	2f00      	cmp	r7, #0
 800b8e6:	f1a0 0004 	sub.w	r0, r0, #4
 800b8ea:	dc4f      	bgt.n	800b98c <__kernel_rem_pio2f+0x18c>
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800b8f2:	f000 fab5 	bl	800be60 <scalbnf>
 800b8f6:	eeb0 8a40 	vmov.f32	s16, s0
 800b8fa:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800b8fe:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b902:	f000 fa6b 	bl	800bddc <floorf>
 800b906:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800b90a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b90e:	2d00      	cmp	r5, #0
 800b910:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800b914:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b918:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800b91c:	ee17 9a90 	vmov	r9, s15
 800b920:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b924:	dd44      	ble.n	800b9b0 <__kernel_rem_pio2f+0x1b0>
 800b926:	f106 3cff 	add.w	ip, r6, #4294967295
 800b92a:	ab08      	add	r3, sp, #32
 800b92c:	f1c5 0e08 	rsb	lr, r5, #8
 800b930:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800b934:	fa47 f00e 	asr.w	r0, r7, lr
 800b938:	4481      	add	r9, r0
 800b93a:	fa00 f00e 	lsl.w	r0, r0, lr
 800b93e:	1a3f      	subs	r7, r7, r0
 800b940:	f1c5 0007 	rsb	r0, r5, #7
 800b944:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800b948:	4107      	asrs	r7, r0
 800b94a:	2f00      	cmp	r7, #0
 800b94c:	dd3f      	ble.n	800b9ce <__kernel_rem_pio2f+0x1ce>
 800b94e:	f04f 0e00 	mov.w	lr, #0
 800b952:	f109 0901 	add.w	r9, r9, #1
 800b956:	4673      	mov	r3, lr
 800b958:	4576      	cmp	r6, lr
 800b95a:	dc6b      	bgt.n	800ba34 <__kernel_rem_pio2f+0x234>
 800b95c:	2d00      	cmp	r5, #0
 800b95e:	dd04      	ble.n	800b96a <__kernel_rem_pio2f+0x16a>
 800b960:	2d01      	cmp	r5, #1
 800b962:	d078      	beq.n	800ba56 <__kernel_rem_pio2f+0x256>
 800b964:	2d02      	cmp	r5, #2
 800b966:	f000 8081 	beq.w	800ba6c <__kernel_rem_pio2f+0x26c>
 800b96a:	2f02      	cmp	r7, #2
 800b96c:	d12f      	bne.n	800b9ce <__kernel_rem_pio2f+0x1ce>
 800b96e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b972:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b976:	b353      	cbz	r3, 800b9ce <__kernel_rem_pio2f+0x1ce>
 800b978:	4628      	mov	r0, r5
 800b97a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800b97e:	f000 fa6f 	bl	800be60 <scalbnf>
 800b982:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800b986:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b98a:	e020      	b.n	800b9ce <__kernel_rem_pio2f+0x1ce>
 800b98c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b990:	3f01      	subs	r7, #1
 800b992:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b99a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b99e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b9a2:	ecac 0a01 	vstmia	ip!, {s0}
 800b9a6:	ed90 0a00 	vldr	s0, [r0]
 800b9aa:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b9ae:	e799      	b.n	800b8e4 <__kernel_rem_pio2f+0xe4>
 800b9b0:	d105      	bne.n	800b9be <__kernel_rem_pio2f+0x1be>
 800b9b2:	1e70      	subs	r0, r6, #1
 800b9b4:	ab08      	add	r3, sp, #32
 800b9b6:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800b9ba:	11ff      	asrs	r7, r7, #7
 800b9bc:	e7c5      	b.n	800b94a <__kernel_rem_pio2f+0x14a>
 800b9be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b9c2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b9c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9ca:	da31      	bge.n	800ba30 <__kernel_rem_pio2f+0x230>
 800b9cc:	2700      	movs	r7, #0
 800b9ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b9d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9d6:	f040 809b 	bne.w	800bb10 <__kernel_rem_pio2f+0x310>
 800b9da:	1e74      	subs	r4, r6, #1
 800b9dc:	46a4      	mov	ip, r4
 800b9de:	2000      	movs	r0, #0
 800b9e0:	45d4      	cmp	ip, sl
 800b9e2:	da4a      	bge.n	800ba7a <__kernel_rem_pio2f+0x27a>
 800b9e4:	2800      	cmp	r0, #0
 800b9e6:	d07a      	beq.n	800bade <__kernel_rem_pio2f+0x2de>
 800b9e8:	ab08      	add	r3, sp, #32
 800b9ea:	3d08      	subs	r5, #8
 800b9ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	f000 8081 	beq.w	800baf8 <__kernel_rem_pio2f+0x2f8>
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b9fc:	00a5      	lsls	r5, r4, #2
 800b9fe:	f000 fa2f 	bl	800be60 <scalbnf>
 800ba02:	aa44      	add	r2, sp, #272	; 0x110
 800ba04:	1d2b      	adds	r3, r5, #4
 800ba06:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800bb08 <__kernel_rem_pio2f+0x308>
 800ba0a:	18d1      	adds	r1, r2, r3
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	2a00      	cmp	r2, #0
 800ba10:	f280 80ae 	bge.w	800bb70 <__kernel_rem_pio2f+0x370>
 800ba14:	4622      	mov	r2, r4
 800ba16:	2a00      	cmp	r2, #0
 800ba18:	f2c0 80cc 	blt.w	800bbb4 <__kernel_rem_pio2f+0x3b4>
 800ba1c:	a944      	add	r1, sp, #272	; 0x110
 800ba1e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800ba22:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800bb00 <__kernel_rem_pio2f+0x300>
 800ba26:	eddf 7a39 	vldr	s15, [pc, #228]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800ba2a:	2000      	movs	r0, #0
 800ba2c:	1aa1      	subs	r1, r4, r2
 800ba2e:	e0b6      	b.n	800bb9e <__kernel_rem_pio2f+0x39e>
 800ba30:	2702      	movs	r7, #2
 800ba32:	e78c      	b.n	800b94e <__kernel_rem_pio2f+0x14e>
 800ba34:	6820      	ldr	r0, [r4, #0]
 800ba36:	b94b      	cbnz	r3, 800ba4c <__kernel_rem_pio2f+0x24c>
 800ba38:	b118      	cbz	r0, 800ba42 <__kernel_rem_pio2f+0x242>
 800ba3a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ba3e:	6020      	str	r0, [r4, #0]
 800ba40:	2001      	movs	r0, #1
 800ba42:	f10e 0e01 	add.w	lr, lr, #1
 800ba46:	3404      	adds	r4, #4
 800ba48:	4603      	mov	r3, r0
 800ba4a:	e785      	b.n	800b958 <__kernel_rem_pio2f+0x158>
 800ba4c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800ba50:	6020      	str	r0, [r4, #0]
 800ba52:	4618      	mov	r0, r3
 800ba54:	e7f5      	b.n	800ba42 <__kernel_rem_pio2f+0x242>
 800ba56:	1e74      	subs	r4, r6, #1
 800ba58:	a808      	add	r0, sp, #32
 800ba5a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ba5e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ba62:	f10d 0c20 	add.w	ip, sp, #32
 800ba66:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800ba6a:	e77e      	b.n	800b96a <__kernel_rem_pio2f+0x16a>
 800ba6c:	1e74      	subs	r4, r6, #1
 800ba6e:	a808      	add	r0, sp, #32
 800ba70:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ba74:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800ba78:	e7f3      	b.n	800ba62 <__kernel_rem_pio2f+0x262>
 800ba7a:	ab08      	add	r3, sp, #32
 800ba7c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ba80:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ba84:	4318      	orrs	r0, r3
 800ba86:	e7ab      	b.n	800b9e0 <__kernel_rem_pio2f+0x1e0>
 800ba88:	f10c 0c01 	add.w	ip, ip, #1
 800ba8c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800ba90:	2c00      	cmp	r4, #0
 800ba92:	d0f9      	beq.n	800ba88 <__kernel_rem_pio2f+0x288>
 800ba94:	9b05      	ldr	r3, [sp, #20]
 800ba96:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800ba9a:	eb0d 0003 	add.w	r0, sp, r3
 800ba9e:	9b01      	ldr	r3, [sp, #4]
 800baa0:	18f4      	adds	r4, r6, r3
 800baa2:	ab1c      	add	r3, sp, #112	; 0x70
 800baa4:	1c77      	adds	r7, r6, #1
 800baa6:	384c      	subs	r0, #76	; 0x4c
 800baa8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800baac:	4466      	add	r6, ip
 800baae:	42be      	cmp	r6, r7
 800bab0:	f6ff af0b 	blt.w	800b8ca <__kernel_rem_pio2f+0xca>
 800bab4:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800bab8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800babc:	ee07 3a90 	vmov	s15, r3
 800bac0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bac4:	f04f 0c00 	mov.w	ip, #0
 800bac8:	ece4 7a01 	vstmia	r4!, {s15}
 800bacc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800bad0:	46a1      	mov	r9, r4
 800bad2:	458c      	cmp	ip, r1
 800bad4:	dd07      	ble.n	800bae6 <__kernel_rem_pio2f+0x2e6>
 800bad6:	ece0 7a01 	vstmia	r0!, {s15}
 800bada:	3701      	adds	r7, #1
 800badc:	e7e7      	b.n	800baae <__kernel_rem_pio2f+0x2ae>
 800bade:	9804      	ldr	r0, [sp, #16]
 800bae0:	f04f 0c01 	mov.w	ip, #1
 800bae4:	e7d2      	b.n	800ba8c <__kernel_rem_pio2f+0x28c>
 800bae6:	ecfe 6a01 	vldmia	lr!, {s13}
 800baea:	ed39 7a01 	vldmdb	r9!, {s14}
 800baee:	f10c 0c01 	add.w	ip, ip, #1
 800baf2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800baf6:	e7ec      	b.n	800bad2 <__kernel_rem_pio2f+0x2d2>
 800baf8:	3c01      	subs	r4, #1
 800bafa:	e775      	b.n	800b9e8 <__kernel_rem_pio2f+0x1e8>
 800bafc:	0800c838 	.word	0x0800c838
 800bb00:	0800c80c 	.word	0x0800c80c
 800bb04:	43800000 	.word	0x43800000
 800bb08:	3b800000 	.word	0x3b800000
 800bb0c:	00000000 	.word	0x00000000
 800bb10:	9b03      	ldr	r3, [sp, #12]
 800bb12:	eeb0 0a48 	vmov.f32	s0, s16
 800bb16:	1a98      	subs	r0, r3, r2
 800bb18:	f000 f9a2 	bl	800be60 <scalbnf>
 800bb1c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800bb04 <__kernel_rem_pio2f+0x304>
 800bb20:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800bb24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb28:	db19      	blt.n	800bb5e <__kernel_rem_pio2f+0x35e>
 800bb2a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800bb08 <__kernel_rem_pio2f+0x308>
 800bb2e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800bb32:	aa08      	add	r2, sp, #32
 800bb34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb38:	1c74      	adds	r4, r6, #1
 800bb3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb3e:	3508      	adds	r5, #8
 800bb40:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800bb44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bb4c:	ee10 3a10 	vmov	r3, s0
 800bb50:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800bb54:	ee17 3a90 	vmov	r3, s15
 800bb58:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800bb5c:	e74b      	b.n	800b9f6 <__kernel_rem_pio2f+0x1f6>
 800bb5e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bb62:	aa08      	add	r2, sp, #32
 800bb64:	ee10 3a10 	vmov	r3, s0
 800bb68:	4634      	mov	r4, r6
 800bb6a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800bb6e:	e742      	b.n	800b9f6 <__kernel_rem_pio2f+0x1f6>
 800bb70:	a808      	add	r0, sp, #32
 800bb72:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800bb76:	9001      	str	r0, [sp, #4]
 800bb78:	ee07 0a90 	vmov	s15, r0
 800bb7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb80:	3a01      	subs	r2, #1
 800bb82:	ee67 7a80 	vmul.f32	s15, s15, s0
 800bb86:	ee20 0a07 	vmul.f32	s0, s0, s14
 800bb8a:	ed61 7a01 	vstmdb	r1!, {s15}
 800bb8e:	e73e      	b.n	800ba0e <__kernel_rem_pio2f+0x20e>
 800bb90:	ecfc 6a01 	vldmia	ip!, {s13}
 800bb94:	ecb6 7a01 	vldmia	r6!, {s14}
 800bb98:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bb9c:	3001      	adds	r0, #1
 800bb9e:	4550      	cmp	r0, sl
 800bba0:	dc01      	bgt.n	800bba6 <__kernel_rem_pio2f+0x3a6>
 800bba2:	4288      	cmp	r0, r1
 800bba4:	ddf4      	ble.n	800bb90 <__kernel_rem_pio2f+0x390>
 800bba6:	a858      	add	r0, sp, #352	; 0x160
 800bba8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bbac:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800bbb0:	3a01      	subs	r2, #1
 800bbb2:	e730      	b.n	800ba16 <__kernel_rem_pio2f+0x216>
 800bbb4:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800bbb6:	2a02      	cmp	r2, #2
 800bbb8:	dc09      	bgt.n	800bbce <__kernel_rem_pio2f+0x3ce>
 800bbba:	2a00      	cmp	r2, #0
 800bbbc:	dc2a      	bgt.n	800bc14 <__kernel_rem_pio2f+0x414>
 800bbbe:	d043      	beq.n	800bc48 <__kernel_rem_pio2f+0x448>
 800bbc0:	f009 0007 	and.w	r0, r9, #7
 800bbc4:	b059      	add	sp, #356	; 0x164
 800bbc6:	ecbd 8b04 	vpop	{d8-d9}
 800bbca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbce:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800bbd0:	2b03      	cmp	r3, #3
 800bbd2:	d1f5      	bne.n	800bbc0 <__kernel_rem_pio2f+0x3c0>
 800bbd4:	ab30      	add	r3, sp, #192	; 0xc0
 800bbd6:	442b      	add	r3, r5
 800bbd8:	461a      	mov	r2, r3
 800bbda:	4619      	mov	r1, r3
 800bbdc:	4620      	mov	r0, r4
 800bbde:	2800      	cmp	r0, #0
 800bbe0:	f1a1 0104 	sub.w	r1, r1, #4
 800bbe4:	dc51      	bgt.n	800bc8a <__kernel_rem_pio2f+0x48a>
 800bbe6:	4621      	mov	r1, r4
 800bbe8:	2901      	cmp	r1, #1
 800bbea:	f1a2 0204 	sub.w	r2, r2, #4
 800bbee:	dc5c      	bgt.n	800bcaa <__kernel_rem_pio2f+0x4aa>
 800bbf0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800bbf4:	3304      	adds	r3, #4
 800bbf6:	2c01      	cmp	r4, #1
 800bbf8:	dc67      	bgt.n	800bcca <__kernel_rem_pio2f+0x4ca>
 800bbfa:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800bbfe:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800bc02:	2f00      	cmp	r7, #0
 800bc04:	d167      	bne.n	800bcd6 <__kernel_rem_pio2f+0x4d6>
 800bc06:	edc8 6a00 	vstr	s13, [r8]
 800bc0a:	ed88 7a01 	vstr	s14, [r8, #4]
 800bc0e:	edc8 7a02 	vstr	s15, [r8, #8]
 800bc12:	e7d5      	b.n	800bbc0 <__kernel_rem_pio2f+0x3c0>
 800bc14:	aa30      	add	r2, sp, #192	; 0xc0
 800bc16:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800bc1a:	4413      	add	r3, r2
 800bc1c:	4622      	mov	r2, r4
 800bc1e:	2a00      	cmp	r2, #0
 800bc20:	da24      	bge.n	800bc6c <__kernel_rem_pio2f+0x46c>
 800bc22:	b34f      	cbz	r7, 800bc78 <__kernel_rem_pio2f+0x478>
 800bc24:	eef1 7a47 	vneg.f32	s15, s14
 800bc28:	edc8 7a00 	vstr	s15, [r8]
 800bc2c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800bc30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc34:	aa31      	add	r2, sp, #196	; 0xc4
 800bc36:	2301      	movs	r3, #1
 800bc38:	429c      	cmp	r4, r3
 800bc3a:	da20      	bge.n	800bc7e <__kernel_rem_pio2f+0x47e>
 800bc3c:	b10f      	cbz	r7, 800bc42 <__kernel_rem_pio2f+0x442>
 800bc3e:	eef1 7a67 	vneg.f32	s15, s15
 800bc42:	edc8 7a01 	vstr	s15, [r8, #4]
 800bc46:	e7bb      	b.n	800bbc0 <__kernel_rem_pio2f+0x3c0>
 800bc48:	aa30      	add	r2, sp, #192	; 0xc0
 800bc4a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800bb0c <__kernel_rem_pio2f+0x30c>
 800bc4e:	4413      	add	r3, r2
 800bc50:	2c00      	cmp	r4, #0
 800bc52:	da05      	bge.n	800bc60 <__kernel_rem_pio2f+0x460>
 800bc54:	b10f      	cbz	r7, 800bc5a <__kernel_rem_pio2f+0x45a>
 800bc56:	eef1 7a67 	vneg.f32	s15, s15
 800bc5a:	edc8 7a00 	vstr	s15, [r8]
 800bc5e:	e7af      	b.n	800bbc0 <__kernel_rem_pio2f+0x3c0>
 800bc60:	ed33 7a01 	vldmdb	r3!, {s14}
 800bc64:	3c01      	subs	r4, #1
 800bc66:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc6a:	e7f1      	b.n	800bc50 <__kernel_rem_pio2f+0x450>
 800bc6c:	ed73 7a01 	vldmdb	r3!, {s15}
 800bc70:	3a01      	subs	r2, #1
 800bc72:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bc76:	e7d2      	b.n	800bc1e <__kernel_rem_pio2f+0x41e>
 800bc78:	eef0 7a47 	vmov.f32	s15, s14
 800bc7c:	e7d4      	b.n	800bc28 <__kernel_rem_pio2f+0x428>
 800bc7e:	ecb2 7a01 	vldmia	r2!, {s14}
 800bc82:	3301      	adds	r3, #1
 800bc84:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc88:	e7d6      	b.n	800bc38 <__kernel_rem_pio2f+0x438>
 800bc8a:	edd1 7a00 	vldr	s15, [r1]
 800bc8e:	edd1 6a01 	vldr	s13, [r1, #4]
 800bc92:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bc96:	3801      	subs	r0, #1
 800bc98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc9c:	ed81 7a00 	vstr	s14, [r1]
 800bca0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bca4:	edc1 7a01 	vstr	s15, [r1, #4]
 800bca8:	e799      	b.n	800bbde <__kernel_rem_pio2f+0x3de>
 800bcaa:	edd2 7a00 	vldr	s15, [r2]
 800bcae:	edd2 6a01 	vldr	s13, [r2, #4]
 800bcb2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bcb6:	3901      	subs	r1, #1
 800bcb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcbc:	ed82 7a00 	vstr	s14, [r2]
 800bcc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcc4:	edc2 7a01 	vstr	s15, [r2, #4]
 800bcc8:	e78e      	b.n	800bbe8 <__kernel_rem_pio2f+0x3e8>
 800bcca:	ed33 7a01 	vldmdb	r3!, {s14}
 800bcce:	3c01      	subs	r4, #1
 800bcd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bcd4:	e78f      	b.n	800bbf6 <__kernel_rem_pio2f+0x3f6>
 800bcd6:	eef1 6a66 	vneg.f32	s13, s13
 800bcda:	eeb1 7a47 	vneg.f32	s14, s14
 800bcde:	edc8 6a00 	vstr	s13, [r8]
 800bce2:	ed88 7a01 	vstr	s14, [r8, #4]
 800bce6:	eef1 7a67 	vneg.f32	s15, s15
 800bcea:	e790      	b.n	800bc0e <__kernel_rem_pio2f+0x40e>

0800bcec <__kernel_sinf>:
 800bcec:	ee10 3a10 	vmov	r3, s0
 800bcf0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bcf4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800bcf8:	da04      	bge.n	800bd04 <__kernel_sinf+0x18>
 800bcfa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bcfe:	ee17 3a90 	vmov	r3, s15
 800bd02:	b35b      	cbz	r3, 800bd5c <__kernel_sinf+0x70>
 800bd04:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bd08:	eddf 7a15 	vldr	s15, [pc, #84]	; 800bd60 <__kernel_sinf+0x74>
 800bd0c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800bd64 <__kernel_sinf+0x78>
 800bd10:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd14:	eddf 7a14 	vldr	s15, [pc, #80]	; 800bd68 <__kernel_sinf+0x7c>
 800bd18:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd1c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800bd6c <__kernel_sinf+0x80>
 800bd20:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bd24:	eddf 7a12 	vldr	s15, [pc, #72]	; 800bd70 <__kernel_sinf+0x84>
 800bd28:	ee60 6a07 	vmul.f32	s13, s0, s14
 800bd2c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bd30:	b930      	cbnz	r0, 800bd40 <__kernel_sinf+0x54>
 800bd32:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800bd74 <__kernel_sinf+0x88>
 800bd36:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bd3a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bd3e:	4770      	bx	lr
 800bd40:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bd44:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800bd48:	eee0 7a86 	vfma.f32	s15, s1, s12
 800bd4c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800bd50:	eddf 7a09 	vldr	s15, [pc, #36]	; 800bd78 <__kernel_sinf+0x8c>
 800bd54:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800bd58:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bd5c:	4770      	bx	lr
 800bd5e:	bf00      	nop
 800bd60:	2f2ec9d3 	.word	0x2f2ec9d3
 800bd64:	b2d72f34 	.word	0xb2d72f34
 800bd68:	3638ef1b 	.word	0x3638ef1b
 800bd6c:	b9500d01 	.word	0xb9500d01
 800bd70:	3c088889 	.word	0x3c088889
 800bd74:	be2aaaab 	.word	0xbe2aaaab
 800bd78:	3e2aaaab 	.word	0x3e2aaaab

0800bd7c <with_errnof>:
 800bd7c:	b513      	push	{r0, r1, r4, lr}
 800bd7e:	4604      	mov	r4, r0
 800bd80:	ed8d 0a01 	vstr	s0, [sp, #4]
 800bd84:	f7fa fa0a 	bl	800619c <__errno>
 800bd88:	ed9d 0a01 	vldr	s0, [sp, #4]
 800bd8c:	6004      	str	r4, [r0, #0]
 800bd8e:	b002      	add	sp, #8
 800bd90:	bd10      	pop	{r4, pc}

0800bd92 <xflowf>:
 800bd92:	b130      	cbz	r0, 800bda2 <xflowf+0x10>
 800bd94:	eef1 7a40 	vneg.f32	s15, s0
 800bd98:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bd9c:	2022      	movs	r0, #34	; 0x22
 800bd9e:	f7ff bfed 	b.w	800bd7c <with_errnof>
 800bda2:	eef0 7a40 	vmov.f32	s15, s0
 800bda6:	e7f7      	b.n	800bd98 <xflowf+0x6>

0800bda8 <__math_uflowf>:
 800bda8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bdb0 <__math_uflowf+0x8>
 800bdac:	f7ff bff1 	b.w	800bd92 <xflowf>
 800bdb0:	10000000 	.word	0x10000000

0800bdb4 <__math_oflowf>:
 800bdb4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bdbc <__math_oflowf+0x8>
 800bdb8:	f7ff bfeb 	b.w	800bd92 <xflowf>
 800bdbc:	70000000 	.word	0x70000000

0800bdc0 <finitef>:
 800bdc0:	b082      	sub	sp, #8
 800bdc2:	ed8d 0a01 	vstr	s0, [sp, #4]
 800bdc6:	9801      	ldr	r0, [sp, #4]
 800bdc8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800bdcc:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800bdd0:	bfac      	ite	ge
 800bdd2:	2000      	movge	r0, #0
 800bdd4:	2001      	movlt	r0, #1
 800bdd6:	b002      	add	sp, #8
 800bdd8:	4770      	bx	lr
	...

0800bddc <floorf>:
 800bddc:	ee10 3a10 	vmov	r3, s0
 800bde0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bde4:	3a7f      	subs	r2, #127	; 0x7f
 800bde6:	2a16      	cmp	r2, #22
 800bde8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bdec:	dc2a      	bgt.n	800be44 <floorf+0x68>
 800bdee:	2a00      	cmp	r2, #0
 800bdf0:	da11      	bge.n	800be16 <floorf+0x3a>
 800bdf2:	eddf 7a18 	vldr	s15, [pc, #96]	; 800be54 <floorf+0x78>
 800bdf6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bdfa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bdfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be02:	dd05      	ble.n	800be10 <floorf+0x34>
 800be04:	2b00      	cmp	r3, #0
 800be06:	da23      	bge.n	800be50 <floorf+0x74>
 800be08:	4a13      	ldr	r2, [pc, #76]	; (800be58 <floorf+0x7c>)
 800be0a:	2900      	cmp	r1, #0
 800be0c:	bf18      	it	ne
 800be0e:	4613      	movne	r3, r2
 800be10:	ee00 3a10 	vmov	s0, r3
 800be14:	4770      	bx	lr
 800be16:	4911      	ldr	r1, [pc, #68]	; (800be5c <floorf+0x80>)
 800be18:	4111      	asrs	r1, r2
 800be1a:	420b      	tst	r3, r1
 800be1c:	d0fa      	beq.n	800be14 <floorf+0x38>
 800be1e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800be54 <floorf+0x78>
 800be22:	ee30 0a27 	vadd.f32	s0, s0, s15
 800be26:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800be2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be2e:	ddef      	ble.n	800be10 <floorf+0x34>
 800be30:	2b00      	cmp	r3, #0
 800be32:	bfbe      	ittt	lt
 800be34:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800be38:	fa40 f202 	asrlt.w	r2, r0, r2
 800be3c:	189b      	addlt	r3, r3, r2
 800be3e:	ea23 0301 	bic.w	r3, r3, r1
 800be42:	e7e5      	b.n	800be10 <floorf+0x34>
 800be44:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800be48:	d3e4      	bcc.n	800be14 <floorf+0x38>
 800be4a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800be4e:	4770      	bx	lr
 800be50:	2300      	movs	r3, #0
 800be52:	e7dd      	b.n	800be10 <floorf+0x34>
 800be54:	7149f2ca 	.word	0x7149f2ca
 800be58:	bf800000 	.word	0xbf800000
 800be5c:	007fffff 	.word	0x007fffff

0800be60 <scalbnf>:
 800be60:	ee10 3a10 	vmov	r3, s0
 800be64:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800be68:	d025      	beq.n	800beb6 <scalbnf+0x56>
 800be6a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800be6e:	d302      	bcc.n	800be76 <scalbnf+0x16>
 800be70:	ee30 0a00 	vadd.f32	s0, s0, s0
 800be74:	4770      	bx	lr
 800be76:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800be7a:	d122      	bne.n	800bec2 <scalbnf+0x62>
 800be7c:	4b2a      	ldr	r3, [pc, #168]	; (800bf28 <scalbnf+0xc8>)
 800be7e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800bf2c <scalbnf+0xcc>
 800be82:	4298      	cmp	r0, r3
 800be84:	ee20 0a27 	vmul.f32	s0, s0, s15
 800be88:	db16      	blt.n	800beb8 <scalbnf+0x58>
 800be8a:	ee10 3a10 	vmov	r3, s0
 800be8e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800be92:	3a19      	subs	r2, #25
 800be94:	4402      	add	r2, r0
 800be96:	2afe      	cmp	r2, #254	; 0xfe
 800be98:	dd15      	ble.n	800bec6 <scalbnf+0x66>
 800be9a:	ee10 3a10 	vmov	r3, s0
 800be9e:	eddf 7a24 	vldr	s15, [pc, #144]	; 800bf30 <scalbnf+0xd0>
 800bea2:	eddf 6a24 	vldr	s13, [pc, #144]	; 800bf34 <scalbnf+0xd4>
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	eeb0 7a67 	vmov.f32	s14, s15
 800beac:	bfb8      	it	lt
 800beae:	eef0 7a66 	vmovlt.f32	s15, s13
 800beb2:	ee27 0a27 	vmul.f32	s0, s14, s15
 800beb6:	4770      	bx	lr
 800beb8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800bf38 <scalbnf+0xd8>
 800bebc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bec0:	4770      	bx	lr
 800bec2:	0dd2      	lsrs	r2, r2, #23
 800bec4:	e7e6      	b.n	800be94 <scalbnf+0x34>
 800bec6:	2a00      	cmp	r2, #0
 800bec8:	dd06      	ble.n	800bed8 <scalbnf+0x78>
 800beca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bece:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800bed2:	ee00 3a10 	vmov	s0, r3
 800bed6:	4770      	bx	lr
 800bed8:	f112 0f16 	cmn.w	r2, #22
 800bedc:	da1a      	bge.n	800bf14 <scalbnf+0xb4>
 800bede:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bee2:	4298      	cmp	r0, r3
 800bee4:	ee10 3a10 	vmov	r3, s0
 800bee8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800beec:	dd0a      	ble.n	800bf04 <scalbnf+0xa4>
 800beee:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800bf30 <scalbnf+0xd0>
 800bef2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800bf34 <scalbnf+0xd4>
 800bef6:	eef0 7a40 	vmov.f32	s15, s0
 800befa:	2b00      	cmp	r3, #0
 800befc:	bf18      	it	ne
 800befe:	eeb0 0a47 	vmovne.f32	s0, s14
 800bf02:	e7db      	b.n	800bebc <scalbnf+0x5c>
 800bf04:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800bf38 <scalbnf+0xd8>
 800bf08:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800bf3c <scalbnf+0xdc>
 800bf0c:	eef0 7a40 	vmov.f32	s15, s0
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	e7f3      	b.n	800befc <scalbnf+0x9c>
 800bf14:	3219      	adds	r2, #25
 800bf16:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bf1a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800bf1e:	eddf 7a08 	vldr	s15, [pc, #32]	; 800bf40 <scalbnf+0xe0>
 800bf22:	ee07 3a10 	vmov	s14, r3
 800bf26:	e7c4      	b.n	800beb2 <scalbnf+0x52>
 800bf28:	ffff3cb0 	.word	0xffff3cb0
 800bf2c:	4c000000 	.word	0x4c000000
 800bf30:	7149f2ca 	.word	0x7149f2ca
 800bf34:	f149f2ca 	.word	0xf149f2ca
 800bf38:	0da24260 	.word	0x0da24260
 800bf3c:	8da24260 	.word	0x8da24260
 800bf40:	33000000 	.word	0x33000000

0800bf44 <_init>:
 800bf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf46:	bf00      	nop
 800bf48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf4a:	bc08      	pop	{r3}
 800bf4c:	469e      	mov	lr, r3
 800bf4e:	4770      	bx	lr

0800bf50 <_fini>:
 800bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf52:	bf00      	nop
 800bf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf56:	bc08      	pop	{r3}
 800bf58:	469e      	mov	lr, r3
 800bf5a:	4770      	bx	lr
