Manuel Lois Anido , Alexander Paar , Nader Bagherzadeh, Improving the Operation Autonomy of SIMD Processing Elements by Using Guarded Instructions and Pseudo Branches, Proceedings of the Euromicro Symposium on Digital Systems Design, p.148, September 04-06, 2002
C. Arbelo , A. Kanstein , S. López , J. F. López , M. Berekovic , R. Sarmiento , J.-Y. Mignolet, Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
ARM NEON. 2013. The ARM® NEON<sup>TM</sup> general-purpose SIMD engine. http://www.arm.com/products/processors/technologies/neon.php.
Jürgen Becker , Martin Vorbach, Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC), Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.107, February 20-21, 2003
Chang, K. and Choi, K. 2008. Mapping control intensive kernels onto coarse-grained reconfigurable array architecture. InProceedings of the International SoC Design Conference.
Choi, K. 2011. Coarse-grained reconfigurable array: Architecture and application mapping.IPSJ Trans. Syst. LSI Des. Methodol. 4, 31--46.
Youngsoo Choi , Allan Knies , Luke Gerke , Tin-Fook Ngai, The impact of if-conversion and branch prediction on program execution on the Intel® Itanium™ processor, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Weihaw Chuang , Brad Calder , Jeanne Ferrante, Phi-Predication for light-weight if-conversion, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Dang, P. 2005. An efficient implementation of in-loop deblocking filters for H.264 using VLIW architecture and predication. InProceedings of the International Conference on Consumer Electronics (Digest of Technical Papers).
Ganesh Dasika , Mark Woh , Sangwon Seo , Nathan Clark , Trevor Mudge , Scott Mahlke, Mighty-morphing power-SIMD, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878934]
Amir Fijany , Fouzhan Hosseini, Image processing applications on a low power highly parallel SIMD architecture, Proceedings of the 2011 IEEE Aerospace Conference, p.1-12, March 05-12, 2011[doi>10.1109/AERO.2011.5747456]
Garzia, F., Hussain, W., and Nurmi, J. 2009. CREMA: A coarse-grain reconfigurable array with mapping adaptiveness. InProceedings of the International Conference on Field Programmable Logic and Applications.
Han, K. and Choi, K. 2009. Library-based mapping of application to reconfigurable array architecture.J. Semiconductor Technol. Sci. 9, 209--215.
Han, K., Paek, J. K., and Choi, K. 2010. Acceleration of control flow on CGRA using advanced predicated execution. InProceedings of the International Conference on Field-Programmable Technology.
Han, K., Park, S., and Choi, K. 2012. State-based full predication for low power coarse-grained reconfigurable architecture. InProceedings of the Design, Automation and Test in Europe Conference and Exhibition.
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
Huang, L., Shen, L., Ma, S., Xiao, N., and Wang, Z. 2009. DM-SIMD: A new SIMD predication mechanism for exploiting superword level parallelism. InProceedings of the International Conference on ASIC.
Yoonjin Kim , Mary Kiemb , Chulsoo Park , Jinyong Jung , Kiyoung Choi, Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization, Proceedings of the conference on Design, Automation and Test in Europe, p.12-17, March 07-11, 2005[doi>10.1109/DATE.2005.260]
Yoonjin Kim , Ilhyun Park , Kiyoung Choi , Yunheung Paek, Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165646]
Andy Lambrechts , Praveen Raghavan , Murali Jayapala , Francky Catthoor , Diederik Verkest, Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor, Proceedings of the 21st International Conference on VLSI Design, p.201-207, January 04-08, 2008[doi>10.1109/VLSI.2008.25]
Lee, D., Jo, M., Han, K., and Choi, K. 2009. FloRA: Coarse-grained reconfigurable architecture with floating-point operation capability. InProceedings of the International Conference on Field-Programmable Technology.
Scott A. Mahlke , Richard E. Hank , James E. McCormick , David I. August , Wen-Mei W. Hwu, A comparison of full and partial predicated execution support for ILP processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.138-150, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.225965]
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. 2009. CACTI 6.0: A tool to model large caches. Tech. rep. HPL-2009-85, HP Laboratories.
Nishimura, T., Hirai, K., Saito, Y., Nakamura, T., Hasegawa, Y., Tsutsusmi, S., Tunbunheng, V., and Amano, H. 2008. Power reduction techniques for dynamically reconfigurable processor arrays. InProceedings of the International Conference on Field Programmable Logic and Applications.
Eduardo Quinones , Joan-Manuel Parcerisa , Antonio Gonzailez, Improving Branch Prediction and Predicated Execution in Out-of-Order Processors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.75-84, February 10-14, 2007[doi>10.1109/HPCA.2007.346186]
Yoshiki Saito , Toru Sano , Masaru Kato , Vasutan Tunbunheng , Yoshihiro Yasuda , Masayuki Kimura , Hideharu Amano, MuCCRA-3: a low power dynamically reconfigurable processor array, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Jaewook Shin , Mary Hall , Jacqueline Chame, Superword-Level Parallelism in the Presence of Control Flow, Proceedings of the international symposium on Code generation and optimization, p.165-175, March 20-23, 2005[doi>10.1109/CGO.2005.33]
