<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.111121</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x1aa7360: i16 = rotl 0x1b17098, 0x1b172a0
  0x1b17098: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x196a7b8, 0x1aa71c0, undef:i64
    0x1aa71c0: i64 = add 0x1b175e0, 0x1aa7158
      0x1b175e0: i64 = bitcast 0x1b173d8
        0x1b173d8: v2i32 = BUILD_VECTOR 0x1b171d0, 0x1b17370
          0x1b171d0: i32 = extract_vector_elt 0x1aa7498, Constant:i32&lt;2&gt;
            0x1aa7498: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x196a7b8, 0x1b17578, undef:i64
              0x1b17578: i64 = AssertAlign 0x1b17920
                0x1b17920: i64,ch = CopyFromReg 0x196a7b8, Register:i64 %3
                  0x1aa6c78: i64 = Register %3
              0x1b16fc8: i64 = undef
            0x1b177e8: i32 = Constant&lt;2&gt;
          0x1b17370: i32 = extract_vector_elt 0x1aa7498, Constant:i32&lt;3&gt;
            0x1aa7498: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x196a7b8, 0x1b17578, undef:i64
              0x1b17578: i64 = AssertAlign 0x1b17920
                0x1b17920: i64,ch = CopyFromReg 0x196a7b8, Register:i64 %3
                  0x1aa6c78: i64 = Register %3
              0x1b16fc8: i64 = undef
            0x1b17308: i32 = Constant&lt;3&gt;
      0x1aa7158: i64 = shl 0x1b16f60, Constant:i32&lt;1&gt;
        0x1b16f60: i64,i1 = MAD_U64_U32 0x1b17c60, 0x1b17440, 0x1aa7020
          0x1b17c60: i32 = and 0x1b17b90, Constant:i32&lt;65535&gt;
            0x1b17b90: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x196a7b8, 0x1b17b28, undef:i64
              0x1b17b28: i64 = add nuw 0x1b17a58, Constant:i64&lt;4&gt;
                0x1b17a58: i64 = AssertAlign 0x1aa7638
                  0x1aa7638: i64,ch = CopyFromReg 0x196a7b8, Register:i64 %2

                0x1b17ac0: i64 = Constant&lt;4&gt;
              0x1b16fc8: i64 = undef
            0x1b17bf8: i32 = Constant&lt;65535&gt;
          0x1b17440: i32,ch = CopyFromReg 0x196a7b8, Register:i32 %4
            0x1aa6db0: i32 = Register %4
          0x1aa7020: i64 = add nuw nsw 0x1b17168, 0x1aa6fb8
            0x1b17168: i64 = zero_extend 0x1aa72f8
              0x1aa72f8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x196a7b8, 0x1b17d98, undef:i64
                0x1b17d98: i64 = add 0x1aa6b40, Constant:i64&lt;28&gt;
                  0x1aa6b40: i64 = AssertAlign 0x1b17920

                  0x1aa75d0: i64 = Constant&lt;28&gt;
                0x1b16fc8: i64 = undef
            0x1aa6fb8: i64 = zero_extend 0x1aa6d48
              0x1aa6d48: i32 = AssertZext 0x1b178b8, ValueType:ch:i10
                0x1b178b8: i32,ch = CopyFromReg 0x196a7b8, Register:i32 %0
                  0x1aa6e80: i32 = Register %0
        0x1b17718: i32 = Constant&lt;1&gt;
    0x1b16fc8: i64 = undef
  0x1b172a0: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x196a7b8, 0x1aa7290, undef:i64
    0x1aa7290: i64 = add 0x1b17100, 0x1aa7158
      0x1b17100: i64 = bitcast 0x1b17850
        0x1b17850: v2i32 = BUILD_VECTOR 0x1aa6ba8, 0x1b17780
          0x1aa6ba8: i32 = extract_vector_elt 0x1b17030, Constant:i32&lt;0&gt;
            0x1b17030: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x196a7b8, 0x1b16ef8, undef:i64
              0x1b16ef8: i64 = add nuw 0x1b17578, Constant:i64&lt;16&gt;
                0x1b17578: i64 = AssertAlign 0x1b17920
                  0x1b17920: i64,ch = CopyFromReg 0x196a7b8, Register:i64 %3

                0x1b16e90: i64 = Constant&lt;16&gt;
              0x1b16fc8: i64 = undef
            0x1b17648: i32 = Constant&lt;0&gt;
          0x1b17780: i32 = extract_vector_elt 0x1b17030, Constant:i32&lt;1&gt;
            0x1b17030: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x196a7b8, 0x1b16ef8, undef:i64
              0x1b16ef8: i64 = add nuw 0x1b17578, Constant:i64&lt;16&gt;
                0x1b17578: i64 = AssertAlign 0x1b17920
                  0x1b17920: i64,ch = CopyFromReg 0x196a7b8, Register:i64 %3

                0x1b16e90: i64 = Constant&lt;16&gt;
              0x1b16fc8: i64 = undef
            0x1b17718: i32 = Constant&lt;1&gt;
      0x1aa7158: i64 = shl 0x1b16f60, Constant:i32&lt;1&gt;
        0x1b16f60: i64,i1 = MAD_U64_U32 0x1b17c60, 0x1b17440, 0x1aa7020
          0x1b17c60: i32 = and 0x1b17b90, Constant:i32&lt;65535&gt;
            0x1b17b90: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x196a7b8, 0x1b17b28, undef:i64
              0x1b17b28: i64 = add nuw 0x1b17a58, Constant:i64&lt;4&gt;
                0x1b17a58: i64 = AssertAlign 0x1aa7638
                  0x1aa7638: i64,ch = CopyFromReg 0x196a7b8, Register:i64 %2

                0x1b17ac0: i64 = Constant&lt;4&gt;
              0x1b16fc8: i64 = undef
            0x1b17bf8: i32 = Constant&lt;65535&gt;
          0x1b17440: i32,ch = CopyFromReg 0x196a7b8, Register:i32 %4
            0x1aa6db0: i32 = Register %4
          0x1aa7020: i64 = add nuw nsw 0x1b17168, 0x1aa6fb8
            0x1b17168: i64 = zero_extend 0x1aa72f8
              0x1aa72f8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x196a7b8, 0x1b17d98, undef:i64
                0x1b17d98: i64 = add 0x1aa6b40, Constant:i64&lt;28&gt;
                  0x1aa6b40: i64 = AssertAlign 0x1b17920

                  0x1aa75d0: i64 = Constant&lt;28&gt;
                0x1b16fc8: i64 = undef
            0x1aa6fb8: i64 = zero_extend 0x1aa6d48
              0x1aa6d48: i32 = AssertZext 0x1b178b8, ValueType:ch:i10
                0x1b178b8: i32,ch = CopyFromReg 0x196a7b8, Register:i32 %0
                  0x1aa6e80: i32 = Register %0
        0x1b17718: i32 = Constant&lt;1&gt;
    0x1b16fc8: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
