# Paper on FPGA-based LLM accelerator
This list focuses on understanding optimization methods for FPGA-based Large Language Model (LLM) accelerators.   
     
Paper recommendations (accepted by conference): Please contact [me](yxue732@aucklanduni.ac.nz).  

## Papers
### 2025  
* [Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer](http://arxiv.org/abs/2503.16731)
  [Dynamic Sparsity Prediction], [Tiling Strategy], [Memory Access Optimization]


* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
* . []()
  
