# RISC-V TMR (Triple Modular Redundancy) Implementation

## ğŸ¯ **Objetivo**
Implementar el mismo algoritmo `result = a + b` con **Triple Modular Redundancy** para comparar con:
- Single SoC implementation (ya completada)
- FPGA implementation (referencia)

## ğŸ”§ **Concepto TMR**
```
Input (a=10, b=20)
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Core 1: a + b     â”‚ â†’ result1
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Core 2: a + b     â”‚ â†’ result2  
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
â”‚   Core 3: a + b     â”‚ â†’ result3
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Majority Voter    â”‚ â†’ final_result
â”‚ (2 de 3 wins)       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“Š **MÃ©tricas a Comparar**
- **Recursos**: Memory usage vs Single SoC
- **Performance**: Latency overhead del voting
- **Power**: 3x cores + voter logic
- **Reliability**: Fault tolerance capability

## ğŸ—ï¸ **Arquitectura TMR**
1. **3 Core Replicas**: Ejecutan algoritmo idÃ©ntico
2. **Majority Voter**: Compara los 3 resultados  
3. **Error Detection**: Identifica discrepancias
4. **Memory Isolation**: Cada core en sector separado

## ğŸ“‚ **Estructura del Proyecto**
```
tmr-implementation/
â”œâ”€â”€ bare-metal-workspace/
â”‚   â”œâ”€â”€ startup_tmr.s           # TMR bootloader
â”‚   â”œâ”€â”€ simple_add_tmr.c        # Core algorithm x3
â”‚   â”œâ”€â”€ tmr_voter.c             # Majority voting logic
â”‚   â”œâ”€â”€ tmr_link.ld            # Memory layout for 3 cores
â”‚   â”œâ”€â”€ run_tmr_analysis.ps1   # TMR compilation script
â”‚   â””â”€â”€ TMR_vs_Single_SoC.md   # Comparison results
â””â”€â”€ README.md                   # This file
```

## ğŸ¯ **ComparaciÃ³n Final Esperada**
| Metric | Single SoC | TMR SoC | FPGA | Winner |
|--------|------------|---------|------|--------|
| Power | 43.7 mW | ~150 mW | 261.8 mW | Single |
| Reliability | Low | High | Medium | TMR |
| Resources | 45 inst | ~135 inst | 6826 LE | Single |
| Performance | 50 MHz | ~45 MHz | 44.35 MHz | Single |

---
**Inicio**: 2025-11-08  
**Status**: En desarrollo  
**ComparaciÃ³n con**: SoC Single (completado), FPGA Cyclone IV