<stg><name>kernel_gemm_Pipeline_L3</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %index2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln1705_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln1705

]]></Node>
<StgValue><ssdm name="sext_ln1705_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln1705_cast = sext i58 %sext_ln1705_read

]]></Node>
<StgValue><ssdm name="sext_ln1705_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %merlin_gmem_kernel_gemm_512_C, void @empty_12, i32 0, i32 0, void @empty_0, i32 64, i32 4800, void @empty_1, void @empty_8, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln1823 = store i64 0, i64 %index2

]]></Node>
<StgValue><ssdm name="store_ln1823"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln1823 = store i64 0, i64 %index3

]]></Node>
<StgValue><ssdm name="store_ln1823"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:8 %store_ln1785 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln1785"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body92.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body92.i:0 %i_1 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body92.i:1 %index3_1 = load i64 %index3

]]></Node>
<StgValue><ssdm name="index3_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.body92.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %merlin_gmem_kernel_gemm_512_C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="64">
<![CDATA[
for.body92.i:3 %trunc_ln1870 = trunc i64 %index3_1

]]></Node>
<StgValue><ssdm name="trunc_ln1870"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.body92.i:4 %tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln1870, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="64">
<![CDATA[
for.body92.i:5 %trunc_ln1870_1 = trunc i64 %index3_1

]]></Node>
<StgValue><ssdm name="trunc_ln1870_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
for.body92.i:6 %tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln1870_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body92.i:7 %sub_ln1870 = sub i13 %tmp, i13 %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln1870"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body92.i:8 %icmp_ln1845 = icmp_eq  i13 %i_1, i13 4800

]]></Node>
<StgValue><ssdm name="icmp_ln1845"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body92.i:9 %i_2 = add i13 %i_1, i13 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body92.i:10 %br_ln1845 = br i1 %icmp_ln1845, void %for.body92.i.split, void %memcpy_wide_bus_write_float_3d_96_8_512.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1845"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body92.i.split:0 %index2_load = load i64 %index2

]]></Node>
<StgValue><ssdm name="index2_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="64">
<![CDATA[
for.body92.i.split:2 %trunc_ln1845 = trunc i64 %index2_load

]]></Node>
<StgValue><ssdm name="trunc_ln1845"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body92.i.split:6 %add_ln1870 = add i13 %sub_ln1870, i13 %trunc_ln1845

]]></Node>
<StgValue><ssdm name="add_ln1870"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="13">
<![CDATA[
for.body92.i.split:7 %zext_ln1870 = zext i13 %add_ln1870

]]></Node>
<StgValue><ssdm name="zext_ln1870"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:8 %C_buf_addr = getelementptr i32 %C_buf, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:9 %C_buf_16_addr = getelementptr i32 %C_buf_16, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_16_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:10 %C_buf_17_addr = getelementptr i32 %C_buf_17, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_17_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:11 %C_buf_18_addr = getelementptr i32 %C_buf_18, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_18_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:12 %C_buf_19_addr = getelementptr i32 %C_buf_19, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_19_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:13 %C_buf_20_addr = getelementptr i32 %C_buf_20, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_20_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:14 %C_buf_21_addr = getelementptr i32 %C_buf_21, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_21_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:15 %C_buf_22_addr = getelementptr i32 %C_buf_22, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_22_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:16 %C_buf_23_addr = getelementptr i32 %C_buf_23, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_23_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:17 %C_buf_24_addr = getelementptr i32 %C_buf_24, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_24_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:18 %C_buf_25_addr = getelementptr i32 %C_buf_25, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_25_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:19 %C_buf_26_addr = getelementptr i32 %C_buf_26, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_26_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:20 %C_buf_27_addr = getelementptr i32 %C_buf_27, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_27_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:21 %C_buf_28_addr = getelementptr i32 %C_buf_28, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_28_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:22 %C_buf_29_addr = getelementptr i32 %C_buf_29, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_29_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:23 %C_buf_30_addr = getelementptr i32 %C_buf_30, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="C_buf_30_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:24 %buf_tmp = load i13 %C_buf_addr

]]></Node>
<StgValue><ssdm name="buf_tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:25 %buf_tmp_8 = load i13 %C_buf_23_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:27 %buf_tmp_1 = load i13 %C_buf_16_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:28 %buf_tmp_9 = load i13 %C_buf_24_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_9"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:30 %buf_tmp_2 = load i13 %C_buf_17_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:31 %buf_tmp_10 = load i13 %C_buf_25_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_10"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:33 %buf_tmp_3 = load i13 %C_buf_18_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:34 %buf_tmp_11 = load i13 %C_buf_26_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_11"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:36 %buf_tmp_4 = load i13 %C_buf_19_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:37 %buf_tmp_12 = load i13 %C_buf_27_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_12"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:39 %buf_tmp_5 = load i13 %C_buf_20_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:40 %buf_tmp_13 = load i13 %C_buf_28_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_13"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:42 %buf_tmp_6 = load i13 %C_buf_21_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:43 %buf_tmp_14 = load i13 %C_buf_29_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_14"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:45 %buf_tmp_7 = load i13 %C_buf_22_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:46 %buf_tmp_15 = load i13 %C_buf_30_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_15"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body92.i.split:58 %icmp_ln1875 = icmp_eq  i64 %index2_load, i64 47

]]></Node>
<StgValue><ssdm name="icmp_ln1875"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body92.i.split:59 %index3_2 = add i64 %index3_1, i64 1

]]></Node>
<StgValue><ssdm name="index3_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body92.i.split:60 %index2_1 = add i64 %index2_load, i64 1

]]></Node>
<StgValue><ssdm name="index2_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:61 %index3_3 = select i1 %icmp_ln1875, i64 %index3_2, i64 %index3_1

]]></Node>
<StgValue><ssdm name="index3_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body92.i.split:62 %index2_2 = select i1 %icmp_ln1875, i64 0, i64 %index2_1

]]></Node>
<StgValue><ssdm name="index2_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body92.i.split:63 %store_ln1823 = store i64 %index2_2, i64 %index2

]]></Node>
<StgValue><ssdm name="store_ln1823"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body92.i.split:64 %store_ln1823 = store i64 %index3_3, i64 %index3

]]></Node>
<StgValue><ssdm name="store_ln1823"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body92.i.split:65 %store_ln1785 = store i13 %i_2, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln1785"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:24 %buf_tmp = load i13 %C_buf_addr

]]></Node>
<StgValue><ssdm name="buf_tmp"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:25 %buf_tmp_8 = load i13 %C_buf_23_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_8"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:27 %buf_tmp_1 = load i13 %C_buf_16_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:28 %buf_tmp_9 = load i13 %C_buf_24_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:30 %buf_tmp_2 = load i13 %C_buf_17_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:31 %buf_tmp_10 = load i13 %C_buf_25_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_10"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:33 %buf_tmp_3 = load i13 %C_buf_18_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:34 %buf_tmp_11 = load i13 %C_buf_26_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_11"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:36 %buf_tmp_4 = load i13 %C_buf_19_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:37 %buf_tmp_12 = load i13 %C_buf_27_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_12"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:39 %buf_tmp_5 = load i13 %C_buf_20_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:40 %buf_tmp_13 = load i13 %C_buf_28_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_13"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:42 %buf_tmp_6 = load i13 %C_buf_21_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:43 %buf_tmp_14 = load i13 %C_buf_29_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_14"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:45 %buf_tmp_7 = load i13 %C_buf_22_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_7"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="13">
<![CDATA[
for.body92.i.split:46 %buf_tmp_15 = load i13 %C_buf_30_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_15"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
memcpy_wide_bus_write_float_3d_96_8_512.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.body92.i.split:1 %merlin_gmem_kernel_gemm_512_C_addr = getelementptr i512 %merlin_gmem_kernel_gemm_512_C, i64 %sext_ln1705_cast

]]></Node>
<StgValue><ssdm name="merlin_gmem_kernel_gemm_512_C_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body92.i.split:3 %specpipeline_ln1850 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln1850"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body92.i.split:4 %speclooptripcount_ln1785 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4800, i64 4800, i64 4800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1785"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body92.i.split:5 %specloopname_ln1845 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1845"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:26 %raw_bits = bitcast i32 %buf_tmp

]]></Node>
<StgValue><ssdm name="raw_bits"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:29 %raw_bits_1 = bitcast i32 %buf_tmp_1

]]></Node>
<StgValue><ssdm name="raw_bits_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:32 %raw_bits_2 = bitcast i32 %buf_tmp_2

]]></Node>
<StgValue><ssdm name="raw_bits_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:35 %raw_bits_3 = bitcast i32 %buf_tmp_3

]]></Node>
<StgValue><ssdm name="raw_bits_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:38 %raw_bits_4 = bitcast i32 %buf_tmp_4

]]></Node>
<StgValue><ssdm name="raw_bits_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:41 %raw_bits_5 = bitcast i32 %buf_tmp_5

]]></Node>
<StgValue><ssdm name="raw_bits_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:44 %raw_bits_6 = bitcast i32 %buf_tmp_6

]]></Node>
<StgValue><ssdm name="raw_bits_6"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:47 %raw_bits_7 = bitcast i32 %buf_tmp_7

]]></Node>
<StgValue><ssdm name="raw_bits_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:48 %raw_bits_8 = bitcast i32 %buf_tmp_8

]]></Node>
<StgValue><ssdm name="raw_bits_8"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:49 %raw_bits_9 = bitcast i32 %buf_tmp_9

]]></Node>
<StgValue><ssdm name="raw_bits_9"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:50 %raw_bits_10 = bitcast i32 %buf_tmp_10

]]></Node>
<StgValue><ssdm name="raw_bits_10"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:51 %raw_bits_11 = bitcast i32 %buf_tmp_11

]]></Node>
<StgValue><ssdm name="raw_bits_11"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:52 %raw_bits_12 = bitcast i32 %buf_tmp_12

]]></Node>
<StgValue><ssdm name="raw_bits_12"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:53 %raw_bits_13 = bitcast i32 %buf_tmp_13

]]></Node>
<StgValue><ssdm name="raw_bits_13"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:54 %raw_bits_14 = bitcast i32 %buf_tmp_14

]]></Node>
<StgValue><ssdm name="raw_bits_14"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.body92.i.split:55 %raw_bits_15 = bitcast i32 %buf_tmp_15

]]></Node>
<StgValue><ssdm name="raw_bits_15"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
for.body92.i.split:56 %or_ln95_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %raw_bits_15, i32 %raw_bits_14, i32 %raw_bits_13, i32 %raw_bits_12, i32 %raw_bits_11, i32 %raw_bits_10, i32 %raw_bits_9, i32 %raw_bits_8, i32 %raw_bits_7, i32 %raw_bits_6, i32 %raw_bits_5, i32 %raw_bits_4, i32 %raw_bits_3, i32 %raw_bits_2, i32 %raw_bits_1, i32 %raw_bits

]]></Node>
<StgValue><ssdm name="or_ln95_s"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
for.body92.i.split:57 %write_ln95 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %merlin_gmem_kernel_gemm_512_C_addr, i512 %or_ln95_s, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.body92.i.split:66 %br_ln1845 = br void %for.body92.i

]]></Node>
<StgValue><ssdm name="br_ln1845"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
