# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 57
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-38.10"
module \gen_test1
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.29-1.30"
  wire width 8 output 4 \y
  attribute \src "dut.sv:8.13-8.17"
  wire width 16 \tmp1
  wire \gen1[0].and_wire
  wire \gen1[0].or_wire
  wire $auto$rtlil.cc:3386:And$2
  wire $auto$rtlil.cc:3387:Or$4
  wire \gen1[1].and_wire
  wire \gen1[1].or_wire
  wire $auto$rtlil.cc:3386:And$6
  wire $auto$rtlil.cc:3387:Or$8
  wire \gen1[2].and_wire
  wire \gen1[2].or_wire
  wire $auto$rtlil.cc:3386:And$10
  wire $auto$rtlil.cc:3387:Or$12
  wire \gen1[3].and_wire
  wire \gen1[3].or_wire
  wire $auto$rtlil.cc:3386:And$14
  wire $auto$rtlil.cc:3387:Or$16
  wire \gen1[4].and_wire
  wire \gen1[4].or_wire
  wire $auto$rtlil.cc:3386:And$18
  wire $auto$rtlil.cc:3387:Or$20
  wire \gen1[5].and_wire
  wire \gen1[5].or_wire
  wire $auto$rtlil.cc:3386:And$22
  wire $auto$rtlil.cc:3387:Or$24
  wire \gen1[6].and_wire
  wire \gen1[6].or_wire
  wire $auto$rtlil.cc:3386:And$26
  wire $auto$rtlil.cc:3387:Or$28
  wire \gen1[7].and_wire
  wire \gen1[7].or_wire
  wire $auto$rtlil.cc:3386:And$30
  wire $auto$rtlil.cc:3387:Or$32
  wire width 5 \gen3[0].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$35
  wire \gen3[0].gen4[0].tmpbuf
  wire \gen3[0].gen4[1].tmpbuf
  wire \gen3[0].gen4[2].tmpbuf
  wire \gen3[0].gen4[3].tmpbuf
  wire \gen3[0].gen4[4].tmpbuf
  wire width 5 \gen3[1].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$38
  wire \gen3[1].gen4[0].tmpbuf
  wire \gen3[1].gen4[1].tmpbuf
  wire \gen3[1].gen4[2].tmpbuf
  wire \gen3[1].gen4[3].tmpbuf
  wire \gen3[1].gen4[4].tmpbuf
  wire width 5 \gen3[2].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$41
  wire \gen3[2].gen4[0].tmpbuf
  wire \gen3[2].gen4[1].tmpbuf
  wire \gen3[2].gen4[2].tmpbuf
  wire \gen3[2].gen4[3].tmpbuf
  wire \gen3[2].gen4[4].tmpbuf
  wire width 5 \gen3[3].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$44
  wire \gen3[3].gen4[0].tmpbuf
  wire \gen3[3].gen4[1].tmpbuf
  wire \gen3[3].gen4[2].tmpbuf
  wire \gen3[3].gen4[3].tmpbuf
  wire \gen3[3].gen4[4].tmpbuf
  wire width 5 \gen3[4].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$47
  wire \gen3[4].gen4[0].tmpbuf
  wire \gen3[4].gen4[1].tmpbuf
  wire \gen3[4].gen4[2].tmpbuf
  wire \gen3[4].gen4[3].tmpbuf
  wire \gen3[4].gen4[4].tmpbuf
  wire width 5 \gen3[5].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$50
  wire \gen3[5].gen4[0].tmpbuf
  wire \gen3[5].gen4[1].tmpbuf
  wire \gen3[5].gen4[2].tmpbuf
  wire \gen3[5].gen4[3].tmpbuf
  wire \gen3[5].gen4[4].tmpbuf
  wire width 5 \gen3[6].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$53
  wire \gen3[6].gen4[0].tmpbuf
  wire \gen3[6].gen4[1].tmpbuf
  wire \gen3[6].gen4[2].tmpbuf
  wire \gen3[6].gen4[3].tmpbuf
  wire \gen3[6].gen4[4].tmpbuf
  wire width 5 \gen3[7].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$56
  wire \gen3[7].gen4[0].tmpbuf
  wire \gen3[7].gen4[1].tmpbuf
  wire \gen3[7].gen4[2].tmpbuf
  wire \gen3[7].gen4[3].tmpbuf
  wire \gen3[7].gen4[4].tmpbuf
  cell $and $and$dut.sv:14$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3386:And$2
  end
  cell $or $or$dut.sv:15$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3387:Or$4
  end
  cell $and $and$dut.sv:14$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3386:And$6
  end
  cell $or $or$dut.sv:15$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3387:Or$8
  end
  cell $and $and$dut.sv:14$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3386:And$10
  end
  cell $or $or$dut.sv:15$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3387:Or$12
  end
  cell $and $and$dut.sv:14$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3386:And$14
  end
  cell $or $or$dut.sv:15$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3387:Or$16
  end
  cell $and $and$dut.sv:14$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y $auto$rtlil.cc:3386:And$18
  end
  cell $or $or$dut.sv:15$19
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y $auto$rtlil.cc:3387:Or$20
  end
  cell $and $and$dut.sv:14$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y $auto$rtlil.cc:3386:And$22
  end
  cell $or $or$dut.sv:15$23
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y $auto$rtlil.cc:3387:Or$24
  end
  cell $and $and$dut.sv:14$25
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y $auto$rtlil.cc:3386:And$26
  end
  cell $or $or$dut.sv:15$27
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y $auto$rtlil.cc:3387:Or$28
  end
  cell $and $and$dut.sv:14$29
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y $auto$rtlil.cc:3386:And$30
  end
  cell $or $or$dut.sv:15$31
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y $auto$rtlil.cc:3387:Or$32
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[0].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$35
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[1].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$38
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[2].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$41
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[3].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$44
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[4].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$47
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[5].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$50
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[6].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$53
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[7].tmp2
    connect \Y $auto$rtlil.cc:3344:ReduceXor$56
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$33
    sync posedge \clk
      update \y [0] $auto$rtlil.cc:3344:ReduceXor$35
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$36
    sync posedge \clk
      update \y [1] $auto$rtlil.cc:3344:ReduceXor$38
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$39
    sync posedge \clk
      update \y [2] $auto$rtlil.cc:3344:ReduceXor$41
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$42
    sync posedge \clk
      update \y [3] $auto$rtlil.cc:3344:ReduceXor$44
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$45
    sync posedge \clk
      update \y [4] $auto$rtlil.cc:3344:ReduceXor$47
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$48
    sync posedge \clk
      update \y [5] $auto$rtlil.cc:3344:ReduceXor$50
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$51
    sync posedge \clk
      update \y [6] $auto$rtlil.cc:3344:ReduceXor$53
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  process $proc$dut.sv:32$54
    sync posedge \clk
      update \y [7] $auto$rtlil.cc:3344:ReduceXor$56
  end
  connect \tmp1 [0] \gen1[0].and_wire
  connect \tmp1 [8] \gen1[0].or_wire
  connect \gen1[0].and_wire $auto$rtlil.cc:3386:And$2
  connect \gen1[0].or_wire $auto$rtlil.cc:3387:Or$4
  connect \tmp1 [1] \gen1[1].or_wire
  connect \tmp1 [9] \gen1[1].and_wire
  connect \gen1[1].and_wire $auto$rtlil.cc:3386:And$6
  connect \gen1[1].or_wire $auto$rtlil.cc:3387:Or$8
  connect \tmp1 [2] \gen1[2].and_wire
  connect \tmp1 [10] \gen1[2].or_wire
  connect \gen1[2].and_wire $auto$rtlil.cc:3386:And$10
  connect \gen1[2].or_wire $auto$rtlil.cc:3387:Or$12
  connect \tmp1 [3] \gen1[3].or_wire
  connect \tmp1 [11] \gen1[3].and_wire
  connect \gen1[3].and_wire $auto$rtlil.cc:3386:And$14
  connect \gen1[3].or_wire $auto$rtlil.cc:3387:Or$16
  connect \tmp1 [4] \gen1[4].and_wire
  connect \tmp1 [12] \gen1[4].or_wire
  connect \gen1[4].and_wire $auto$rtlil.cc:3386:And$18
  connect \gen1[4].or_wire $auto$rtlil.cc:3387:Or$20
  connect \tmp1 [5] \gen1[5].or_wire
  connect \tmp1 [13] \gen1[5].and_wire
  connect \gen1[5].and_wire $auto$rtlil.cc:3386:And$22
  connect \gen1[5].or_wire $auto$rtlil.cc:3387:Or$24
  connect \tmp1 [6] \gen1[6].and_wire
  connect \tmp1 [14] \gen1[6].or_wire
  connect \gen1[6].and_wire $auto$rtlil.cc:3386:And$26
  connect \gen1[6].or_wire $auto$rtlil.cc:3387:Or$28
  connect \tmp1 [7] \gen1[7].or_wire
  connect \tmp1 [15] \gen1[7].and_wire
  connect \gen1[7].and_wire $auto$rtlil.cc:3386:And$30
  connect \gen1[7].or_wire $auto$rtlil.cc:3387:Or$32
  connect \gen3[0].gen4[0].tmpbuf \tmp1 [0]
  connect \gen3[0].tmp2 [0] \gen3[0].gen4[0].tmpbuf
  connect \gen3[0].gen4[1].tmpbuf \tmp1 [2]
  connect \gen3[0].tmp2 [1] \gen3[0].gen4[1].tmpbuf
  connect \gen3[0].gen4[2].tmpbuf \tmp1 [4]
  connect \gen3[0].tmp2 [2] \gen3[0].gen4[2].tmpbuf
  connect \gen3[0].gen4[3].tmpbuf \tmp1 [6]
  connect \gen3[0].tmp2 [3] \gen3[0].gen4[3].tmpbuf
  connect \gen3[0].gen4[4].tmpbuf \tmp1 [8]
  connect \gen3[0].tmp2 [4] \gen3[0].gen4[4].tmpbuf
  connect \gen3[1].gen4[0].tmpbuf \tmp1 [1]
  connect \gen3[1].tmp2 [0] \gen3[1].gen4[0].tmpbuf
  connect \gen3[1].gen4[1].tmpbuf \tmp1 [3]
  connect \gen3[1].tmp2 [1] \gen3[1].gen4[1].tmpbuf
  connect \gen3[1].gen4[2].tmpbuf \tmp1 [5]
  connect \gen3[1].tmp2 [2] \gen3[1].gen4[2].tmpbuf
  connect \gen3[1].gen4[3].tmpbuf \tmp1 [7]
  connect \gen3[1].tmp2 [3] \gen3[1].gen4[3].tmpbuf
  connect \gen3[1].gen4[4].tmpbuf \tmp1 [9]
  connect \gen3[1].tmp2 [4] \gen3[1].gen4[4].tmpbuf
  connect \gen3[2].gen4[0].tmpbuf \tmp1 [2]
  connect \gen3[2].tmp2 [0] \gen3[2].gen4[0].tmpbuf
  connect \gen3[2].gen4[1].tmpbuf \tmp1 [4]
  connect \gen3[2].tmp2 [1] \gen3[2].gen4[1].tmpbuf
  connect \gen3[2].gen4[2].tmpbuf \tmp1 [6]
  connect \gen3[2].tmp2 [2] \gen3[2].gen4[2].tmpbuf
  connect \gen3[2].gen4[3].tmpbuf \tmp1 [8]
  connect \gen3[2].tmp2 [3] \gen3[2].gen4[3].tmpbuf
  connect \gen3[2].gen4[4].tmpbuf \tmp1 [10]
  connect \gen3[2].tmp2 [4] \gen3[2].gen4[4].tmpbuf
  connect \gen3[3].gen4[0].tmpbuf \tmp1 [3]
  connect \gen3[3].tmp2 [0] \gen3[3].gen4[0].tmpbuf
  connect \gen3[3].gen4[1].tmpbuf \tmp1 [5]
  connect \gen3[3].tmp2 [1] \gen3[3].gen4[1].tmpbuf
  connect \gen3[3].gen4[2].tmpbuf \tmp1 [7]
  connect \gen3[3].tmp2 [2] \gen3[3].gen4[2].tmpbuf
  connect \gen3[3].gen4[3].tmpbuf \tmp1 [9]
  connect \gen3[3].tmp2 [3] \gen3[3].gen4[3].tmpbuf
  connect \gen3[3].gen4[4].tmpbuf \tmp1 [11]
  connect \gen3[3].tmp2 [4] \gen3[3].gen4[4].tmpbuf
  connect \gen3[4].gen4[0].tmpbuf \tmp1 [4]
  connect \gen3[4].tmp2 [0] \gen3[4].gen4[0].tmpbuf
  connect \gen3[4].gen4[1].tmpbuf \tmp1 [6]
  connect \gen3[4].tmp2 [1] \gen3[4].gen4[1].tmpbuf
  connect \gen3[4].gen4[2].tmpbuf \tmp1 [8]
  connect \gen3[4].tmp2 [2] \gen3[4].gen4[2].tmpbuf
  connect \gen3[4].gen4[3].tmpbuf \tmp1 [10]
  connect \gen3[4].tmp2 [3] \gen3[4].gen4[3].tmpbuf
  connect \gen3[4].gen4[4].tmpbuf \tmp1 [12]
  connect \gen3[4].tmp2 [4] \gen3[4].gen4[4].tmpbuf
  connect \gen3[5].gen4[0].tmpbuf \tmp1 [5]
  connect \gen3[5].tmp2 [0] \gen3[5].gen4[0].tmpbuf
  connect \gen3[5].gen4[1].tmpbuf \tmp1 [7]
  connect \gen3[5].tmp2 [1] \gen3[5].gen4[1].tmpbuf
  connect \gen3[5].gen4[2].tmpbuf \tmp1 [9]
  connect \gen3[5].tmp2 [2] \gen3[5].gen4[2].tmpbuf
  connect \gen3[5].gen4[3].tmpbuf \tmp1 [11]
  connect \gen3[5].tmp2 [3] \gen3[5].gen4[3].tmpbuf
  connect \gen3[5].gen4[4].tmpbuf \tmp1 [13]
  connect \gen3[5].tmp2 [4] \gen3[5].gen4[4].tmpbuf
  connect \gen3[6].gen4[0].tmpbuf \tmp1 [6]
  connect \gen3[6].tmp2 [0] \gen3[6].gen4[0].tmpbuf
  connect \gen3[6].gen4[1].tmpbuf \tmp1 [8]
  connect \gen3[6].tmp2 [1] \gen3[6].gen4[1].tmpbuf
  connect \gen3[6].gen4[2].tmpbuf \tmp1 [10]
  connect \gen3[6].tmp2 [2] \gen3[6].gen4[2].tmpbuf
  connect \gen3[6].gen4[3].tmpbuf \tmp1 [12]
  connect \gen3[6].tmp2 [3] \gen3[6].gen4[3].tmpbuf
  connect \gen3[6].gen4[4].tmpbuf \tmp1 [14]
  connect \gen3[6].tmp2 [4] \gen3[6].gen4[4].tmpbuf
  connect \gen3[7].gen4[0].tmpbuf \tmp1 [7]
  connect \gen3[7].tmp2 [0] \gen3[7].gen4[0].tmpbuf
  connect \gen3[7].gen4[1].tmpbuf \tmp1 [9]
  connect \gen3[7].tmp2 [1] \gen3[7].gen4[1].tmpbuf
  connect \gen3[7].gen4[2].tmpbuf \tmp1 [11]
  connect \gen3[7].tmp2 [2] \gen3[7].gen4[2].tmpbuf
  connect \gen3[7].gen4[3].tmpbuf \tmp1 [13]
  connect \gen3[7].tmp2 [3] \gen3[7].gen4[3].tmpbuf
  connect \gen3[7].gen4[4].tmpbuf \tmp1 [15]
  connect \gen3[7].tmp2 [4] \gen3[7].gen4[4].tmpbuf
end
