 ****** HSPICE -- N-2017.12 linux64 (Nov 21 2017) ******                        
  Copyright (c) 1986 - 2024 by Synopsys, Inc. All Rights Reserved.              
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: p5.sp                                                             
  Command line options: /eda/synopsys/hspice/2017.12/hspice/linux64/hspice -i p5.sp -o p5
 lic:  
 lic: FLEXlm: SDK_11.6.8.3 
 lic: USER:   user                 HOSTNAME: centos 
 lic: HOSTID: 00505631ddcc         PID:      25453 
 lic: Using FLEXlm license file: 
 lic: 27000@centos 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 30-dec-2101/2100.2100 
 lic: 1(in_use)/99(total) FLOATING license(s) on SERVER 27000@centos 
 lic:   
  **warning** (p5.sp:10) Global net name, "vdd", in subckt pin list. The pin will be connected to the local net. Recommend to not use global net names in subckt pin lists.
1****** HSPICE -- N-2017.12 linux64 (Nov 21 2017) ******                        
 ******  
 pratice5 from lab6-1 1-bit full adder (loading c=1p)

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 xadder.                         fulladder          1.00 
        2 xadder.xinvc1.                  inv                1.00 
        3 xadder.xinvs.                   inv                1.00 
  **info** (p5.sp:55) DC voltage reset to initial transient source value in source 0:va. new dc=0.1800D+01
  **warning** (p5.sp:8) Both nodes of element vgnd are connected together; Line ignored.
 

  
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
  Opening plot unit= 15
 file=p5.pa0

 **info** dc convergence successful at Newton-Raphson method 
 ******  
 pratice5 from lab6-1 1-bit full adder (loading c=1p)

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:a       =   1.8000  0:b       =   1.8000  0:cin     =   1.8000 
 +0:clk     =   1.8000  0:cout    =   1.8000  0:sum     =   1.8000 
 +0:vdd     =   1.8000  1:n3      =  18.8685n 1:n4      =   3.7619n
 +1:n5      =  13.8330n 1:n6      =   8.7975n 1:n7      =   3.7619n
 +1:net2    =   2.8075n 1:net3    =   3.1195n 1:net4    =   2.1836n
 +1:netc0   =   4.0553n

 ******
 pratice5 from lab6-1 1-bit full adder (loading c=1p)

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 delay100= 971.1738p  targ=  32.2212n   trig=  31.2500n
 delay010= 986.0235p  targ=  52.2360n   trig=  51.2500n
 delay001= 987.4309p  targ=  92.2374n   trig=  91.2500n
 delay111= 998.5750p  targ= 152.2486n   trig= 151.2500n
 delayc110= 995.7618p  targ=  72.2458n   trig=  71.2500n
 delayc101= 980.0582p  targ= 112.2301n   trig= 111.2500n
 delayc011= 983.4998p  targ= 132.2335n   trig= 131.2500n
 delayc111= 971.2120p  targ= 152.2212n   trig= 151.2500n
 pw= 183.6700u  from=   0.             to= 160.0000n

          ***** job concluded
 ******  
 pratice5 from lab6-1 1-bit full adder (loading c=1p)

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******
  
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
 cpu MHz	: 2207.480
  
 OS:
 Linux version 3.10.0-693.el7.x86_64 (builder@kbuilder.dev.centos.org) (gcc version 4.8.5 20150623 (Red Hat 4.8.5-16) (GCC) ) #1 SMP Tue Aug 22 21:09:27 UTC 2017


  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :     2
  Actual Threads Count       :     1


  ****** Statistics of Ignored Elements ******
  Voltage Sources :       1

  ******  Circuit Statistics  ******
  # nodes       =      57 # elements   =      27
  # resistors   =       0 # capacitors =       2 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       5
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =      20 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.00           1           4
  transient          0.06        1601        1196         383 rev=        19
  readin             0.01
  errchk             0.00
  setup              0.00
  output             0.00


           peak memory used        290.91 megabytes
           total cpu time            0.07 seconds
           total elapsed time        0.07 seconds
           job started at     16:00:56 05/06/2024
           job ended   at     16:00:56 05/06/2024


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.02(s)
