
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401330 <ferror@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x1a48
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x4790
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x4810
  401328:	bl	4011e0 <__libc_start_main@plt>
  40132c:	bl	401200 <abort@plt>
  401330:	adrp	x0, 415000 <ferror@plt+0x13d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <ferror@plt+0x70>
  40133c:	b	4011f0 <__gmon_start__@plt>
  401340:	ret
  401344:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401348:	add	x0, x0, #0xf0
  40134c:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401350:	add	x1, x1, #0xf0
  401354:	cmp	x0, x1
  401358:	b.eq	40138c <ferror@plt+0xbc>  // b.none
  40135c:	stp	x29, x30, [sp, #-32]!
  401360:	mov	x29, sp
  401364:	adrp	x0, 404000 <ferror@plt+0x2d30>
  401368:	ldr	x0, [x0, #2120]
  40136c:	str	x0, [sp, #24]
  401370:	mov	x1, x0
  401374:	cbz	x1, 401384 <ferror@plt+0xb4>
  401378:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40137c:	add	x0, x0, #0xf0
  401380:	blr	x1
  401384:	ldp	x29, x30, [sp], #32
  401388:	ret
  40138c:	ret
  401390:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401394:	add	x0, x0, #0xf0
  401398:	adrp	x1, 416000 <ferror@plt+0x14d30>
  40139c:	add	x1, x1, #0xf0
  4013a0:	sub	x0, x0, x1
  4013a4:	lsr	x1, x0, #63
  4013a8:	add	x0, x1, x0, asr #3
  4013ac:	cmp	xzr, x0, asr #1
  4013b0:	b.eq	4013e8 <ferror@plt+0x118>  // b.none
  4013b4:	stp	x29, x30, [sp, #-32]!
  4013b8:	mov	x29, sp
  4013bc:	asr	x1, x0, #1
  4013c0:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4013c4:	ldr	x0, [x0, #2128]
  4013c8:	str	x0, [sp, #24]
  4013cc:	mov	x2, x0
  4013d0:	cbz	x2, 4013e0 <ferror@plt+0x110>
  4013d4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4013d8:	add	x0, x0, #0xf0
  4013dc:	blr	x2
  4013e0:	ldp	x29, x30, [sp], #32
  4013e4:	ret
  4013e8:	ret
  4013ec:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4013f0:	ldrb	w0, [x0, #392]
  4013f4:	cbnz	w0, 401418 <ferror@plt+0x148>
  4013f8:	stp	x29, x30, [sp, #-16]!
  4013fc:	mov	x29, sp
  401400:	bl	401344 <ferror@plt+0x74>
  401404:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401408:	mov	w1, #0x1                   	// #1
  40140c:	strb	w1, [x0, #392]
  401410:	ldp	x29, x30, [sp], #16
  401414:	ret
  401418:	ret
  40141c:	stp	x29, x30, [sp, #-16]!
  401420:	mov	x29, sp
  401424:	bl	401390 <ferror@plt+0xc0>
  401428:	ldp	x29, x30, [sp], #16
  40142c:	ret
  401430:	ldr	w1, [x0]
  401434:	cbnz	w1, 401444 <ferror@plt+0x174>
  401438:	mov	w1, #0x1                   	// #1
  40143c:	str	w1, [x0]
  401440:	ret
  401444:	stp	x29, x30, [sp, #-16]!
  401448:	mov	x29, sp
  40144c:	mov	w2, #0x5                   	// #5
  401450:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401454:	add	x1, x1, #0x858
  401458:	mov	x0, #0x0                   	// #0
  40145c:	bl	401270 <dcgettext@plt>
  401460:	mov	x2, x0
  401464:	mov	w1, #0x0                   	// #0
  401468:	mov	w0, #0x1                   	// #1
  40146c:	bl	401160 <error@plt>
  401470:	stp	x29, x30, [sp, #-32]!
  401474:	mov	x29, sp
  401478:	str	x19, [sp, #16]
  40147c:	mov	x19, x0
  401480:	mov	w2, #0x5                   	// #5
  401484:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401488:	add	x1, x1, #0x888
  40148c:	mov	x0, #0x0                   	// #0
  401490:	bl	401270 <dcgettext@plt>
  401494:	mov	x1, x19
  401498:	bl	401140 <fputs@plt>
  40149c:	mov	w2, #0x5                   	// #5
  4014a0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4014a4:	add	x1, x1, #0x898
  4014a8:	mov	x0, #0x0                   	// #0
  4014ac:	bl	401270 <dcgettext@plt>
  4014b0:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4014b4:	ldr	x2, [x1, #344]
  4014b8:	mov	x1, x0
  4014bc:	mov	x0, x19
  4014c0:	bl	4012b0 <fprintf@plt>
  4014c4:	mov	w2, #0x5                   	// #5
  4014c8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4014cc:	add	x1, x1, #0x8a8
  4014d0:	mov	x0, #0x0                   	// #0
  4014d4:	bl	401270 <dcgettext@plt>
  4014d8:	mov	x1, x19
  4014dc:	bl	401140 <fputs@plt>
  4014e0:	mov	w2, #0x5                   	// #5
  4014e4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4014e8:	add	x1, x1, #0x8b8
  4014ec:	mov	x0, #0x0                   	// #0
  4014f0:	bl	401270 <dcgettext@plt>
  4014f4:	mov	x1, x19
  4014f8:	bl	401140 <fputs@plt>
  4014fc:	mov	w2, #0x5                   	// #5
  401500:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401504:	add	x1, x1, #0x8e8
  401508:	mov	x0, #0x0                   	// #0
  40150c:	bl	401270 <dcgettext@plt>
  401510:	mov	x1, x19
  401514:	bl	401140 <fputs@plt>
  401518:	mov	w2, #0x5                   	// #5
  40151c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401520:	add	x1, x1, #0x918
  401524:	mov	x0, #0x0                   	// #0
  401528:	bl	401270 <dcgettext@plt>
  40152c:	mov	x1, x19
  401530:	bl	401140 <fputs@plt>
  401534:	mov	w2, #0x5                   	// #5
  401538:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40153c:	add	x1, x1, #0x948
  401540:	mov	x0, #0x0                   	// #0
  401544:	bl	401270 <dcgettext@plt>
  401548:	mov	x1, x19
  40154c:	bl	401140 <fputs@plt>
  401550:	mov	w2, #0x5                   	// #5
  401554:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401558:	add	x1, x1, #0x978
  40155c:	mov	x0, #0x0                   	// #0
  401560:	bl	401270 <dcgettext@plt>
  401564:	mov	x1, x19
  401568:	bl	401140 <fputs@plt>
  40156c:	mov	w2, #0x5                   	// #5
  401570:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401574:	add	x1, x1, #0x9a8
  401578:	mov	x0, #0x0                   	// #0
  40157c:	bl	401270 <dcgettext@plt>
  401580:	mov	x1, x19
  401584:	bl	401140 <fputs@plt>
  401588:	mov	w2, #0x5                   	// #5
  40158c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401590:	add	x1, x1, #0x9d8
  401594:	mov	x0, #0x0                   	// #0
  401598:	bl	401270 <dcgettext@plt>
  40159c:	mov	x1, x19
  4015a0:	bl	401140 <fputs@plt>
  4015a4:	mov	w2, #0x5                   	// #5
  4015a8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4015ac:	add	x1, x1, #0xa08
  4015b0:	mov	x0, #0x0                   	// #0
  4015b4:	bl	401270 <dcgettext@plt>
  4015b8:	mov	x1, x19
  4015bc:	bl	401140 <fputs@plt>
  4015c0:	mov	w2, #0x5                   	// #5
  4015c4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4015c8:	add	x1, x1, #0xa38
  4015cc:	mov	x0, #0x0                   	// #0
  4015d0:	bl	401270 <dcgettext@plt>
  4015d4:	mov	x1, x19
  4015d8:	bl	401140 <fputs@plt>
  4015dc:	mov	w2, #0x5                   	// #5
  4015e0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4015e4:	add	x1, x1, #0xa68
  4015e8:	mov	x0, #0x0                   	// #0
  4015ec:	bl	401270 <dcgettext@plt>
  4015f0:	mov	x1, x19
  4015f4:	bl	401140 <fputs@plt>
  4015f8:	mov	w2, #0x5                   	// #5
  4015fc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401600:	add	x1, x1, #0xa98
  401604:	mov	x0, #0x0                   	// #0
  401608:	bl	401270 <dcgettext@plt>
  40160c:	mov	x1, x19
  401610:	bl	401140 <fputs@plt>
  401614:	mov	w2, #0x5                   	// #5
  401618:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40161c:	add	x1, x1, #0xac8
  401620:	mov	x0, #0x0                   	// #0
  401624:	bl	401270 <dcgettext@plt>
  401628:	mov	x1, x19
  40162c:	bl	401140 <fputs@plt>
  401630:	mov	w2, #0x5                   	// #5
  401634:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401638:	add	x1, x1, #0xb00
  40163c:	mov	x0, #0x0                   	// #0
  401640:	bl	401270 <dcgettext@plt>
  401644:	mov	x1, x19
  401648:	bl	401140 <fputs@plt>
  40164c:	mov	w2, #0x5                   	// #5
  401650:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401654:	add	x1, x1, #0xb38
  401658:	mov	x0, #0x0                   	// #0
  40165c:	bl	401270 <dcgettext@plt>
  401660:	mov	x1, x19
  401664:	bl	401140 <fputs@plt>
  401668:	mov	w2, #0x5                   	// #5
  40166c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401670:	add	x1, x1, #0xb80
  401674:	mov	x0, #0x0                   	// #0
  401678:	bl	401270 <dcgettext@plt>
  40167c:	mov	x1, x19
  401680:	bl	401140 <fputs@plt>
  401684:	mov	w2, #0x5                   	// #5
  401688:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40168c:	add	x1, x1, #0xbb0
  401690:	mov	x0, #0x0                   	// #0
  401694:	bl	401270 <dcgettext@plt>
  401698:	mov	x1, x19
  40169c:	bl	401140 <fputs@plt>
  4016a0:	mov	w2, #0x5                   	// #5
  4016a4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4016a8:	add	x1, x1, #0xbe8
  4016ac:	mov	x0, #0x0                   	// #0
  4016b0:	bl	401270 <dcgettext@plt>
  4016b4:	mov	x1, x19
  4016b8:	bl	401140 <fputs@plt>
  4016bc:	mov	w2, #0x5                   	// #5
  4016c0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4016c4:	add	x1, x1, #0xc28
  4016c8:	mov	x0, #0x0                   	// #0
  4016cc:	bl	401270 <dcgettext@plt>
  4016d0:	mov	x1, x19
  4016d4:	bl	401140 <fputs@plt>
  4016d8:	mov	w2, #0x5                   	// #5
  4016dc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4016e0:	add	x1, x1, #0xb30
  4016e4:	mov	x0, #0x0                   	// #0
  4016e8:	bl	401270 <dcgettext@plt>
  4016ec:	mov	x1, x19
  4016f0:	bl	401140 <fputs@plt>
  4016f4:	mov	w2, #0x5                   	// #5
  4016f8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4016fc:	add	x1, x1, #0xc50
  401700:	mov	x0, #0x0                   	// #0
  401704:	bl	401270 <dcgettext@plt>
  401708:	mov	x1, x19
  40170c:	bl	401140 <fputs@plt>
  401710:	mov	w2, #0x5                   	// #5
  401714:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401718:	add	x1, x1, #0xc80
  40171c:	mov	x0, #0x0                   	// #0
  401720:	bl	401270 <dcgettext@plt>
  401724:	mov	x1, x19
  401728:	bl	401140 <fputs@plt>
  40172c:	mov	w2, #0x5                   	// #5
  401730:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401734:	add	x1, x1, #0xcb8
  401738:	mov	x0, #0x0                   	// #0
  40173c:	bl	401270 <dcgettext@plt>
  401740:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401744:	add	x2, x2, #0xcd8
  401748:	mov	x1, x0
  40174c:	mov	x0, x19
  401750:	bl	4012b0 <fprintf@plt>
  401754:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401758:	ldr	x0, [x0, #256]
  40175c:	cmp	x0, x19
  401760:	cset	w0, eq  // eq = none
  401764:	bl	401150 <exit@plt>
  401768:	fmov	d0, #1.000000000000000000e+00
  40176c:	cbnz	w1, 401774 <ferror@plt+0x4a4>
  401770:	ret
  401774:	stp	x29, x30, [sp, #-32]!
  401778:	mov	x29, sp
  40177c:	str	x19, [sp, #16]
  401780:	mov	w19, w0
  401784:	sub	w1, w1, #0x1
  401788:	bl	401768 <ferror@plt+0x498>
  40178c:	ucvtf	d1, w19
  401790:	fmul	d0, d1, d0
  401794:	ldr	x19, [sp, #16]
  401798:	ldp	x29, x30, [sp], #32
  40179c:	ret
  4017a0:	stp	x29, x30, [sp, #-128]!
  4017a4:	mov	x29, sp
  4017a8:	stp	x23, x24, [sp, #48]
  4017ac:	stp	d8, d9, [sp, #96]
  4017b0:	mov	x24, x0
  4017b4:	mov	w0, #0x447a0000            	// #1148846080
  4017b8:	fmov	s9, w0
  4017bc:	mov	w0, #0x44800000            	// #1149239296
  4017c0:	fmov	s0, w0
  4017c4:	ands	w23, w1, #0x20
  4017c8:	fcsel	s9, s9, s0, ne  // ne = any
  4017cc:	cbnz	w2, 40183c <ferror@plt+0x56c>
  4017d0:	tbz	w1, #1, 40181c <ferror@plt+0x54c>
  4017d4:	stp	x19, x20, [sp, #16]
  4017d8:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4017dc:	ldrb	w20, [x0, #232]
  4017e0:	cbz	w20, 40188c <ferror@plt+0x5bc>
  4017e4:	stp	x21, x22, [sp, #32]
  4017e8:	stp	x25, x26, [sp, #64]
  4017ec:	str	x27, [sp, #80]
  4017f0:	lsr	x27, x24, #10
  4017f4:	lsl	x24, x24, #10
  4017f8:	adrp	x21, 416000 <ferror@plt+0x14d30>
  4017fc:	add	x21, x21, #0xe8
  401800:	mov	w19, #0x1                   	// #1
  401804:	adrp	x25, 404000 <ferror@plt+0x2d30>
  401808:	add	x25, x25, #0xcf0
  40180c:	adrp	x22, 416000 <ferror@plt+0x14d30>
  401810:	add	x22, x22, #0x190
  401814:	fcvtzu	w26, s9
  401818:	b	4018e0 <ferror@plt+0x610>
  40181c:	mov	x3, x24
  401820:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401824:	add	x2, x2, #0xce0
  401828:	mov	x1, #0x2000                	// #8192
  40182c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401830:	add	x0, x0, #0x190
  401834:	bl	4011b0 <snprintf@plt>
  401838:	b	401a08 <ferror@plt+0x738>
  40183c:	tbnz	w1, #1, 4017d4 <ferror@plt+0x504>
  401840:	cmp	w2, #0x1
  401844:	b.eq	401894 <ferror@plt+0x5c4>  // b.none
  401848:	b.le	4017d4 <ferror@plt+0x504>
  40184c:	sub	w1, w2, #0x1
  401850:	fcvtzu	w0, s9
  401854:	bl	401768 <ferror@plt+0x498>
  401858:	ucvtf	d1, x24
  40185c:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  401860:	fmov	d2, x0
  401864:	fmul	d1, d1, d2
  401868:	fdiv	d1, d1, d0
  40186c:	fcvtzs	x3, d1
  401870:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401874:	add	x2, x2, #0xce0
  401878:	mov	x1, #0x2000                	// #8192
  40187c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401880:	add	x0, x0, #0x190
  401884:	bl	4011b0 <snprintf@plt>
  401888:	b	401a08 <ferror@plt+0x738>
  40188c:	ldp	x19, x20, [sp, #16]
  401890:	b	401a08 <ferror@plt+0x738>
  401894:	lsl	x3, x24, #10
  401898:	adrp	x2, 404000 <ferror@plt+0x2d30>
  40189c:	add	x2, x2, #0xce8
  4018a0:	mov	x1, #0x2000                	// #8192
  4018a4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4018a8:	add	x0, x0, #0x190
  4018ac:	bl	4011b0 <snprintf@plt>
  4018b0:	b	401a08 <ferror@plt+0x738>
  4018b4:	mov	w4, w20
  4018b8:	mov	x3, x24
  4018bc:	mov	x2, x25
  4018c0:	mov	x1, #0x2000                	// #8192
  4018c4:	mov	x0, x22
  4018c8:	bl	4011b0 <snprintf@plt>
  4018cc:	cmp	w0, #0x4
  4018d0:	b.le	40196c <ferror@plt+0x69c>
  4018d4:	add	w19, w19, #0x1
  4018d8:	ldrb	w20, [x21, #1]!
  4018dc:	cbz	w20, 4019f8 <ferror@plt+0x728>
  4018e0:	cmp	w19, #0x1
  4018e4:	b.eq	4018b4 <ferror@plt+0x5e4>  // b.none
  4018e8:	sub	w1, w19, #0x2
  4018ec:	cmp	w1, #0x4
  4018f0:	b.hi	4018d4 <ferror@plt+0x604>  // b.pmore
  4018f4:	cbz	w23, 401980 <ferror@plt+0x6b0>
  4018f8:	mov	w0, w26
  4018fc:	bl	401768 <ferror@plt+0x498>
  401900:	ucvtf	s8, x27
  401904:	fmul	s8, s8, s9
  401908:	fcvt	d8, s8
  40190c:	fdiv	d8, d8, d0
  401910:	fcvt	s0, d8
  401914:	mov	w3, w20
  401918:	fcvt	d0, s0
  40191c:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401920:	add	x2, x2, #0xd08
  401924:	mov	x1, #0x2000                	// #8192
  401928:	mov	x0, x22
  40192c:	bl	4011b0 <snprintf@plt>
  401930:	cmp	w0, #0x4
  401934:	b.le	401a34 <ferror@plt+0x764>
  401938:	ldrb	w4, [x21]
  40193c:	fcvtzs	x3, d8
  401940:	mov	x2, x25
  401944:	mov	x1, #0x2000                	// #8192
  401948:	mov	x0, x22
  40194c:	bl	4011b0 <snprintf@plt>
  401950:	cmp	w0, #0x4
  401954:	b.gt	4018d4 <ferror@plt+0x604>
  401958:	ldp	x19, x20, [sp, #16]
  40195c:	ldp	x21, x22, [sp, #32]
  401960:	ldp	x25, x26, [sp, #64]
  401964:	ldr	x27, [sp, #80]
  401968:	b	401a08 <ferror@plt+0x738>
  40196c:	ldp	x19, x20, [sp, #16]
  401970:	ldp	x21, x22, [sp, #32]
  401974:	ldp	x25, x26, [sp, #64]
  401978:	ldr	x27, [sp, #80]
  40197c:	b	401a08 <ferror@plt+0x738>
  401980:	mov	w0, w26
  401984:	bl	401768 <ferror@plt+0x498>
  401988:	ucvtf	s8, x27
  40198c:	fmul	s8, s8, s9
  401990:	fcvt	d8, s8
  401994:	fdiv	d8, d8, d0
  401998:	fcvt	s0, d8
  40199c:	mov	w3, w20
  4019a0:	fcvt	d0, s0
  4019a4:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4019a8:	add	x2, x2, #0xcf8
  4019ac:	mov	x1, #0x2000                	// #8192
  4019b0:	mov	x0, x22
  4019b4:	bl	4011b0 <snprintf@plt>
  4019b8:	cmp	w0, #0x5
  4019bc:	b.le	401a20 <ferror@plt+0x750>
  4019c0:	ldrb	w4, [x21]
  4019c4:	fcvtzs	x3, d8
  4019c8:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4019cc:	add	x2, x2, #0xd00
  4019d0:	mov	x1, #0x2000                	// #8192
  4019d4:	mov	x0, x22
  4019d8:	bl	4011b0 <snprintf@plt>
  4019dc:	cmp	w0, #0x5
  4019e0:	b.gt	4018d4 <ferror@plt+0x604>
  4019e4:	ldp	x19, x20, [sp, #16]
  4019e8:	ldp	x21, x22, [sp, #32]
  4019ec:	ldp	x25, x26, [sp, #64]
  4019f0:	ldr	x27, [sp, #80]
  4019f4:	b	401a08 <ferror@plt+0x738>
  4019f8:	ldp	x19, x20, [sp, #16]
  4019fc:	ldp	x21, x22, [sp, #32]
  401a00:	ldp	x25, x26, [sp, #64]
  401a04:	ldr	x27, [sp, #80]
  401a08:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a0c:	add	x0, x0, #0x190
  401a10:	ldp	x23, x24, [sp, #48]
  401a14:	ldp	d8, d9, [sp, #96]
  401a18:	ldp	x29, x30, [sp], #128
  401a1c:	ret
  401a20:	ldp	x19, x20, [sp, #16]
  401a24:	ldp	x21, x22, [sp, #32]
  401a28:	ldp	x25, x26, [sp, #64]
  401a2c:	ldr	x27, [sp, #80]
  401a30:	b	401a08 <ferror@plt+0x738>
  401a34:	ldp	x19, x20, [sp, #16]
  401a38:	ldp	x21, x22, [sp, #32]
  401a3c:	ldp	x25, x26, [sp, #64]
  401a40:	ldr	x27, [sp, #80]
  401a44:	b	401a08 <ferror@plt+0x738>
  401a48:	stp	x29, x30, [sp, #-128]!
  401a4c:	mov	x29, sp
  401a50:	stp	x19, x20, [sp, #16]
  401a54:	stp	x21, x22, [sp, #32]
  401a58:	stp	x23, x24, [sp, #48]
  401a5c:	stp	x25, x26, [sp, #64]
  401a60:	stp	d8, d9, [sp, #96]
  401a64:	mov	w23, w0
  401a68:	mov	x21, x1
  401a6c:	str	wzr, [sp, #124]
  401a70:	str	wzr, [sp, #112]
  401a74:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a78:	ldr	x1, [x0, #344]
  401a7c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401a80:	str	x1, [x0, #248]
  401a84:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401a88:	add	x1, x1, #0x890
  401a8c:	mov	w0, #0x6                   	// #6
  401a90:	bl	4012c0 <setlocale@plt>
  401a94:	adrp	x19, 404000 <ferror@plt+0x2d30>
  401a98:	add	x19, x19, #0xd28
  401a9c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401aa0:	add	x1, x1, #0xd10
  401aa4:	mov	x0, x19
  401aa8:	bl	4011d0 <bindtextdomain@plt>
  401aac:	mov	x0, x19
  401ab0:	bl	401210 <textdomain@plt>
  401ab4:	adrp	x0, 402000 <ferror@plt+0xd30>
  401ab8:	add	x0, x0, #0x698
  401abc:	bl	404818 <ferror@plt+0x3548>
  401ac0:	mov	w22, #0x0                   	// #0
  401ac4:	adrp	x0, 404000 <ferror@plt+0x2d30>
  401ac8:	ldr	s8, [x0, #3976]
  401acc:	mov	w19, #0x0                   	// #0
  401ad0:	adrp	x24, 404000 <ferror@plt+0x2d30>
  401ad4:	add	x24, x24, #0xf98
  401ad8:	adrp	x20, 404000 <ferror@plt+0x2d30>
  401adc:	add	x20, x20, #0xdf0
  401ae0:	mov	w25, #0x5                   	// #5
  401ae4:	adrp	x0, 404000 <ferror@plt+0x2d30>
  401ae8:	ldr	d9, [x0, #3984]
  401aec:	mov	x4, #0x0                   	// #0
  401af0:	mov	x3, x24
  401af4:	mov	x2, x20
  401af8:	mov	x1, x21
  401afc:	mov	w0, w23
  401b00:	bl	401220 <getopt_long@plt>
  401b04:	cmn	w0, #0x1
  401b08:	b.eq	401df8 <ferror@plt+0xb28>  // b.none
  401b0c:	cmp	w0, #0x77
  401b10:	b.eq	401dac <ferror@plt+0xadc>  // b.none
  401b14:	b.gt	401bac <ferror@plt+0x8dc>
  401b18:	cmp	w0, #0x6b
  401b1c:	b.eq	401c50 <ferror@plt+0x980>  // b.none
  401b20:	b.le	401b40 <ferror@plt+0x870>
  401b24:	cmp	w0, #0x73
  401b28:	b.eq	401ce0 <ferror@plt+0xa10>  // b.none
  401b2c:	b.le	401b88 <ferror@plt+0x8b8>
  401b30:	cmp	w0, #0x74
  401b34:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401b38:	orr	w19, w19, #0x10
  401b3c:	b	401aec <ferror@plt+0x81c>
  401b40:	cmp	w0, #0x63
  401b44:	b.eq	401d44 <ferror@plt+0xa74>  // b.none
  401b48:	b.le	401b64 <ferror@plt+0x894>
  401b4c:	cmp	w0, #0x67
  401b50:	b.eq	401c64 <ferror@plt+0x994>  // b.none
  401b54:	cmp	w0, #0x68
  401b58:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401b5c:	orr	w19, w19, #0x2
  401b60:	b	401aec <ferror@plt+0x81c>
  401b64:	cmp	w0, #0x56
  401b68:	b.eq	401db4 <ferror@plt+0xae4>  // b.none
  401b6c:	cmp	w0, #0x62
  401b70:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401b74:	add	x0, sp, #0x7c
  401b78:	bl	401430 <ferror@plt+0x160>
  401b7c:	mov	w0, #0x1                   	// #1
  401b80:	str	w0, [sp, #112]
  401b84:	b	401aec <ferror@plt+0x81c>
  401b88:	cmp	w0, #0x6c
  401b8c:	b.eq	401cd8 <ferror@plt+0xa08>  // b.none
  401b90:	cmp	w0, #0x6d
  401b94:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401b98:	add	x0, sp, #0x7c
  401b9c:	bl	401430 <ferror@plt+0x160>
  401ba0:	mov	w0, #0x3                   	// #3
  401ba4:	str	w0, [sp, #112]
  401ba8:	b	401aec <ferror@plt+0x81c>
  401bac:	cmp	w0, #0x104
  401bb0:	b.eq	401ca4 <ferror@plt+0x9d4>  // b.none
  401bb4:	b.le	401bdc <ferror@plt+0x90c>
  401bb8:	cmp	w0, #0x107
  401bbc:	b.eq	401c78 <ferror@plt+0x9a8>  // b.none
  401bc0:	b.le	401c30 <ferror@plt+0x960>
  401bc4:	cmp	w0, #0x108
  401bc8:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401bcc:	str	x27, [sp, #80]
  401bd0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401bd4:	ldr	x0, [x0, #272]
  401bd8:	bl	401470 <ferror@plt+0x1a0>
  401bdc:	cmp	w0, #0x102
  401be0:	b.eq	401c8c <ferror@plt+0x9bc>  // b.none
  401be4:	b.le	401c08 <ferror@plt+0x938>
  401be8:	cmp	w0, #0x103
  401bec:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401bf0:	add	x0, sp, #0x7c
  401bf4:	bl	401430 <ferror@plt+0x160>
  401bf8:	mov	w0, #0x4                   	// #4
  401bfc:	str	w0, [sp, #112]
  401c00:	orr	w19, w19, #0x20
  401c04:	b	401aec <ferror@plt+0x81c>
  401c08:	cmp	w0, #0x100
  401c0c:	b.eq	401cd0 <ferror@plt+0xa00>  // b.none
  401c10:	cmp	w0, #0x101
  401c14:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401c18:	add	x0, sp, #0x7c
  401c1c:	bl	401430 <ferror@plt+0x160>
  401c20:	mov	w0, #0x2                   	// #2
  401c24:	str	w0, [sp, #112]
  401c28:	orr	w19, w19, #0x20
  401c2c:	b	401aec <ferror@plt+0x81c>
  401c30:	cmp	w0, #0x105
  401c34:	b.eq	401cb8 <ferror@plt+0x9e8>  // b.none
  401c38:	cmp	w0, #0x106
  401c3c:	b.ne	401de8 <ferror@plt+0xb18>  // b.any
  401c40:	add	x0, sp, #0x7c
  401c44:	bl	401430 <ferror@plt+0x160>
  401c48:	str	w25, [sp, #112]
  401c4c:	b	401aec <ferror@plt+0x81c>
  401c50:	add	x0, sp, #0x7c
  401c54:	bl	401430 <ferror@plt+0x160>
  401c58:	mov	w0, #0x2                   	// #2
  401c5c:	str	w0, [sp, #112]
  401c60:	b	401aec <ferror@plt+0x81c>
  401c64:	add	x0, sp, #0x7c
  401c68:	bl	401430 <ferror@plt+0x160>
  401c6c:	mov	w0, #0x4                   	// #4
  401c70:	str	w0, [sp, #112]
  401c74:	b	401aec <ferror@plt+0x81c>
  401c78:	add	x0, sp, #0x7c
  401c7c:	bl	401430 <ferror@plt+0x160>
  401c80:	mov	w0, #0x6                   	// #6
  401c84:	str	w0, [sp, #112]
  401c88:	b	401aec <ferror@plt+0x81c>
  401c8c:	add	x0, sp, #0x7c
  401c90:	bl	401430 <ferror@plt+0x160>
  401c94:	mov	w0, #0x3                   	// #3
  401c98:	str	w0, [sp, #112]
  401c9c:	orr	w19, w19, #0x20
  401ca0:	b	401aec <ferror@plt+0x81c>
  401ca4:	add	x0, sp, #0x7c
  401ca8:	bl	401430 <ferror@plt+0x160>
  401cac:	str	w25, [sp, #112]
  401cb0:	orr	w19, w19, #0x20
  401cb4:	b	401aec <ferror@plt+0x81c>
  401cb8:	add	x0, sp, #0x7c
  401cbc:	bl	401430 <ferror@plt+0x160>
  401cc0:	mov	w0, #0x6                   	// #6
  401cc4:	str	w0, [sp, #112]
  401cc8:	orr	w19, w19, #0x20
  401ccc:	b	401aec <ferror@plt+0x81c>
  401cd0:	orr	w19, w19, #0x20
  401cd4:	b	401aec <ferror@plt+0x81c>
  401cd8:	orr	w19, w19, #0x4
  401cdc:	b	401aec <ferror@plt+0x81c>
  401ce0:	orr	w19, w19, #0x40
  401ce4:	bl	401290 <__errno_location@plt>
  401ce8:	str	wzr, [x0]
  401cec:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401cf0:	add	x1, x1, #0xd38
  401cf4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401cf8:	ldr	x0, [x0, #264]
  401cfc:	bl	4023b8 <ferror@plt+0x10e8>
  401d00:	fmul	d8, d0, d9
  401d04:	fcvt	s8, d8
  401d08:	fmov	s0, #1.000000000000000000e+00
  401d0c:	fcmpe	s8, s0
  401d10:	b.pl	401aec <ferror@plt+0x81c>  // b.nfrst
  401d14:	str	x27, [sp, #80]
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d20:	add	x1, x1, #0xd50
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	bl	401270 <dcgettext@plt>
  401d2c:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401d30:	ldr	x3, [x1, #264]
  401d34:	mov	x2, x0
  401d38:	mov	w1, #0x0                   	// #0
  401d3c:	mov	w0, #0x1                   	// #1
  401d40:	bl	401160 <error@plt>
  401d44:	orr	w19, w19, #0xc0
  401d48:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401d4c:	ldr	x22, [x0, #264]
  401d50:	mov	w2, w25
  401d54:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d58:	add	x1, x1, #0xd80
  401d5c:	mov	x0, #0x0                   	// #0
  401d60:	bl	401270 <dcgettext@plt>
  401d64:	mov	x1, x0
  401d68:	mov	x0, x22
  401d6c:	bl	402294 <ferror@plt+0xfc4>
  401d70:	mov	w22, w0
  401d74:	cmp	w0, #0x0
  401d78:	b.gt	401aec <ferror@plt+0x81c>
  401d7c:	str	x27, [sp, #80]
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d88:	add	x1, x1, #0xda0
  401d8c:	mov	x0, #0x0                   	// #0
  401d90:	bl	401270 <dcgettext@plt>
  401d94:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401d98:	ldr	x3, [x1, #264]
  401d9c:	mov	x2, x0
  401da0:	mov	w1, #0x22                  	// #34
  401da4:	mov	w0, #0x1                   	// #1
  401da8:	bl	401160 <error@plt>
  401dac:	orr	w19, w19, #0x8
  401db0:	b	401aec <ferror@plt+0x81c>
  401db4:	str	x27, [sp, #80]
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401dc0:	add	x1, x1, #0xdc8
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	bl	401270 <dcgettext@plt>
  401dcc:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401dd0:	add	x2, x2, #0xdd8
  401dd4:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401dd8:	ldr	x1, [x1, #344]
  401ddc:	bl	401280 <printf@plt>
  401de0:	mov	w0, #0x0                   	// #0
  401de4:	bl	401150 <exit@plt>
  401de8:	str	x27, [sp, #80]
  401dec:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401df0:	ldr	x0, [x0, #256]
  401df4:	bl	401470 <ferror@plt+0x1a0>
  401df8:	str	x27, [sp, #80]
  401dfc:	mov	w23, #0x5                   	// #5
  401e00:	mov	w21, #0xa                   	// #10
  401e04:	adrp	x25, 404000 <ferror@plt+0x2d30>
  401e08:	add	x25, x25, #0xeb0
  401e0c:	adrp	x24, 404000 <ferror@plt+0x2d30>
  401e10:	add	x24, x24, #0xeb8
  401e14:	adrp	x20, 404000 <ferror@plt+0x2d30>
  401e18:	add	x20, x20, #0xec0
  401e1c:	b	402078 <ferror@plt+0xda8>
  401e20:	mov	w2, w23
  401e24:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e28:	add	x1, x1, #0xe60
  401e2c:	mov	x0, #0x0                   	// #0
  401e30:	bl	401270 <dcgettext@plt>
  401e34:	bl	401280 <printf@plt>
  401e38:	b	40209c <ferror@plt+0xdcc>
  401e3c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401e40:	ldr	x4, [x0, #280]
  401e44:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401e48:	ldr	x0, [x0, #328]
  401e4c:	ldr	x2, [sp, #112]
  401e50:	ldr	w3, [sp, #120]
  401e54:	mov	w1, w19
  401e58:	add	x0, x4, x0
  401e5c:	bl	4017a0 <ferror@plt+0x4d0>
  401e60:	mov	x1, x0
  401e64:	mov	x0, x20
  401e68:	bl	401280 <printf@plt>
  401e6c:	b	4021a4 <ferror@plt+0xed4>
  401e70:	mov	w2, w23
  401e74:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e78:	add	x1, x1, #0xec8
  401e7c:	mov	x0, #0x0                   	// #0
  401e80:	bl	401270 <dcgettext@plt>
  401e84:	mov	x1, x0
  401e88:	mov	x0, x24
  401e8c:	bl	401280 <printf@plt>
  401e90:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401e94:	ldr	x2, [sp, #112]
  401e98:	ldr	w3, [sp, #120]
  401e9c:	mov	w1, w19
  401ea0:	ldr	x0, [x27, #376]
  401ea4:	bl	4017a0 <ferror@plt+0x4d0>
  401ea8:	mov	x1, x0
  401eac:	mov	x0, x20
  401eb0:	bl	401280 <printf@plt>
  401eb4:	adrp	x26, 416000 <ferror@plt+0x14d30>
  401eb8:	ldr	x4, [x27, #376]
  401ebc:	ldr	x0, [x26, #240]
  401ec0:	ldr	x2, [sp, #112]
  401ec4:	ldr	w3, [sp, #120]
  401ec8:	mov	w1, w19
  401ecc:	sub	x0, x4, x0
  401ed0:	bl	4017a0 <ferror@plt+0x4d0>
  401ed4:	mov	x1, x0
  401ed8:	mov	x0, x20
  401edc:	bl	401280 <printf@plt>
  401ee0:	ldr	x2, [sp, #112]
  401ee4:	ldr	w3, [sp, #120]
  401ee8:	mov	w1, w19
  401eec:	ldr	x0, [x26, #240]
  401ef0:	bl	4017a0 <ferror@plt+0x4d0>
  401ef4:	mov	x1, x0
  401ef8:	mov	x0, x20
  401efc:	bl	401280 <printf@plt>
  401f00:	mov	w0, w21
  401f04:	bl	4012a0 <putchar@plt>
  401f08:	mov	w2, w23
  401f0c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f10:	add	x1, x1, #0xed0
  401f14:	mov	x0, #0x0                   	// #0
  401f18:	bl	401270 <dcgettext@plt>
  401f1c:	mov	x1, x0
  401f20:	mov	x0, x24
  401f24:	bl	401280 <printf@plt>
  401f28:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401f2c:	ldr	x2, [sp, #112]
  401f30:	ldr	w3, [sp, #120]
  401f34:	mov	w1, w19
  401f38:	ldr	x0, [x27, #320]
  401f3c:	bl	4017a0 <ferror@plt+0x4d0>
  401f40:	mov	x1, x0
  401f44:	mov	x0, x20
  401f48:	bl	401280 <printf@plt>
  401f4c:	adrp	x26, 416000 <ferror@plt+0x14d30>
  401f50:	ldr	x4, [x27, #320]
  401f54:	ldr	x0, [x26, #288]
  401f58:	ldr	x2, [sp, #112]
  401f5c:	ldr	w3, [sp, #120]
  401f60:	mov	w1, w19
  401f64:	sub	x0, x4, x0
  401f68:	bl	4017a0 <ferror@plt+0x4d0>
  401f6c:	mov	x1, x0
  401f70:	mov	x0, x20
  401f74:	bl	401280 <printf@plt>
  401f78:	ldr	x2, [sp, #112]
  401f7c:	ldr	w3, [sp, #120]
  401f80:	mov	w1, w19
  401f84:	ldr	x0, [x26, #288]
  401f88:	bl	4017a0 <ferror@plt+0x4d0>
  401f8c:	mov	x1, x0
  401f90:	mov	x0, x20
  401f94:	bl	401280 <printf@plt>
  401f98:	mov	w0, w21
  401f9c:	bl	4012a0 <putchar@plt>
  401fa0:	b	4021d4 <ferror@plt+0xf04>
  401fa4:	mov	w2, w23
  401fa8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401fac:	add	x1, x1, #0xee0
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	bl	401270 <dcgettext@plt>
  401fb8:	mov	x1, x0
  401fbc:	mov	x0, x24
  401fc0:	bl	401280 <printf@plt>
  401fc4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401fc8:	ldr	x4, [x0, #384]
  401fcc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401fd0:	ldr	x0, [x0, #368]
  401fd4:	ldr	x2, [sp, #112]
  401fd8:	ldr	w3, [sp, #120]
  401fdc:	mov	w1, w19
  401fe0:	add	x0, x4, x0
  401fe4:	bl	4017a0 <ferror@plt+0x4d0>
  401fe8:	mov	x1, x0
  401fec:	mov	x0, x20
  401ff0:	bl	401280 <printf@plt>
  401ff4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ff8:	ldr	x4, [x0, #336]
  401ffc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402000:	ldr	x0, [x0, #304]
  402004:	ldr	x2, [sp, #112]
  402008:	ldr	w3, [sp, #120]
  40200c:	mov	w1, w19
  402010:	add	x0, x4, x0
  402014:	bl	4017a0 <ferror@plt+0x4d0>
  402018:	mov	x1, x0
  40201c:	mov	x0, x20
  402020:	bl	401280 <printf@plt>
  402024:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402028:	ldr	x4, [x0, #360]
  40202c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402030:	ldr	x0, [x0, #352]
  402034:	ldr	x2, [sp, #112]
  402038:	ldr	w3, [sp, #120]
  40203c:	mov	w1, w19
  402040:	add	x0, x4, x0
  402044:	bl	4017a0 <ferror@plt+0x4d0>
  402048:	mov	x1, x0
  40204c:	mov	x0, x20
  402050:	bl	401280 <printf@plt>
  402054:	mov	w0, w21
  402058:	bl	4012a0 <putchar@plt>
  40205c:	b	40226c <ferror@plt+0xf9c>
  402060:	mov	w0, #0x0                   	// #0
  402064:	bl	401150 <exit@plt>
  402068:	mov	w0, w21
  40206c:	bl	4012a0 <putchar@plt>
  402070:	fcvtzu	w0, s8
  402074:	bl	401260 <usleep@plt>
  402078:	bl	401180 <meminfo@plt>
  40207c:	and	w26, w19, #0x8
  402080:	tbz	w19, #3, 401e20 <ferror@plt+0xb50>
  402084:	mov	w2, w23
  402088:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40208c:	add	x1, x1, #0xe00
  402090:	mov	x0, #0x0                   	// #0
  402094:	bl	401270 <dcgettext@plt>
  402098:	bl	401280 <printf@plt>
  40209c:	mov	w0, w21
  4020a0:	bl	4012a0 <putchar@plt>
  4020a4:	mov	w2, w23
  4020a8:	mov	x1, x25
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	bl	401270 <dcgettext@plt>
  4020b4:	mov	x1, x0
  4020b8:	mov	x0, x24
  4020bc:	bl	401280 <printf@plt>
  4020c0:	str	s8, [sp, #116]
  4020c4:	str	w22, [sp, #120]
  4020c8:	ldr	x2, [sp, #112]
  4020cc:	mov	w3, w22
  4020d0:	mov	w1, w19
  4020d4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4020d8:	ldr	x0, [x0, #384]
  4020dc:	bl	4017a0 <ferror@plt+0x4d0>
  4020e0:	mov	x1, x0
  4020e4:	mov	x0, x20
  4020e8:	bl	401280 <printf@plt>
  4020ec:	ldr	x2, [sp, #112]
  4020f0:	ldr	w3, [sp, #120]
  4020f4:	mov	w1, w19
  4020f8:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4020fc:	ldr	x0, [x0, #336]
  402100:	bl	4017a0 <ferror@plt+0x4d0>
  402104:	mov	x1, x0
  402108:	mov	x0, x20
  40210c:	bl	401280 <printf@plt>
  402110:	ldr	x2, [sp, #112]
  402114:	ldr	w3, [sp, #120]
  402118:	mov	w1, w19
  40211c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402120:	ldr	x0, [x0, #360]
  402124:	bl	4017a0 <ferror@plt+0x4d0>
  402128:	mov	x1, x0
  40212c:	mov	x0, x20
  402130:	bl	401280 <printf@plt>
  402134:	ldr	x2, [sp, #112]
  402138:	ldr	w3, [sp, #120]
  40213c:	mov	w1, w19
  402140:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402144:	ldr	x0, [x0, #312]
  402148:	bl	4017a0 <ferror@plt+0x4d0>
  40214c:	mov	x1, x0
  402150:	mov	x0, x20
  402154:	bl	401280 <printf@plt>
  402158:	cbz	w26, 401e3c <ferror@plt+0xb6c>
  40215c:	ldr	x2, [sp, #112]
  402160:	ldr	w3, [sp, #120]
  402164:	mov	w1, w19
  402168:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40216c:	ldr	x0, [x0, #280]
  402170:	bl	4017a0 <ferror@plt+0x4d0>
  402174:	mov	x1, x0
  402178:	mov	x0, x20
  40217c:	bl	401280 <printf@plt>
  402180:	ldr	x2, [sp, #112]
  402184:	ldr	w3, [sp, #120]
  402188:	mov	w1, w19
  40218c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402190:	ldr	x0, [x0, #328]
  402194:	bl	4017a0 <ferror@plt+0x4d0>
  402198:	mov	x1, x0
  40219c:	mov	x0, x20
  4021a0:	bl	401280 <printf@plt>
  4021a4:	ldr	x2, [sp, #112]
  4021a8:	ldr	w3, [sp, #120]
  4021ac:	mov	w1, w19
  4021b0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4021b4:	ldr	x0, [x0, #296]
  4021b8:	bl	4017a0 <ferror@plt+0x4d0>
  4021bc:	mov	x1, x0
  4021c0:	mov	x0, x20
  4021c4:	bl	401280 <printf@plt>
  4021c8:	mov	w0, w21
  4021cc:	bl	4012a0 <putchar@plt>
  4021d0:	tbnz	w19, #2, 401e70 <ferror@plt+0xba0>
  4021d4:	mov	w2, w23
  4021d8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4021dc:	add	x1, x1, #0xed8
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	bl	401270 <dcgettext@plt>
  4021e8:	mov	x1, x0
  4021ec:	mov	x0, x24
  4021f0:	bl	401280 <printf@plt>
  4021f4:	ldr	x2, [sp, #112]
  4021f8:	ldr	w3, [sp, #120]
  4021fc:	mov	w1, w19
  402200:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402204:	ldr	x0, [x0, #368]
  402208:	bl	4017a0 <ferror@plt+0x4d0>
  40220c:	mov	x1, x0
  402210:	mov	x0, x20
  402214:	bl	401280 <printf@plt>
  402218:	ldr	x2, [sp, #112]
  40221c:	ldr	w3, [sp, #120]
  402220:	mov	w1, w19
  402224:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402228:	ldr	x0, [x0, #304]
  40222c:	bl	4017a0 <ferror@plt+0x4d0>
  402230:	mov	x1, x0
  402234:	mov	x0, x20
  402238:	bl	401280 <printf@plt>
  40223c:	ldr	x2, [sp, #112]
  402240:	ldr	w3, [sp, #120]
  402244:	mov	w1, w19
  402248:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40224c:	ldr	x0, [x0, #352]
  402250:	bl	4017a0 <ferror@plt+0x4d0>
  402254:	mov	x1, x0
  402258:	mov	x0, x20
  40225c:	bl	401280 <printf@plt>
  402260:	mov	w0, w21
  402264:	bl	4012a0 <putchar@plt>
  402268:	tbnz	w19, #4, 401fa4 <ferror@plt+0xcd4>
  40226c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402270:	ldr	x0, [x0, #272]
  402274:	bl	401250 <fflush@plt>
  402278:	tbz	w19, #7, 402288 <ferror@plt+0xfb8>
  40227c:	sub	w22, w22, #0x1
  402280:	cmp	w22, #0x0
  402284:	b.le	402060 <ferror@plt+0xd90>
  402288:	tbnz	w19, #6, 402068 <ferror@plt+0xd98>
  40228c:	mov	w0, #0x0                   	// #0
  402290:	bl	401150 <exit@plt>
  402294:	stp	x29, x30, [sp, #-64]!
  402298:	mov	x29, sp
  40229c:	stp	x19, x20, [sp, #16]
  4022a0:	str	x21, [sp, #32]
  4022a4:	mov	x19, x0
  4022a8:	mov	x21, x1
  4022ac:	str	xzr, [sp, #56]
  4022b0:	cbz	x0, 402308 <ferror@plt+0x1038>
  4022b4:	ldrb	w0, [x0]
  4022b8:	cbz	w0, 402308 <ferror@plt+0x1038>
  4022bc:	bl	401290 <__errno_location@plt>
  4022c0:	mov	x20, x0
  4022c4:	str	wzr, [x0]
  4022c8:	mov	w2, #0xa                   	// #10
  4022cc:	add	x1, sp, #0x38
  4022d0:	mov	x0, x19
  4022d4:	bl	401240 <strtol@plt>
  4022d8:	ldr	w1, [x20]
  4022dc:	cbnz	w1, 402308 <ferror@plt+0x1038>
  4022e0:	ldr	x2, [sp, #56]
  4022e4:	cmp	x2, #0x0
  4022e8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4022ec:	b.eq	402308 <ferror@plt+0x1038>  // b.none
  4022f0:	ldrb	w1, [x2]
  4022f4:	cbnz	w1, 402308 <ferror@plt+0x1038>
  4022f8:	ldp	x19, x20, [sp, #16]
  4022fc:	ldr	x21, [sp, #32]
  402300:	ldp	x29, x30, [sp], #64
  402304:	ret
  402308:	bl	401290 <__errno_location@plt>
  40230c:	mov	x4, x19
  402310:	mov	x3, x21
  402314:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402318:	add	x2, x2, #0x238
  40231c:	ldr	w1, [x0]
  402320:	mov	w0, #0x1                   	// #1
  402324:	bl	401160 <error@plt>
  402328:	stp	x29, x30, [sp, #-64]!
  40232c:	mov	x29, sp
  402330:	stp	x19, x20, [sp, #16]
  402334:	str	x21, [sp, #32]
  402338:	mov	x19, x0
  40233c:	mov	x21, x1
  402340:	str	xzr, [sp, #56]
  402344:	cbz	x0, 402398 <ferror@plt+0x10c8>
  402348:	ldrb	w0, [x0]
  40234c:	cbz	w0, 402398 <ferror@plt+0x10c8>
  402350:	bl	401290 <__errno_location@plt>
  402354:	mov	x20, x0
  402358:	str	wzr, [x0]
  40235c:	add	x1, sp, #0x38
  402360:	mov	x0, x19
  402364:	bl	401170 <strtod@plt>
  402368:	ldr	w0, [x20]
  40236c:	cbnz	w0, 402398 <ferror@plt+0x10c8>
  402370:	ldr	x0, [sp, #56]
  402374:	cmp	x0, #0x0
  402378:	ccmp	x0, x19, #0x4, ne  // ne = any
  40237c:	b.eq	402398 <ferror@plt+0x10c8>  // b.none
  402380:	ldrb	w0, [x0]
  402384:	cbnz	w0, 402398 <ferror@plt+0x10c8>
  402388:	ldp	x19, x20, [sp, #16]
  40238c:	ldr	x21, [sp, #32]
  402390:	ldp	x29, x30, [sp], #64
  402394:	ret
  402398:	bl	401290 <__errno_location@plt>
  40239c:	mov	x4, x19
  4023a0:	mov	x3, x21
  4023a4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4023a8:	add	x2, x2, #0x238
  4023ac:	ldr	w1, [x0]
  4023b0:	mov	w0, #0x1                   	// #1
  4023b4:	bl	401160 <error@plt>
  4023b8:	stp	x29, x30, [sp, #-112]!
  4023bc:	mov	x29, sp
  4023c0:	stp	x19, x20, [sp, #16]
  4023c4:	stp	x21, x22, [sp, #32]
  4023c8:	stp	x23, x24, [sp, #48]
  4023cc:	stp	x25, x26, [sp, #64]
  4023d0:	mov	x24, x0
  4023d4:	mov	x25, x1
  4023d8:	cbz	x0, 4025e8 <ferror@plt+0x1318>
  4023dc:	ldrb	w0, [x0]
  4023e0:	cbz	w0, 4025e8 <ferror@plt+0x1318>
  4023e4:	bl	401230 <__ctype_b_loc@plt>
  4023e8:	ldr	x22, [x0]
  4023ec:	mov	x21, x24
  4023f0:	b	4023f8 <ferror@plt+0x1128>
  4023f4:	add	x21, x21, #0x1
  4023f8:	ldrb	w0, [x21]
  4023fc:	and	x1, x0, #0xff
  402400:	ldrh	w1, [x22, x1, lsl #1]
  402404:	tbnz	w1, #13, 4023f4 <ferror@plt+0x1124>
  402408:	cmp	w0, #0x2d
  40240c:	b.eq	40258c <ferror@plt+0x12bc>  // b.none
  402410:	mov	w26, #0x0                   	// #0
  402414:	cmp	w0, #0x2b
  402418:	b.eq	402598 <ferror@plt+0x12c8>  // b.none
  40241c:	ldrb	w23, [x21]
  402420:	and	x0, x23, #0xff
  402424:	ldrh	w0, [x22, x0, lsl #1]
  402428:	tbz	w0, #11, 4025a0 <ferror@plt+0x12d0>
  40242c:	mov	x19, x21
  402430:	adrp	x0, 405000 <ferror@plt+0x3d30>
  402434:	add	x0, x0, #0x250
  402438:	ldr	q0, [x0]
  40243c:	str	q0, [sp, #80]
  402440:	adrp	x0, 405000 <ferror@plt+0x3d30>
  402444:	add	x0, x0, #0x260
  402448:	ldr	q1, [x0]
  40244c:	ldr	q0, [sp, #80]
  402450:	bl	403c88 <ferror@plt+0x29b8>
  402454:	str	q0, [sp, #80]
  402458:	ldrb	w0, [x19, #1]!
  40245c:	ldrh	w0, [x22, x0, lsl #1]
  402460:	tbnz	w0, #11, 402440 <ferror@plt+0x1170>
  402464:	mov	x20, #0x0                   	// #0
  402468:	mov	x19, #0x0                   	// #0
  40246c:	sub	w0, w23, #0x30
  402470:	bl	4043dc <ferror@plt+0x310c>
  402474:	ldr	q1, [sp, #80]
  402478:	bl	403c88 <ferror@plt+0x29b8>
  40247c:	mov	v1.16b, v0.16b
  402480:	str	x20, [sp, #96]
  402484:	str	x19, [sp, #104]
  402488:	ldr	q0, [sp, #96]
  40248c:	bl	402724 <ferror@plt+0x1454>
  402490:	str	q0, [sp, #96]
  402494:	ldr	x20, [sp, #96]
  402498:	ldr	x19, [sp, #104]
  40249c:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4024a0:	add	x0, x0, #0x260
  4024a4:	ldr	q1, [x0]
  4024a8:	ldr	q0, [sp, #80]
  4024ac:	bl	4033d4 <ferror@plt+0x2104>
  4024b0:	str	q0, [sp, #80]
  4024b4:	ldrb	w23, [x21, #1]!
  4024b8:	and	x0, x23, #0xff
  4024bc:	ldrh	w0, [x22, x0, lsl #1]
  4024c0:	tbnz	w0, #11, 40246c <ferror@plt+0x119c>
  4024c4:	cbz	w23, 4025ac <ferror@plt+0x12dc>
  4024c8:	and	w23, w23, #0xfffffffd
  4024cc:	and	w23, w23, #0xff
  4024d0:	cmp	w23, #0x2c
  4024d4:	b.ne	4025cc <ferror@plt+0x12fc>  // b.any
  4024d8:	add	x23, x21, #0x1
  4024dc:	ldrb	w0, [x21, #1]
  4024e0:	and	x1, x0, #0xff
  4024e4:	ldrh	w1, [x22, x1, lsl #1]
  4024e8:	tbz	w1, #11, 402554 <ferror@plt+0x1284>
  4024ec:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4024f0:	add	x1, x1, #0x250
  4024f4:	ldr	q0, [x1]
  4024f8:	str	q0, [sp, #96]
  4024fc:	sub	w0, w0, #0x30
  402500:	bl	4043dc <ferror@plt+0x310c>
  402504:	ldr	q1, [sp, #96]
  402508:	bl	403c88 <ferror@plt+0x29b8>
  40250c:	mov	v1.16b, v0.16b
  402510:	str	x20, [sp, #80]
  402514:	str	x19, [sp, #88]
  402518:	ldr	q0, [sp, #80]
  40251c:	bl	402724 <ferror@plt+0x1454>
  402520:	str	q0, [sp, #80]
  402524:	ldr	x20, [sp, #80]
  402528:	ldr	x19, [sp, #88]
  40252c:	adrp	x0, 405000 <ferror@plt+0x3d30>
  402530:	add	x0, x0, #0x260
  402534:	ldr	q1, [x0]
  402538:	ldr	q0, [sp, #96]
  40253c:	bl	4033d4 <ferror@plt+0x2104>
  402540:	str	q0, [sp, #96]
  402544:	ldrb	w0, [x23, #1]!
  402548:	and	x1, x0, #0xff
  40254c:	ldrh	w1, [x22, x1, lsl #1]
  402550:	tbnz	w1, #11, 4024fc <ferror@plt+0x122c>
  402554:	cbnz	w0, 4025e8 <ferror@plt+0x1318>
  402558:	eor	x0, x19, #0x8000000000000000
  40255c:	cmp	w26, #0x0
  402560:	str	x20, [sp, #80]
  402564:	csel	x0, x0, x19, ne  // ne = any
  402568:	str	x0, [sp, #88]
  40256c:	ldr	q0, [sp, #80]
  402570:	bl	404438 <ferror@plt+0x3168>
  402574:	ldp	x19, x20, [sp, #16]
  402578:	ldp	x21, x22, [sp, #32]
  40257c:	ldp	x23, x24, [sp, #48]
  402580:	ldp	x25, x26, [sp, #64]
  402584:	ldp	x29, x30, [sp], #112
  402588:	ret
  40258c:	add	x21, x21, #0x1
  402590:	mov	w26, #0x1                   	// #1
  402594:	b	40241c <ferror@plt+0x114c>
  402598:	add	x21, x21, #0x1
  40259c:	b	40241c <ferror@plt+0x114c>
  4025a0:	mov	x20, #0x0                   	// #0
  4025a4:	mov	x19, #0x0                   	// #0
  4025a8:	b	4024c4 <ferror@plt+0x11f4>
  4025ac:	eor	x0, x19, #0x8000000000000000
  4025b0:	cmp	w26, #0x0
  4025b4:	str	x20, [sp, #80]
  4025b8:	csel	x0, x0, x19, ne  // ne = any
  4025bc:	str	x0, [sp, #88]
  4025c0:	ldr	q0, [sp, #80]
  4025c4:	bl	404438 <ferror@plt+0x3168>
  4025c8:	b	402574 <ferror@plt+0x12a4>
  4025cc:	mov	x4, x24
  4025d0:	mov	x3, x25
  4025d4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4025d8:	add	x2, x2, #0x238
  4025dc:	mov	w1, #0x16                  	// #22
  4025e0:	mov	w0, #0x1                   	// #1
  4025e4:	bl	401160 <error@plt>
  4025e8:	bl	401290 <__errno_location@plt>
  4025ec:	mov	x4, x24
  4025f0:	mov	x3, x25
  4025f4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4025f8:	add	x2, x2, #0x238
  4025fc:	ldr	w1, [x0]
  402600:	mov	w0, #0x1                   	// #1
  402604:	bl	401160 <error@plt>
  402608:	stp	x29, x30, [sp, #-48]!
  40260c:	mov	x29, sp
  402610:	stp	x19, x20, [sp, #16]
  402614:	str	x21, [sp, #32]
  402618:	mov	x19, x0
  40261c:	bl	4011a0 <__fpending@plt>
  402620:	mov	x21, x0
  402624:	mov	x0, x19
  402628:	bl	4012d0 <ferror@plt>
  40262c:	mov	w20, w0
  402630:	mov	x0, x19
  402634:	bl	4011c0 <fclose@plt>
  402638:	cbnz	w20, 402664 <ferror@plt+0x1394>
  40263c:	cbz	w0, 402654 <ferror@plt+0x1384>
  402640:	cbnz	x21, 402688 <ferror@plt+0x13b8>
  402644:	bl	401290 <__errno_location@plt>
  402648:	ldr	w0, [x0]
  40264c:	cmp	w0, #0x9
  402650:	csetm	w0, ne  // ne = any
  402654:	ldp	x19, x20, [sp, #16]
  402658:	ldr	x21, [sp, #32]
  40265c:	ldp	x29, x30, [sp], #48
  402660:	ret
  402664:	cbnz	w0, 402690 <ferror@plt+0x13c0>
  402668:	bl	401290 <__errno_location@plt>
  40266c:	mov	x1, x0
  402670:	ldr	w2, [x0]
  402674:	mov	w0, #0xffffffff            	// #-1
  402678:	cmp	w2, #0x20
  40267c:	b.eq	402654 <ferror@plt+0x1384>  // b.none
  402680:	str	wzr, [x1]
  402684:	b	402654 <ferror@plt+0x1384>
  402688:	mov	w0, #0xffffffff            	// #-1
  40268c:	b	402654 <ferror@plt+0x1384>
  402690:	mov	w0, #0xffffffff            	// #-1
  402694:	b	402654 <ferror@plt+0x1384>
  402698:	stp	x29, x30, [sp, #-32]!
  40269c:	mov	x29, sp
  4026a0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4026a4:	ldr	x0, [x0, #272]
  4026a8:	bl	402608 <ferror@plt+0x1338>
  4026ac:	cbz	w0, 4026cc <ferror@plt+0x13fc>
  4026b0:	str	x19, [sp, #16]
  4026b4:	bl	401290 <__errno_location@plt>
  4026b8:	mov	x19, x0
  4026bc:	ldr	w0, [x0]
  4026c0:	cmp	w0, #0x20
  4026c4:	b.ne	4026e4 <ferror@plt+0x1414>  // b.any
  4026c8:	ldr	x19, [sp, #16]
  4026cc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  4026d0:	ldr	x0, [x0, #256]
  4026d4:	bl	402608 <ferror@plt+0x1338>
  4026d8:	cbnz	w0, 402718 <ferror@plt+0x1448>
  4026dc:	ldp	x29, x30, [sp], #32
  4026e0:	ret
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4026ec:	add	x1, x1, #0x270
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	bl	401270 <dcgettext@plt>
  4026f8:	mov	x3, x0
  4026fc:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402700:	add	x2, x2, #0x280
  402704:	ldr	w1, [x19]
  402708:	mov	w0, #0x0                   	// #0
  40270c:	bl	401160 <error@plt>
  402710:	mov	w0, #0x1                   	// #1
  402714:	bl	401130 <_exit@plt>
  402718:	str	x19, [sp, #16]
  40271c:	mov	w0, #0x1                   	// #1
  402720:	bl	401130 <_exit@plt>
  402724:	stp	x29, x30, [sp, #-32]!
  402728:	mov	x29, sp
  40272c:	str	q0, [sp, #16]
  402730:	ldr	x6, [sp, #16]
  402734:	ldr	x4, [sp, #24]
  402738:	str	q1, [sp, #16]
  40273c:	ldr	x7, [sp, #16]
  402740:	ldr	x0, [sp, #24]
  402744:	mrs	x11, fpcr
  402748:	ubfx	x5, x4, #48, #15
  40274c:	mov	x9, x5
  402750:	lsr	x10, x4, #63
  402754:	ubfiz	x1, x4, #3, #48
  402758:	orr	x1, x1, x6, lsr #61
  40275c:	lsl	x3, x6, #3
  402760:	ubfx	x8, x0, #48, #15
  402764:	mov	x13, x8
  402768:	lsr	x14, x0, #63
  40276c:	ubfiz	x0, x0, #3, #48
  402770:	orr	x2, x0, x7, lsr #61
  402774:	lsl	x12, x7, #3
  402778:	cmp	x14, x4, lsr #63
  40277c:	b.eq	4027c4 <ferror@plt+0x14f4>  // b.none
  402780:	sub	w0, w5, w8
  402784:	cmp	w0, #0x0
  402788:	b.le	402d2c <ferror@plt+0x1a5c>
  40278c:	cbnz	x8, 402c1c <ferror@plt+0x194c>
  402790:	orr	x4, x2, x12
  402794:	cbz	x4, 402be4 <ferror@plt+0x1914>
  402798:	subs	w0, w0, #0x1
  40279c:	b.eq	402c0c <ferror@plt+0x193c>  // b.none
  4027a0:	mov	x4, #0x7fff                	// #32767
  4027a4:	cmp	x5, x4
  4027a8:	b.ne	402c2c <ferror@plt+0x195c>  // b.any
  4027ac:	orr	x0, x1, x3
  4027b0:	cbz	x0, 40332c <ferror@plt+0x205c>
  4027b4:	lsr	x0, x1, #50
  4027b8:	eor	x0, x0, #0x1
  4027bc:	and	w0, w0, #0x1
  4027c0:	b	4031d8 <ferror@plt+0x1f08>
  4027c4:	sub	w0, w5, w8
  4027c8:	cmp	w0, #0x0
  4027cc:	b.le	402908 <ferror@plt+0x1638>
  4027d0:	cbnz	x8, 40283c <ferror@plt+0x156c>
  4027d4:	orr	x4, x2, x12
  4027d8:	cbz	x4, 402808 <ferror@plt+0x1538>
  4027dc:	subs	w0, w0, #0x1
  4027e0:	b.eq	402830 <ferror@plt+0x1560>  // b.none
  4027e4:	mov	x4, #0x7fff                	// #32767
  4027e8:	cmp	x5, x4
  4027ec:	b.ne	40284c <ferror@plt+0x157c>  // b.any
  4027f0:	orr	x0, x1, x3
  4027f4:	cbz	x0, 403278 <ferror@plt+0x1fa8>
  4027f8:	lsr	x0, x1, #50
  4027fc:	eor	x0, x0, #0x1
  402800:	and	w0, w0, #0x1
  402804:	b	4031d8 <ferror@plt+0x1f08>
  402808:	mov	x4, x3
  40280c:	mov	x0, #0x7fff                	// #32767
  402810:	cmp	x5, x0
  402814:	b.ne	40309c <ferror@plt+0x1dcc>  // b.any
  402818:	orr	x0, x1, x3
  40281c:	cbz	x0, 403268 <ferror@plt+0x1f98>
  402820:	lsr	x0, x1, #50
  402824:	eor	x0, x0, #0x1
  402828:	and	w0, w0, #0x1
  40282c:	b	4031d8 <ferror@plt+0x1f08>
  402830:	adds	x4, x3, x12
  402834:	adc	x1, x2, x1
  402838:	b	40288c <ferror@plt+0x15bc>
  40283c:	orr	x2, x2, #0x8000000000000
  402840:	mov	x4, #0x7fff                	// #32767
  402844:	cmp	x5, x4
  402848:	b.eq	4028bc <ferror@plt+0x15ec>  // b.none
  40284c:	cmp	w0, #0x74
  402850:	b.gt	403224 <ferror@plt+0x1f54>
  402854:	cmp	w0, #0x3f
  402858:	b.gt	4028d4 <ferror@plt+0x1604>
  40285c:	mov	w5, #0x40                  	// #64
  402860:	sub	w5, w5, w0
  402864:	lsl	x4, x2, x5
  402868:	lsr	x6, x12, x0
  40286c:	orr	x4, x4, x6
  402870:	lsl	x5, x12, x5
  402874:	cmp	x5, #0x0
  402878:	cset	x5, ne  // ne = any
  40287c:	orr	x4, x4, x5
  402880:	lsr	x0, x2, x0
  402884:	adds	x4, x4, x3
  402888:	adc	x1, x0, x1
  40288c:	tbz	x1, #51, 40309c <ferror@plt+0x1dcc>
  402890:	add	x9, x9, #0x1
  402894:	mov	x0, #0x7fff                	// #32767
  402898:	cmp	x9, x0
  40289c:	b.eq	402bac <ferror@plt+0x18dc>  // b.none
  4028a0:	and	x0, x1, #0xfff7ffffffffffff
  4028a4:	and	x3, x4, #0x1
  4028a8:	orr	x3, x3, x4, lsr #1
  4028ac:	orr	x3, x3, x1, lsl #63
  4028b0:	lsr	x1, x0, #1
  4028b4:	mov	w0, #0x0                   	// #0
  4028b8:	b	4031d8 <ferror@plt+0x1f08>
  4028bc:	orr	x0, x1, x3
  4028c0:	cbz	x0, 403288 <ferror@plt+0x1fb8>
  4028c4:	lsr	x0, x1, #50
  4028c8:	eor	x0, x0, #0x1
  4028cc:	and	w0, w0, #0x1
  4028d0:	b	4031d8 <ferror@plt+0x1f08>
  4028d4:	sub	w4, w0, #0x40
  4028d8:	lsr	x4, x2, x4
  4028dc:	mov	w5, #0x80                  	// #128
  4028e0:	sub	w5, w5, w0
  4028e4:	lsl	x2, x2, x5
  4028e8:	cmp	w0, #0x40
  4028ec:	csel	x0, x2, xzr, ne  // ne = any
  4028f0:	orr	x12, x0, x12
  4028f4:	cmp	x12, #0x0
  4028f8:	cset	x0, ne  // ne = any
  4028fc:	orr	x4, x4, x0
  402900:	mov	x0, #0x0                   	// #0
  402904:	b	402884 <ferror@plt+0x15b4>
  402908:	tbnz	w0, #31, 40294c <ferror@plt+0x167c>
  40290c:	add	x0, x5, #0x1
  402910:	tst	x0, #0x7ffe
  402914:	b.ne	402b4c <ferror@plt+0x187c>  // b.any
  402918:	cbnz	x5, 402a98 <ferror@plt+0x17c8>
  40291c:	orr	x0, x1, x3
  402920:	cbz	x0, 403218 <ferror@plt+0x1f48>
  402924:	orr	x0, x2, x12
  402928:	cbz	x0, 40338c <ferror@plt+0x20bc>
  40292c:	adds	x4, x3, x12
  402930:	adc	x1, x2, x1
  402934:	tbz	x1, #51, 4030a0 <ferror@plt+0x1dd0>
  402938:	and	x1, x1, #0xfff7ffffffffffff
  40293c:	mov	x3, x4
  402940:	mov	x9, #0x1                   	// #1
  402944:	mov	w0, #0x0                   	// #0
  402948:	b	4031d8 <ferror@plt+0x1f08>
  40294c:	cbnz	x5, 4029e4 <ferror@plt+0x1714>
  402950:	orr	x4, x1, x3
  402954:	cbz	x4, 402994 <ferror@plt+0x16c4>
  402958:	cmn	w0, #0x1
  40295c:	b.eq	4029d4 <ferror@plt+0x1704>  // b.none
  402960:	mvn	w0, w0
  402964:	mov	x4, #0x7fff                	// #32767
  402968:	cmp	x8, x4
  40296c:	b.ne	4029f8 <ferror@plt+0x1728>  // b.any
  402970:	orr	x3, x2, x12
  402974:	cbz	x3, 4032a4 <ferror@plt+0x1fd4>
  402978:	lsr	x0, x2, #50
  40297c:	eor	x0, x0, #0x1
  402980:	and	w0, w0, #0x1
  402984:	mov	x1, x2
  402988:	mov	x3, x12
  40298c:	mov	x9, x8
  402990:	b	4031d8 <ferror@plt+0x1f08>
  402994:	mov	x0, #0x7fff                	// #32767
  402998:	cmp	x8, x0
  40299c:	b.eq	4029b0 <ferror@plt+0x16e0>  // b.none
  4029a0:	mov	x1, x2
  4029a4:	mov	x4, x12
  4029a8:	mov	x9, x8
  4029ac:	b	40309c <ferror@plt+0x1dcc>
  4029b0:	orr	x3, x2, x12
  4029b4:	cbz	x3, 403298 <ferror@plt+0x1fc8>
  4029b8:	lsr	x0, x2, #50
  4029bc:	eor	x0, x0, #0x1
  4029c0:	and	w0, w0, #0x1
  4029c4:	mov	x1, x2
  4029c8:	mov	x3, x12
  4029cc:	mov	x9, x8
  4029d0:	b	4031d8 <ferror@plt+0x1f08>
  4029d4:	adds	x4, x3, x12
  4029d8:	adc	x1, x2, x1
  4029dc:	mov	x9, x8
  4029e0:	b	40288c <ferror@plt+0x15bc>
  4029e4:	neg	w0, w0
  4029e8:	orr	x1, x1, #0x8000000000000
  4029ec:	mov	x4, #0x7fff                	// #32767
  4029f0:	cmp	x8, x4
  4029f4:	b.eq	402a40 <ferror@plt+0x1770>  // b.none
  4029f8:	cmp	w0, #0x74
  4029fc:	b.gt	403230 <ferror@plt+0x1f60>
  402a00:	cmp	w0, #0x3f
  402a04:	b.gt	402a64 <ferror@plt+0x1794>
  402a08:	mov	w5, #0x40                  	// #64
  402a0c:	sub	w5, w5, w0
  402a10:	lsl	x4, x1, x5
  402a14:	lsr	x6, x3, x0
  402a18:	orr	x4, x4, x6
  402a1c:	lsl	x3, x3, x5
  402a20:	cmp	x3, #0x0
  402a24:	cset	x3, ne  // ne = any
  402a28:	orr	x4, x4, x3
  402a2c:	lsr	x1, x1, x0
  402a30:	adds	x4, x4, x12
  402a34:	adc	x1, x1, x2
  402a38:	mov	x9, x13
  402a3c:	b	40288c <ferror@plt+0x15bc>
  402a40:	orr	x3, x2, x12
  402a44:	cbz	x3, 4032b0 <ferror@plt+0x1fe0>
  402a48:	lsr	x0, x2, #50
  402a4c:	eor	x0, x0, #0x1
  402a50:	and	w0, w0, #0x1
  402a54:	mov	x1, x2
  402a58:	mov	x3, x12
  402a5c:	mov	x9, x8
  402a60:	b	4031d8 <ferror@plt+0x1f08>
  402a64:	sub	w4, w0, #0x40
  402a68:	lsr	x4, x1, x4
  402a6c:	mov	w5, #0x80                  	// #128
  402a70:	sub	w5, w5, w0
  402a74:	lsl	x1, x1, x5
  402a78:	cmp	w0, #0x40
  402a7c:	csel	x0, x1, xzr, ne  // ne = any
  402a80:	orr	x3, x0, x3
  402a84:	cmp	x3, #0x0
  402a88:	cset	x0, ne  // ne = any
  402a8c:	orr	x4, x4, x0
  402a90:	mov	x1, #0x0                   	// #0
  402a94:	b	402a30 <ferror@plt+0x1760>
  402a98:	mov	x0, #0x7fff                	// #32767
  402a9c:	cmp	x5, x0
  402aa0:	b.eq	402afc <ferror@plt+0x182c>  // b.none
  402aa4:	mov	w0, #0x0                   	// #0
  402aa8:	mov	x4, #0x7fff                	// #32767
  402aac:	cmp	x8, x4
  402ab0:	b.eq	402b1c <ferror@plt+0x184c>  // b.none
  402ab4:	orr	x4, x1, x3
  402ab8:	cbz	x4, 403208 <ferror@plt+0x1f38>
  402abc:	orr	x12, x2, x12
  402ac0:	mov	x9, #0x7fff                	// #32767
  402ac4:	cbz	x12, 4031d8 <ferror@plt+0x1f08>
  402ac8:	bfi	x6, x1, #61, #3
  402acc:	lsr	x3, x1, #3
  402ad0:	tbz	x1, #50, 402aec <ferror@plt+0x181c>
  402ad4:	lsr	x1, x2, #3
  402ad8:	tbnz	x2, #50, 402aec <ferror@plt+0x181c>
  402adc:	mov	x6, x7
  402ae0:	bfi	x6, x2, #61, #3
  402ae4:	mov	x3, x1
  402ae8:	mov	x10, x14
  402aec:	extr	x1, x3, x6, #61
  402af0:	lsl	x3, x6, #3
  402af4:	mov	x9, #0x7fff                	// #32767
  402af8:	b	4031d8 <ferror@plt+0x1f08>
  402afc:	orr	x0, x1, x3
  402b00:	cbz	x0, 4033b8 <ferror@plt+0x20e8>
  402b04:	lsr	x0, x1, #50
  402b08:	eor	x0, x0, #0x1
  402b0c:	and	w0, w0, #0x1
  402b10:	mov	x4, #0x7fff                	// #32767
  402b14:	cmp	x8, x4
  402b18:	b.ne	402abc <ferror@plt+0x17ec>  // b.any
  402b1c:	orr	x4, x2, x12
  402b20:	cbz	x4, 402ab4 <ferror@plt+0x17e4>
  402b24:	tst	x2, #0x4000000000000
  402b28:	csinc	w0, w0, wzr, ne  // ne = any
  402b2c:	orr	x3, x1, x3
  402b30:	cbnz	x3, 402ac8 <ferror@plt+0x17f8>
  402b34:	mov	x1, x2
  402b38:	mov	x3, x12
  402b3c:	mov	x9, #0x7fff                	// #32767
  402b40:	b	4031d8 <ferror@plt+0x1f08>
  402b44:	mov	w0, #0x0                   	// #0
  402b48:	b	402b1c <ferror@plt+0x184c>
  402b4c:	mov	x4, #0x7fff                	// #32767
  402b50:	cmp	x0, x4
  402b54:	b.eq	402b74 <ferror@plt+0x18a4>  // b.none
  402b58:	adds	x3, x3, x12
  402b5c:	adc	x1, x2, x1
  402b60:	extr	x3, x1, x3, #1
  402b64:	lsr	x1, x1, #1
  402b68:	mov	x9, x0
  402b6c:	mov	w0, #0x0                   	// #0
  402b70:	b	4031d8 <ferror@plt+0x1f08>
  402b74:	ands	x3, x11, #0xc00000
  402b78:	b.eq	4032bc <ferror@plt+0x1fec>  // b.none
  402b7c:	cmp	x3, #0x400, lsl #12
  402b80:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402b84:	b.eq	4032c8 <ferror@plt+0x1ff8>  // b.none
  402b88:	cmp	x3, #0x800, lsl #12
  402b8c:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402b90:	b.ne	4032dc <ferror@plt+0x200c>  // b.any
  402b94:	mov	w4, #0x0                   	// #0
  402b98:	mov	x1, #0xffffffffffffffff    	// #-1
  402b9c:	mov	x3, x1
  402ba0:	mov	x9, #0x7ffe                	// #32766
  402ba4:	mov	w0, #0x14                  	// #20
  402ba8:	b	4031e4 <ferror@plt+0x1f14>
  402bac:	ands	x3, x11, #0xc00000
  402bb0:	b.eq	4032ec <ferror@plt+0x201c>  // b.none
  402bb4:	cmp	x3, #0x400, lsl #12
  402bb8:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402bbc:	b.eq	4032f8 <ferror@plt+0x2028>  // b.none
  402bc0:	cmp	x3, #0x800, lsl #12
  402bc4:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402bc8:	b.ne	40330c <ferror@plt+0x203c>  // b.any
  402bcc:	mov	w4, #0x0                   	// #0
  402bd0:	mov	x1, #0xffffffffffffffff    	// #-1
  402bd4:	mov	x3, x1
  402bd8:	mov	x9, #0x7ffe                	// #32766
  402bdc:	mov	w0, #0x14                  	// #20
  402be0:	b	4031e4 <ferror@plt+0x1f14>
  402be4:	mov	x4, x3
  402be8:	mov	x0, #0x7fff                	// #32767
  402bec:	cmp	x5, x0
  402bf0:	b.ne	40309c <ferror@plt+0x1dcc>  // b.any
  402bf4:	orr	x0, x1, x3
  402bf8:	cbz	x0, 40331c <ferror@plt+0x204c>
  402bfc:	lsr	x0, x1, #50
  402c00:	eor	x0, x0, #0x1
  402c04:	and	w0, w0, #0x1
  402c08:	b	4031d8 <ferror@plt+0x1f08>
  402c0c:	sub	x4, x3, x12
  402c10:	cmp	x3, x4
  402c14:	sbc	x1, x1, x2
  402c18:	b	402c70 <ferror@plt+0x19a0>
  402c1c:	orr	x2, x2, #0x8000000000000
  402c20:	mov	x4, #0x7fff                	// #32767
  402c24:	cmp	x5, x4
  402c28:	b.eq	402ce0 <ferror@plt+0x1a10>  // b.none
  402c2c:	cmp	w0, #0x74
  402c30:	b.gt	40323c <ferror@plt+0x1f6c>
  402c34:	cmp	w0, #0x3f
  402c38:	b.gt	402cf8 <ferror@plt+0x1a28>
  402c3c:	mov	w5, #0x40                  	// #64
  402c40:	sub	w5, w5, w0
  402c44:	lsl	x4, x2, x5
  402c48:	lsr	x6, x12, x0
  402c4c:	orr	x4, x4, x6
  402c50:	lsl	x12, x12, x5
  402c54:	cmp	x12, #0x0
  402c58:	cset	x5, ne  // ne = any
  402c5c:	orr	x4, x4, x5
  402c60:	lsr	x0, x2, x0
  402c64:	sub	x4, x3, x4
  402c68:	cmp	x3, x4
  402c6c:	sbc	x1, x1, x0
  402c70:	tbz	x1, #51, 40309c <ferror@plt+0x1dcc>
  402c74:	and	x5, x1, #0x7ffffffffffff
  402c78:	cbz	x5, 403040 <ferror@plt+0x1d70>
  402c7c:	clz	x0, x5
  402c80:	sub	w0, w0, #0xc
  402c84:	lsl	x5, x5, x0
  402c88:	neg	w1, w0
  402c8c:	lsr	x1, x4, x1
  402c90:	orr	x1, x1, x5
  402c94:	lsl	x5, x4, x0
  402c98:	sxtw	x2, w0
  402c9c:	cmp	x9, w0, sxtw
  402ca0:	b.gt	403090 <ferror@plt+0x1dc0>
  402ca4:	sub	w9, w0, w9
  402ca8:	add	w6, w9, #0x1
  402cac:	cmp	w6, #0x3f
  402cb0:	b.gt	40305c <ferror@plt+0x1d8c>
  402cb4:	mov	w0, #0x40                  	// #64
  402cb8:	sub	w0, w0, w6
  402cbc:	lsl	x4, x1, x0
  402cc0:	lsr	x2, x5, x6
  402cc4:	orr	x4, x4, x2
  402cc8:	lsl	x5, x5, x0
  402ccc:	cmp	x5, #0x0
  402cd0:	cset	x3, ne  // ne = any
  402cd4:	orr	x4, x4, x3
  402cd8:	lsr	x1, x1, x6
  402cdc:	b	4030a0 <ferror@plt+0x1dd0>
  402ce0:	orr	x0, x1, x3
  402ce4:	cbz	x0, 40333c <ferror@plt+0x206c>
  402ce8:	lsr	x0, x1, #50
  402cec:	eor	x0, x0, #0x1
  402cf0:	and	w0, w0, #0x1
  402cf4:	b	4031d8 <ferror@plt+0x1f08>
  402cf8:	sub	w4, w0, #0x40
  402cfc:	lsr	x4, x2, x4
  402d00:	mov	w5, #0x80                  	// #128
  402d04:	sub	w5, w5, w0
  402d08:	lsl	x2, x2, x5
  402d0c:	cmp	w0, #0x40
  402d10:	csel	x2, x2, xzr, ne  // ne = any
  402d14:	orr	x12, x2, x12
  402d18:	cmp	x12, #0x0
  402d1c:	cset	x0, ne  // ne = any
  402d20:	orr	x4, x4, x0
  402d24:	mov	x0, #0x0                   	// #0
  402d28:	b	402c64 <ferror@plt+0x1994>
  402d2c:	tbnz	w0, #31, 402d74 <ferror@plt+0x1aa4>
  402d30:	add	x0, x5, #0x1
  402d34:	ands	x4, x0, #0x7ffe
  402d38:	b.ne	403000 <ferror@plt+0x1d30>  // b.any
  402d3c:	cbnz	x5, 402f18 <ferror@plt+0x1c48>
  402d40:	orr	x0, x1, x3
  402d44:	cbz	x0, 402ee0 <ferror@plt+0x1c10>
  402d48:	orr	x0, x2, x12
  402d4c:	cbz	x0, 40338c <ferror@plt+0x20bc>
  402d50:	sub	x0, x3, x12
  402d54:	cmp	x3, x0
  402d58:	sbc	x5, x1, x2
  402d5c:	tbz	x5, #51, 402efc <ferror@plt+0x1c2c>
  402d60:	sub	x4, x12, x3
  402d64:	cmp	x12, x4
  402d68:	sbc	x1, x2, x1
  402d6c:	mov	x10, x14
  402d70:	b	4030a0 <ferror@plt+0x1dd0>
  402d74:	cbnz	x5, 402e20 <ferror@plt+0x1b50>
  402d78:	orr	x4, x1, x3
  402d7c:	cbz	x4, 402dc0 <ferror@plt+0x1af0>
  402d80:	cmn	w0, #0x1
  402d84:	b.eq	402e08 <ferror@plt+0x1b38>  // b.none
  402d88:	mvn	w0, w0
  402d8c:	mov	x4, #0x7fff                	// #32767
  402d90:	cmp	x8, x4
  402d94:	b.ne	402e34 <ferror@plt+0x1b64>  // b.any
  402d98:	orr	x3, x2, x12
  402d9c:	cbz	x3, 403360 <ferror@plt+0x2090>
  402da0:	lsr	x0, x2, #50
  402da4:	eor	x0, x0, #0x1
  402da8:	and	w0, w0, #0x1
  402dac:	mov	x1, x2
  402db0:	mov	x3, x12
  402db4:	mov	x9, x8
  402db8:	mov	x10, x14
  402dbc:	b	4031d8 <ferror@plt+0x1f08>
  402dc0:	mov	x0, #0x7fff                	// #32767
  402dc4:	cmp	x8, x0
  402dc8:	b.eq	402de0 <ferror@plt+0x1b10>  // b.none
  402dcc:	mov	x1, x2
  402dd0:	mov	x4, x12
  402dd4:	mov	x9, x8
  402dd8:	mov	x10, x14
  402ddc:	b	40309c <ferror@plt+0x1dcc>
  402de0:	orr	x3, x2, x12
  402de4:	cbz	x3, 403350 <ferror@plt+0x2080>
  402de8:	lsr	x0, x2, #50
  402dec:	eor	x0, x0, #0x1
  402df0:	and	w0, w0, #0x1
  402df4:	mov	x1, x2
  402df8:	mov	x3, x12
  402dfc:	mov	x9, x8
  402e00:	mov	x10, x14
  402e04:	b	4031d8 <ferror@plt+0x1f08>
  402e08:	sub	x4, x12, x3
  402e0c:	cmp	x12, x4
  402e10:	sbc	x1, x2, x1
  402e14:	mov	x9, x8
  402e18:	mov	x10, x14
  402e1c:	b	402c70 <ferror@plt+0x19a0>
  402e20:	neg	w0, w0
  402e24:	orr	x1, x1, #0x8000000000000
  402e28:	mov	x4, #0x7fff                	// #32767
  402e2c:	cmp	x8, x4
  402e30:	b.eq	402e84 <ferror@plt+0x1bb4>  // b.none
  402e34:	cmp	w0, #0x74
  402e38:	b.gt	403248 <ferror@plt+0x1f78>
  402e3c:	cmp	w0, #0x3f
  402e40:	b.gt	402eac <ferror@plt+0x1bdc>
  402e44:	mov	w5, #0x40                  	// #64
  402e48:	sub	w5, w5, w0
  402e4c:	lsl	x4, x1, x5
  402e50:	lsr	x6, x3, x0
  402e54:	orr	x4, x4, x6
  402e58:	lsl	x3, x3, x5
  402e5c:	cmp	x3, #0x0
  402e60:	cset	x3, ne  // ne = any
  402e64:	orr	x4, x4, x3
  402e68:	lsr	x1, x1, x0
  402e6c:	sub	x4, x12, x4
  402e70:	cmp	x12, x4
  402e74:	sbc	x1, x2, x1
  402e78:	mov	x9, x13
  402e7c:	mov	x10, x14
  402e80:	b	402c70 <ferror@plt+0x19a0>
  402e84:	orr	x3, x2, x12
  402e88:	cbz	x3, 403370 <ferror@plt+0x20a0>
  402e8c:	lsr	x0, x2, #50
  402e90:	eor	x0, x0, #0x1
  402e94:	and	w0, w0, #0x1
  402e98:	mov	x1, x2
  402e9c:	mov	x3, x12
  402ea0:	mov	x9, x8
  402ea4:	mov	x10, x14
  402ea8:	b	4031d8 <ferror@plt+0x1f08>
  402eac:	sub	w4, w0, #0x40
  402eb0:	lsr	x4, x1, x4
  402eb4:	mov	w5, #0x80                  	// #128
  402eb8:	sub	w5, w5, w0
  402ebc:	lsl	x1, x1, x5
  402ec0:	cmp	w0, #0x40
  402ec4:	csel	x0, x1, xzr, ne  // ne = any
  402ec8:	orr	x3, x0, x3
  402ecc:	cmp	x3, #0x0
  402ed0:	cset	x0, ne  // ne = any
  402ed4:	orr	x4, x4, x0
  402ed8:	mov	x1, #0x0                   	// #0
  402edc:	b	402e6c <ferror@plt+0x1b9c>
  402ee0:	orr	x4, x2, x12
  402ee4:	cbnz	x4, 403380 <ferror@plt+0x20b0>
  402ee8:	and	x0, x11, #0xc00000
  402eec:	cmp	x0, #0x800, lsl #12
  402ef0:	cset	x10, eq  // eq = none
  402ef4:	mov	x1, x4
  402ef8:	b	4030a0 <ferror@plt+0x1dd0>
  402efc:	orr	x4, x0, x5
  402f00:	cbnz	x4, 4033ac <ferror@plt+0x20dc>
  402f04:	and	x0, x11, #0xc00000
  402f08:	cmp	x0, #0x800, lsl #12
  402f0c:	cset	x10, eq  // eq = none
  402f10:	mov	x1, x4
  402f14:	b	4030a0 <ferror@plt+0x1dd0>
  402f18:	mov	x0, #0x7fff                	// #32767
  402f1c:	cmp	x5, x0
  402f20:	b.eq	402f58 <ferror@plt+0x1c88>  // b.none
  402f24:	mov	w0, #0x0                   	// #0
  402f28:	mov	x5, #0x7fff                	// #32767
  402f2c:	cmp	x8, x5
  402f30:	b.eq	402fac <ferror@plt+0x1cdc>  // b.none
  402f34:	orr	x5, x1, x3
  402f38:	cbnz	x5, 402f78 <ferror@plt+0x1ca8>
  402f3c:	orr	x1, x2, x12
  402f40:	cbnz	x1, 402fd8 <ferror@plt+0x1d08>
  402f44:	mov	x10, x4
  402f48:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  402f4c:	mov	x3, #0xfffffffffffffff8    	// #-8
  402f50:	mov	w0, #0x1                   	// #1
  402f54:	b	403348 <ferror@plt+0x2078>
  402f58:	orr	x0, x1, x3
  402f5c:	cbz	x0, 403254 <ferror@plt+0x1f84>
  402f60:	lsr	x0, x1, #50
  402f64:	eor	x0, x0, #0x1
  402f68:	and	w0, w0, #0x1
  402f6c:	mov	x5, #0x7fff                	// #32767
  402f70:	cmp	x8, x5
  402f74:	b.eq	402fac <ferror@plt+0x1cdc>  // b.none
  402f78:	orr	x12, x2, x12
  402f7c:	mov	x9, #0x7fff                	// #32767
  402f80:	cbz	x12, 4031d8 <ferror@plt+0x1f08>
  402f84:	lsr	x3, x1, #3
  402f88:	tbz	x1, #50, 402fec <ferror@plt+0x1d1c>
  402f8c:	lsr	x4, x2, #3
  402f90:	tbnz	x2, #50, 402fec <ferror@plt+0x1d1c>
  402f94:	mov	x6, x7
  402f98:	bfi	x6, x2, #61, #3
  402f9c:	mov	x3, x4
  402fa0:	mov	x10, x14
  402fa4:	b	402ff0 <ferror@plt+0x1d20>
  402fa8:	mov	w0, #0x0                   	// #0
  402fac:	orr	x5, x2, x12
  402fb0:	cbz	x5, 402f34 <ferror@plt+0x1c64>
  402fb4:	tst	x2, #0x4000000000000
  402fb8:	csinc	w0, w0, wzr, ne  // ne = any
  402fbc:	orr	x4, x1, x3
  402fc0:	cbnz	x4, 402f78 <ferror@plt+0x1ca8>
  402fc4:	mov	x1, x2
  402fc8:	mov	x3, x12
  402fcc:	mov	x10, x14
  402fd0:	mov	x9, #0x7fff                	// #32767
  402fd4:	b	4031d8 <ferror@plt+0x1f08>
  402fd8:	mov	x1, x2
  402fdc:	mov	x3, x12
  402fe0:	mov	x10, x14
  402fe4:	mov	x9, #0x7fff                	// #32767
  402fe8:	b	4031d8 <ferror@plt+0x1f08>
  402fec:	bfi	x6, x1, #61, #3
  402ff0:	extr	x1, x3, x6, #61
  402ff4:	lsl	x3, x6, #3
  402ff8:	mov	x9, #0x7fff                	// #32767
  402ffc:	b	4031d8 <ferror@plt+0x1f08>
  403000:	sub	x4, x3, x12
  403004:	cmp	x3, x4
  403008:	sbc	x5, x1, x2
  40300c:	tbnz	x5, #51, 40302c <ferror@plt+0x1d5c>
  403010:	orr	x1, x4, x5
  403014:	cbnz	x1, 402c78 <ferror@plt+0x19a8>
  403018:	and	x0, x11, #0xc00000
  40301c:	cmp	x0, #0x800, lsl #12
  403020:	cset	x10, eq  // eq = none
  403024:	mov	x4, x1
  403028:	b	4030a0 <ferror@plt+0x1dd0>
  40302c:	sub	x4, x12, x3
  403030:	cmp	x12, x4
  403034:	sbc	x5, x2, x1
  403038:	mov	x10, x14
  40303c:	b	402c78 <ferror@plt+0x19a8>
  403040:	clz	x1, x4
  403044:	add	w0, w1, #0x34
  403048:	cmp	w0, #0x3f
  40304c:	b.le	402c84 <ferror@plt+0x19b4>
  403050:	sub	w1, w1, #0xc
  403054:	lsl	x1, x4, x1
  403058:	b	402c98 <ferror@plt+0x19c8>
  40305c:	sub	w9, w9, #0x3f
  403060:	lsr	x0, x1, x9
  403064:	mov	w2, #0x80                  	// #128
  403068:	sub	w2, w2, w6
  40306c:	lsl	x1, x1, x2
  403070:	cmp	w6, #0x40
  403074:	csel	x2, x1, xzr, ne  // ne = any
  403078:	orr	x2, x5, x2
  40307c:	cmp	x2, #0x0
  403080:	cset	x4, ne  // ne = any
  403084:	orr	x4, x0, x4
  403088:	mov	x1, #0x0                   	// #0
  40308c:	b	4030a0 <ferror@plt+0x1dd0>
  403090:	sub	x9, x9, x2
  403094:	and	x1, x1, #0xfff7ffffffffffff
  403098:	mov	x4, x5
  40309c:	cbnz	x9, 4031d0 <ferror@plt+0x1f00>
  4030a0:	orr	x3, x4, x1
  4030a4:	cbnz	x3, 403390 <ferror@plt+0x20c0>
  4030a8:	mov	x1, x3
  4030ac:	mov	x9, #0x0                   	// #0
  4030b0:	mov	w0, #0x0                   	// #0
  4030b4:	b	4030e8 <ferror@plt+0x1e18>
  4030b8:	mov	x3, x4
  4030bc:	mov	w4, #0x1                   	// #1
  4030c0:	mov	x9, #0x0                   	// #0
  4030c4:	mov	w0, #0x0                   	// #0
  4030c8:	b	4031e4 <ferror@plt+0x1f14>
  4030cc:	and	x2, x3, #0xf
  4030d0:	cmp	x2, #0x4
  4030d4:	b.eq	4030e0 <ferror@plt+0x1e10>  // b.none
  4030d8:	adds	x3, x3, #0x4
  4030dc:	cinc	x1, x1, cs  // cs = hs, nlast
  4030e0:	cbz	w4, 4030e8 <ferror@plt+0x1e18>
  4030e4:	orr	w0, w0, #0x8
  4030e8:	tbz	x1, #51, 403194 <ferror@plt+0x1ec4>
  4030ec:	add	x9, x9, #0x1
  4030f0:	mov	x2, #0x7fff                	// #32767
  4030f4:	cmp	x9, x2
  4030f8:	b.eq	403160 <ferror@plt+0x1e90>  // b.none
  4030fc:	and	x2, x1, #0xfff7ffffffffffff
  403100:	extr	x4, x1, x3, #3
  403104:	lsr	x1, x2, #3
  403108:	mov	x3, #0x0                   	// #0
  40310c:	mov	x2, x4
  403110:	bfxil	x3, x1, #0, #48
  403114:	bfi	x3, x9, #48, #15
  403118:	bfi	x3, x10, #63, #1
  40311c:	stp	x2, x3, [sp, #16]
  403120:	cbnz	w0, 4031c8 <ferror@plt+0x1ef8>
  403124:	ldr	q0, [sp, #16]
  403128:	ldp	x29, x30, [sp], #32
  40312c:	ret
  403130:	cbnz	x10, 4030e0 <ferror@plt+0x1e10>
  403134:	adds	x3, x3, #0x8
  403138:	cinc	x1, x1, cs  // cs = hs, nlast
  40313c:	b	4030e0 <ferror@plt+0x1e10>
  403140:	cbz	x10, 4030e0 <ferror@plt+0x1e10>
  403144:	adds	x3, x3, #0x8
  403148:	cinc	x1, x1, cs  // cs = hs, nlast
  40314c:	b	4030e0 <ferror@plt+0x1e10>
  403150:	mov	x3, x4
  403154:	mov	x9, #0x0                   	// #0
  403158:	mov	w0, #0x0                   	// #0
  40315c:	b	4030e4 <ferror@plt+0x1e14>
  403160:	ands	x3, x11, #0xc00000
  403164:	b.eq	403188 <ferror@plt+0x1eb8>  // b.none
  403168:	cmp	x3, #0x400, lsl #12
  40316c:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403170:	b.eq	4031c0 <ferror@plt+0x1ef0>  // b.none
  403174:	cmp	x3, #0x800, lsl #12
  403178:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  40317c:	csetm	x3, eq  // eq = none
  403180:	mov	x1, #0x7ffe                	// #32766
  403184:	csel	x9, x9, x1, ne  // ne = any
  403188:	mov	w1, #0x14                  	// #20
  40318c:	orr	w0, w0, w1
  403190:	mov	x1, x3
  403194:	extr	x4, x1, x3, #3
  403198:	lsr	x1, x1, #3
  40319c:	mov	x2, #0x7fff                	// #32767
  4031a0:	cmp	x9, x2
  4031a4:	b.ne	403108 <ferror@plt+0x1e38>  // b.any
  4031a8:	orr	x2, x4, x1
  4031ac:	orr	x1, x1, #0x800000000000
  4031b0:	cbnz	x2, 403108 <ferror@plt+0x1e38>
  4031b4:	mov	x4, x2
  4031b8:	mov	x1, x2
  4031bc:	b	403108 <ferror@plt+0x1e38>
  4031c0:	mov	x3, #0x0                   	// #0
  4031c4:	b	403188 <ferror@plt+0x1eb8>
  4031c8:	bl	40471c <ferror@plt+0x344c>
  4031cc:	b	403124 <ferror@plt+0x1e54>
  4031d0:	mov	x3, x4
  4031d4:	mov	w0, #0x0                   	// #0
  4031d8:	mov	w4, #0x0                   	// #0
  4031dc:	tst	x3, #0x7
  4031e0:	b.eq	4030e8 <ferror@plt+0x1e18>  // b.none
  4031e4:	orr	w0, w0, #0x10
  4031e8:	and	x2, x11, #0xc00000
  4031ec:	cmp	x2, #0x400, lsl #12
  4031f0:	b.eq	403130 <ferror@plt+0x1e60>  // b.none
  4031f4:	cmp	x2, #0x800, lsl #12
  4031f8:	b.eq	403140 <ferror@plt+0x1e70>  // b.none
  4031fc:	cbz	x2, 4030cc <ferror@plt+0x1dfc>
  403200:	cbnz	w4, 4030e4 <ferror@plt+0x1e14>
  403204:	b	4030e8 <ferror@plt+0x1e18>
  403208:	mov	x1, x2
  40320c:	mov	x3, x12
  403210:	mov	x9, #0x7fff                	// #32767
  403214:	b	4031d8 <ferror@plt+0x1f08>
  403218:	mov	x1, x2
  40321c:	mov	x4, x12
  403220:	b	4030a0 <ferror@plt+0x1dd0>
  403224:	mov	x0, #0x0                   	// #0
  403228:	mov	x4, #0x1                   	// #1
  40322c:	b	402884 <ferror@plt+0x15b4>
  403230:	mov	x1, #0x0                   	// #0
  403234:	mov	x4, #0x1                   	// #1
  403238:	b	402a30 <ferror@plt+0x1760>
  40323c:	mov	x0, #0x0                   	// #0
  403240:	mov	x4, #0x1                   	// #1
  403244:	b	402c64 <ferror@plt+0x1994>
  403248:	mov	x1, #0x0                   	// #0
  40324c:	mov	x4, #0x1                   	// #1
  403250:	b	402e6c <ferror@plt+0x1b9c>
  403254:	mov	x0, #0x7fff                	// #32767
  403258:	cmp	x8, x0
  40325c:	b.eq	402fa8 <ferror@plt+0x1cd8>  // b.none
  403260:	mov	w0, #0x0                   	// #0
  403264:	b	402f3c <ferror@plt+0x1c6c>
  403268:	mov	x1, x0
  40326c:	mov	x3, x0
  403270:	mov	w0, #0x0                   	// #0
  403274:	b	403348 <ferror@plt+0x2078>
  403278:	mov	x1, x0
  40327c:	mov	x3, x0
  403280:	mov	w0, #0x0                   	// #0
  403284:	b	403348 <ferror@plt+0x2078>
  403288:	mov	x1, x0
  40328c:	mov	x3, x0
  403290:	mov	w0, #0x0                   	// #0
  403294:	b	403348 <ferror@plt+0x2078>
  403298:	mov	x1, x3
  40329c:	mov	w0, #0x0                   	// #0
  4032a0:	b	403348 <ferror@plt+0x2078>
  4032a4:	mov	x1, x3
  4032a8:	mov	w0, #0x0                   	// #0
  4032ac:	b	403348 <ferror@plt+0x2078>
  4032b0:	mov	x1, x3
  4032b4:	mov	w0, #0x0                   	// #0
  4032b8:	b	403348 <ferror@plt+0x2078>
  4032bc:	mov	x1, x3
  4032c0:	mov	w0, #0x14                  	// #20
  4032c4:	b	403348 <ferror@plt+0x2078>
  4032c8:	mov	x1, #0x0                   	// #0
  4032cc:	mov	x3, #0x0                   	// #0
  4032d0:	mov	x10, #0x0                   	// #0
  4032d4:	mov	w0, #0x14                  	// #20
  4032d8:	b	403348 <ferror@plt+0x2078>
  4032dc:	mov	x1, #0x0                   	// #0
  4032e0:	mov	x3, #0x0                   	// #0
  4032e4:	mov	w0, #0x14                  	// #20
  4032e8:	b	403348 <ferror@plt+0x2078>
  4032ec:	mov	x1, x3
  4032f0:	mov	w0, #0x14                  	// #20
  4032f4:	b	403348 <ferror@plt+0x2078>
  4032f8:	mov	x1, #0x0                   	// #0
  4032fc:	mov	x3, #0x0                   	// #0
  403300:	mov	x10, #0x0                   	// #0
  403304:	mov	w0, #0x14                  	// #20
  403308:	b	403348 <ferror@plt+0x2078>
  40330c:	mov	x1, #0x0                   	// #0
  403310:	mov	x3, #0x0                   	// #0
  403314:	mov	w0, #0x14                  	// #20
  403318:	b	403348 <ferror@plt+0x2078>
  40331c:	mov	x1, x0
  403320:	mov	x3, x0
  403324:	mov	w0, #0x0                   	// #0
  403328:	b	403348 <ferror@plt+0x2078>
  40332c:	mov	x1, x0
  403330:	mov	x3, x0
  403334:	mov	w0, #0x0                   	// #0
  403338:	b	403348 <ferror@plt+0x2078>
  40333c:	mov	x1, x0
  403340:	mov	x3, x0
  403344:	mov	w0, #0x0                   	// #0
  403348:	mov	x9, #0x7fff                	// #32767
  40334c:	b	4030e8 <ferror@plt+0x1e18>
  403350:	mov	x1, x3
  403354:	mov	x10, x14
  403358:	mov	w0, #0x0                   	// #0
  40335c:	b	403348 <ferror@plt+0x2078>
  403360:	mov	x1, x3
  403364:	mov	x10, x14
  403368:	mov	w0, #0x0                   	// #0
  40336c:	b	403348 <ferror@plt+0x2078>
  403370:	mov	x1, x3
  403374:	mov	x10, x14
  403378:	mov	w0, #0x0                   	// #0
  40337c:	b	403348 <ferror@plt+0x2078>
  403380:	mov	x1, x2
  403384:	mov	x3, x12
  403388:	mov	x10, x14
  40338c:	mov	x4, x3
  403390:	tst	x4, #0x7
  403394:	b.ne	4030b8 <ferror@plt+0x1de8>  // b.any
  403398:	tbnz	w11, #11, 403150 <ferror@plt+0x1e80>
  40339c:	mov	x3, x4
  4033a0:	mov	x9, #0x0                   	// #0
  4033a4:	mov	w0, #0x0                   	// #0
  4033a8:	b	4030e8 <ferror@plt+0x1e18>
  4033ac:	mov	x1, x5
  4033b0:	mov	x3, x0
  4033b4:	b	40338c <ferror@plt+0x20bc>
  4033b8:	mov	x0, #0x7fff                	// #32767
  4033bc:	cmp	x8, x0
  4033c0:	b.eq	402b44 <ferror@plt+0x1874>  // b.none
  4033c4:	mov	x1, x2
  4033c8:	mov	x3, x12
  4033cc:	mov	w0, #0x0                   	// #0
  4033d0:	b	4031d8 <ferror@plt+0x1f08>
  4033d4:	stp	x29, x30, [sp, #-32]!
  4033d8:	mov	x29, sp
  4033dc:	str	q0, [sp, #16]
  4033e0:	ldr	x2, [sp, #16]
  4033e4:	ldr	x0, [sp, #24]
  4033e8:	str	q1, [sp, #16]
  4033ec:	ldr	x7, [sp, #16]
  4033f0:	ldr	x1, [sp, #24]
  4033f4:	mrs	x12, fpcr
  4033f8:	ubfx	x3, x0, #0, #48
  4033fc:	ubfx	x6, x0, #48, #15
  403400:	lsr	x0, x0, #63
  403404:	and	w9, w0, #0xff
  403408:	cbz	w6, 4034bc <ferror@plt+0x21ec>
  40340c:	mov	x10, x3
  403410:	mov	w5, #0x7fff                	// #32767
  403414:	cmp	w6, w5
  403418:	b.eq	403524 <ferror@plt+0x2254>  // b.none
  40341c:	extr	x3, x3, x2, #61
  403420:	orr	x10, x3, #0x8000000000000
  403424:	lsl	x13, x2, #3
  403428:	and	x6, x6, #0xffff
  40342c:	sub	x6, x6, #0x3, lsl #12
  403430:	sub	x6, x6, #0xfff
  403434:	mov	x14, #0x0                   	// #0
  403438:	mov	w3, #0x0                   	// #0
  40343c:	ubfx	x8, x1, #0, #48
  403440:	mov	x4, x8
  403444:	ubfx	x11, x1, #48, #15
  403448:	lsr	x2, x1, #63
  40344c:	and	w1, w2, #0xff
  403450:	cbz	w11, 40356c <ferror@plt+0x229c>
  403454:	mov	w15, #0x7fff                	// #32767
  403458:	cmp	w11, w15
  40345c:	b.eq	4035cc <ferror@plt+0x22fc>  // b.none
  403460:	extr	x4, x8, x7, #61
  403464:	orr	x4, x4, #0x8000000000000
  403468:	lsl	x5, x7, #3
  40346c:	and	x11, x11, #0xffff
  403470:	sub	x11, x11, #0x3, lsl #12
  403474:	sub	x11, x11, #0xfff
  403478:	eor	w9, w9, w1
  40347c:	and	x9, x9, #0xff
  403480:	sub	x6, x6, x11
  403484:	lsl	x1, x14, #2
  403488:	mov	x7, #0x0                   	// #0
  40348c:	cmp	x1, #0x7
  403490:	b.le	403624 <ferror@plt+0x2354>
  403494:	cmp	x1, #0xe
  403498:	b.gt	403990 <ferror@plt+0x26c0>
  40349c:	cmp	x1, #0xb
  4034a0:	b.gt	4039b4 <ferror@plt+0x26e4>
  4034a4:	cmp	x1, #0x9
  4034a8:	b.gt	4036f0 <ferror@plt+0x2420>
  4034ac:	mov	x4, #0x0                   	// #0
  4034b0:	mov	x5, #0x0                   	// #0
  4034b4:	mov	x6, #0x7fff                	// #32767
  4034b8:	b	403c20 <ferror@plt+0x2950>
  4034bc:	orr	x13, x3, x2
  4034c0:	cbz	x13, 403544 <ferror@plt+0x2274>
  4034c4:	cbz	x3, 403500 <ferror@plt+0x2230>
  4034c8:	clz	x6, x3
  4034cc:	sub	x10, x6, #0xf
  4034d0:	add	w13, w10, #0x3
  4034d4:	lsl	x3, x3, x13
  4034d8:	mov	w4, #0x3d                  	// #61
  4034dc:	sub	w10, w4, w10
  4034e0:	lsr	x10, x2, x10
  4034e4:	orr	x10, x10, x3
  4034e8:	lsl	x13, x2, x13
  4034ec:	mov	x2, #0xffffffffffffc011    	// #-16367
  4034f0:	sub	x6, x2, x6
  4034f4:	mov	x14, #0x0                   	// #0
  4034f8:	mov	w3, #0x0                   	// #0
  4034fc:	b	40343c <ferror@plt+0x216c>
  403500:	clz	x10, x2
  403504:	add	x6, x10, #0x40
  403508:	add	x10, x10, #0x31
  40350c:	cmp	x10, #0x3c
  403510:	b.le	4034d0 <ferror@plt+0x2200>
  403514:	sub	w10, w10, #0x3d
  403518:	mov	x13, x3
  40351c:	lsl	x10, x2, x10
  403520:	b	4034ec <ferror@plt+0x221c>
  403524:	orr	x13, x3, x2
  403528:	cbz	x13, 403558 <ferror@plt+0x2288>
  40352c:	lsr	x3, x3, #47
  403530:	eor	w3, w3, #0x1
  403534:	mov	x13, x2
  403538:	mov	x6, #0x7fff                	// #32767
  40353c:	mov	x14, #0x3                   	// #3
  403540:	b	40343c <ferror@plt+0x216c>
  403544:	mov	x10, x13
  403548:	mov	x6, #0x0                   	// #0
  40354c:	mov	x14, #0x1                   	// #1
  403550:	mov	w3, #0x0                   	// #0
  403554:	b	40343c <ferror@plt+0x216c>
  403558:	mov	x10, x13
  40355c:	mov	x6, #0x7fff                	// #32767
  403560:	mov	x14, #0x2                   	// #2
  403564:	mov	w3, #0x0                   	// #0
  403568:	b	40343c <ferror@plt+0x216c>
  40356c:	orr	x5, x8, x7
  403570:	cbz	x5, 4035ec <ferror@plt+0x231c>
  403574:	cbz	x8, 4035a8 <ferror@plt+0x22d8>
  403578:	clz	x16, x8
  40357c:	sub	x4, x16, #0xf
  403580:	add	w5, w4, #0x3
  403584:	lsl	x8, x8, x5
  403588:	mov	w15, #0x3d                  	// #61
  40358c:	sub	w4, w15, w4
  403590:	lsr	x4, x7, x4
  403594:	orr	x4, x4, x8
  403598:	lsl	x5, x7, x5
  40359c:	mov	x11, #0xffffffffffffc011    	// #-16367
  4035a0:	sub	x11, x11, x16
  4035a4:	b	403478 <ferror@plt+0x21a8>
  4035a8:	clz	x4, x7
  4035ac:	add	x16, x4, #0x40
  4035b0:	add	x4, x4, #0x31
  4035b4:	cmp	x4, #0x3c
  4035b8:	b.le	403580 <ferror@plt+0x22b0>
  4035bc:	sub	w4, w4, #0x3d
  4035c0:	mov	x5, x8
  4035c4:	lsl	x4, x7, x4
  4035c8:	b	40359c <ferror@plt+0x22cc>
  4035cc:	orr	x5, x8, x7
  4035d0:	cbz	x5, 403614 <ferror@plt+0x2344>
  4035d4:	mov	x5, x7
  4035d8:	mov	x11, #0x7fff                	// #32767
  4035dc:	mov	x7, #0x3                   	// #3
  4035e0:	tst	x8, #0x800000000000
  4035e4:	csinc	w3, w3, wzr, ne  // ne = any
  4035e8:	b	4035f8 <ferror@plt+0x2328>
  4035ec:	mov	x4, x5
  4035f0:	mov	x11, #0x0                   	// #0
  4035f4:	mov	x7, #0x1                   	// #1
  4035f8:	eor	w9, w9, w1
  4035fc:	and	x9, x9, #0xff
  403600:	sub	x6, x6, x11
  403604:	orr	x1, x7, x14, lsl #2
  403608:	cmp	x1, #0x7
  40360c:	b.ne	40348c <ferror@plt+0x21bc>  // b.any
  403610:	b	40366c <ferror@plt+0x239c>
  403614:	mov	x4, x5
  403618:	mov	x11, #0x7fff                	// #32767
  40361c:	mov	x7, #0x2                   	// #2
  403620:	b	4035f8 <ferror@plt+0x2328>
  403624:	cmp	x1, #0x1
  403628:	b.eq	4039ac <ferror@plt+0x26dc>  // b.none
  40362c:	b.le	40370c <ferror@plt+0x243c>
  403630:	cmp	x1, #0x4
  403634:	b.eq	403c04 <ferror@plt+0x2934>  // b.none
  403638:	b.le	403664 <ferror@plt+0x2394>
  40363c:	cmp	x1, #0x5
  403640:	b.ne	4036e0 <ferror@plt+0x2410>  // b.any
  403644:	mov	x4, #0xffffffffffff        	// #281474976710655
  403648:	mov	x5, #0xffffffffffffffff    	// #-1
  40364c:	mov	x2, #0x0                   	// #0
  403650:	mov	w3, #0x1                   	// #1
  403654:	orr	x4, x4, #0x800000000000
  403658:	mov	x9, x2
  40365c:	mov	x6, #0x7fff                	// #32767
  403660:	b	403c20 <ferror@plt+0x2950>
  403664:	cmp	x1, #0x2
  403668:	b.eq	403c14 <ferror@plt+0x2944>  // b.none
  40366c:	cmp	x7, #0x1
  403670:	b.eq	403c48 <ferror@plt+0x2978>  // b.none
  403674:	b.gt	4039c8 <ferror@plt+0x26f8>
  403678:	mov	x9, x2
  40367c:	cbnz	x7, 403c20 <ferror@plt+0x2950>
  403680:	add	x0, x6, #0x3, lsl #12
  403684:	add	x0, x0, #0xfff
  403688:	cmp	x0, #0x0
  40368c:	b.le	403a94 <ferror@plt+0x27c4>
  403690:	tst	x5, #0x7
  403694:	b.eq	4036b4 <ferror@plt+0x23e4>  // b.none
  403698:	orr	w3, w3, #0x10
  40369c:	and	x1, x12, #0xc00000
  4036a0:	cmp	x1, #0x400, lsl #12
  4036a4:	b.eq	4039f0 <ferror@plt+0x2720>  // b.none
  4036a8:	cmp	x1, #0x800, lsl #12
  4036ac:	b.eq	403a00 <ferror@plt+0x2730>  // b.none
  4036b0:	cbz	x1, 4039d8 <ferror@plt+0x2708>
  4036b4:	tbz	x4, #52, 4036c0 <ferror@plt+0x23f0>
  4036b8:	and	x4, x4, #0xffefffffffffffff
  4036bc:	add	x0, x6, #0x4, lsl #12
  4036c0:	mov	x1, #0x7ffe                	// #32766
  4036c4:	cmp	x0, x1
  4036c8:	b.gt	403a10 <ferror@plt+0x2740>
  4036cc:	extr	x5, x4, x5, #3
  4036d0:	lsr	x4, x4, #3
  4036d4:	mov	x9, x2
  4036d8:	mov	x6, x0
  4036dc:	b	403c20 <ferror@plt+0x2950>
  4036e0:	mov	x4, #0x0                   	// #0
  4036e4:	mov	x5, #0x0                   	// #0
  4036e8:	mov	x6, #0x0                   	// #0
  4036ec:	b	403c20 <ferror@plt+0x2950>
  4036f0:	cmp	x1, #0xa
  4036f4:	b.ne	40366c <ferror@plt+0x239c>  // b.any
  4036f8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4036fc:	mov	x5, #0xffffffffffffffff    	// #-1
  403700:	mov	x2, #0x0                   	// #0
  403704:	mov	w3, #0x1                   	// #1
  403708:	b	403654 <ferror@plt+0x2384>
  40370c:	cmp	x10, x4
  403710:	b.hi	40371c <ferror@plt+0x244c>  // b.pmore
  403714:	ccmp	x13, x5, #0x0, eq  // eq = none
  403718:	b.cc	403940 <ferror@plt+0x2670>  // b.lo, b.ul, b.last
  40371c:	lsr	x2, x10, #1
  403720:	extr	x0, x10, x13, #1
  403724:	lsl	x13, x13, #63
  403728:	extr	x7, x4, x5, #52
  40372c:	lsl	x8, x5, #12
  403730:	ubfx	x10, x4, #20, #32
  403734:	and	x11, x7, #0xffffffff
  403738:	udiv	x4, x2, x10
  40373c:	mul	x5, x11, x4
  403740:	msub	x2, x4, x10, x2
  403744:	extr	x1, x2, x0, #32
  403748:	cmp	x5, x1
  40374c:	b.ls	403764 <ferror@plt+0x2494>  // b.plast
  403750:	add	x1, x1, x7
  403754:	cmp	x5, x1
  403758:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  40375c:	b.ls	403954 <ferror@plt+0x2684>  // b.plast
  403760:	sub	x4, x4, #0x1
  403764:	sub	x1, x1, x5
  403768:	udiv	x15, x1, x10
  40376c:	mul	x2, x11, x15
  403770:	msub	x1, x15, x10, x1
  403774:	bfi	x0, x1, #32, #32
  403778:	cmp	x2, x0
  40377c:	b.ls	403794 <ferror@plt+0x24c4>  // b.plast
  403780:	add	x0, x0, x7
  403784:	cmp	x2, x0
  403788:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40378c:	b.ls	403960 <ferror@plt+0x2690>  // b.plast
  403790:	sub	x15, x15, #0x1
  403794:	sub	x0, x0, x2
  403798:	orr	x15, x15, x4, lsl #32
  40379c:	lsr	x1, x15, #32
  4037a0:	lsr	x14, x8, #32
  4037a4:	and	x2, x15, #0xffffffff
  4037a8:	and	x16, x8, #0xffffffff
  4037ac:	mul	x4, x2, x16
  4037b0:	mul	x17, x1, x16
  4037b4:	mul	x1, x1, x14
  4037b8:	madd	x2, x14, x2, x17
  4037bc:	add	x2, x2, x4, lsr #32
  4037c0:	mov	x5, #0x100000000           	// #4294967296
  4037c4:	add	x5, x1, x5
  4037c8:	cmp	x17, x2
  4037cc:	csel	x1, x5, x1, hi  // hi = pmore
  4037d0:	add	x1, x1, x2, lsr #32
  4037d4:	and	x4, x4, #0xffffffff
  4037d8:	add	x2, x4, x2, lsl #32
  4037dc:	cmp	x0, x1
  4037e0:	b.cc	4037f0 <ferror@plt+0x2520>  // b.lo, b.ul, b.last
  4037e4:	mov	x4, x15
  4037e8:	ccmp	x13, x2, #0x2, eq  // eq = none
  4037ec:	b.cs	403828 <ferror@plt+0x2558>  // b.hs, b.nlast
  4037f0:	sub	x4, x15, #0x1
  4037f4:	adds	x13, x13, x8
  4037f8:	adc	x0, x0, x7
  4037fc:	cmp	x7, x0
  403800:	b.cc	40380c <ferror@plt+0x253c>  // b.lo, b.ul, b.last
  403804:	ccmp	x8, x13, #0x2, eq  // eq = none
  403808:	b.hi	403828 <ferror@plt+0x2558>  // b.pmore
  40380c:	cmp	x1, x0
  403810:	b.hi	40381c <ferror@plt+0x254c>  // b.pmore
  403814:	ccmp	x2, x13, #0x0, eq  // eq = none
  403818:	b.ls	403828 <ferror@plt+0x2558>  // b.plast
  40381c:	sub	x4, x15, #0x2
  403820:	adds	x13, x13, x8
  403824:	adc	x0, x0, x7
  403828:	sub	x2, x13, x2
  40382c:	cmp	x13, x2
  403830:	sbc	x0, x0, x1
  403834:	mov	x5, #0xffffffffffffffff    	// #-1
  403838:	cmp	x7, x0
  40383c:	b.eq	403938 <ferror@plt+0x2668>  // b.none
  403840:	udiv	x1, x0, x10
  403844:	mul	x5, x11, x1
  403848:	msub	x0, x1, x10, x0
  40384c:	extr	x0, x0, x2, #32
  403850:	cmp	x5, x0
  403854:	b.ls	40386c <ferror@plt+0x259c>  // b.plast
  403858:	add	x0, x0, x7
  40385c:	cmp	x5, x0
  403860:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  403864:	b.ls	40396c <ferror@plt+0x269c>  // b.plast
  403868:	sub	x1, x1, #0x1
  40386c:	sub	x0, x0, x5
  403870:	udiv	x5, x0, x10
  403874:	mul	x11, x11, x5
  403878:	msub	x0, x5, x10, x0
  40387c:	bfi	x2, x0, #32, #32
  403880:	mov	x0, x2
  403884:	cmp	x11, x2
  403888:	b.ls	4038a0 <ferror@plt+0x25d0>  // b.plast
  40388c:	add	x0, x2, x7
  403890:	cmp	x11, x0
  403894:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  403898:	b.ls	403978 <ferror@plt+0x26a8>  // b.plast
  40389c:	sub	x5, x5, #0x1
  4038a0:	sub	x0, x0, x11
  4038a4:	orr	x2, x5, x1, lsl #32
  4038a8:	lsr	x1, x2, #32
  4038ac:	and	x10, x2, #0xffffffff
  4038b0:	mul	x5, x16, x10
  4038b4:	mul	x16, x1, x16
  4038b8:	mul	x1, x14, x1
  4038bc:	madd	x14, x14, x10, x16
  4038c0:	add	x14, x14, x5, lsr #32
  4038c4:	mov	x10, #0x100000000           	// #4294967296
  4038c8:	add	x10, x1, x10
  4038cc:	cmp	x16, x14
  4038d0:	csel	x1, x10, x1, hi  // hi = pmore
  4038d4:	add	x1, x1, x14, lsr #32
  4038d8:	and	x5, x5, #0xffffffff
  4038dc:	add	x14, x5, x14, lsl #32
  4038e0:	cmp	x0, x1
  4038e4:	b.cc	4038f4 <ferror@plt+0x2624>  // b.lo, b.ul, b.last
  4038e8:	cmp	x14, #0x0
  4038ec:	ccmp	x0, x1, #0x0, ne  // ne = any
  4038f0:	b.ne	403984 <ferror@plt+0x26b4>  // b.any
  4038f4:	sub	x5, x2, #0x1
  4038f8:	adds	x0, x0, x7
  4038fc:	b.cs	403928 <ferror@plt+0x2658>  // b.hs, b.nlast
  403900:	cmp	x0, x1
  403904:	b.cc	403910 <ferror@plt+0x2640>  // b.lo, b.ul, b.last
  403908:	ccmp	x8, x14, #0x2, eq  // eq = none
  40390c:	b.cs	403928 <ferror@plt+0x2658>  // b.hs, b.nlast
  403910:	sub	x5, x2, #0x2
  403914:	lsl	x2, x8, #1
  403918:	cmp	x8, x2
  40391c:	cinc	x7, x7, hi  // hi = pmore
  403920:	add	x0, x0, x7
  403924:	mov	x8, x2
  403928:	cmp	x0, x1
  40392c:	orr	x0, x5, #0x1
  403930:	ccmp	x8, x14, #0x0, eq  // eq = none
  403934:	csel	x5, x0, x5, ne  // ne = any
  403938:	mov	x2, x9
  40393c:	b	403680 <ferror@plt+0x23b0>
  403940:	sub	x6, x6, #0x1
  403944:	mov	x0, x13
  403948:	mov	x2, x10
  40394c:	mov	x13, #0x0                   	// #0
  403950:	b	403728 <ferror@plt+0x2458>
  403954:	sub	x4, x4, #0x2
  403958:	add	x1, x1, x7
  40395c:	b	403764 <ferror@plt+0x2494>
  403960:	sub	x15, x15, #0x2
  403964:	add	x0, x0, x7
  403968:	b	403794 <ferror@plt+0x24c4>
  40396c:	sub	x1, x1, #0x2
  403970:	add	x0, x0, x7
  403974:	b	40386c <ferror@plt+0x259c>
  403978:	sub	x5, x5, #0x2
  40397c:	add	x0, x0, x7
  403980:	b	4038a0 <ferror@plt+0x25d0>
  403984:	mov	x5, x2
  403988:	mov	x8, #0x0                   	// #0
  40398c:	b	403928 <ferror@plt+0x2658>
  403990:	tbz	x10, #47, 403c68 <ferror@plt+0x2998>
  403994:	ands	x1, x4, #0x800000000000
  403998:	csel	x4, x10, x4, ne  // ne = any
  40399c:	cmp	x1, #0x0
  4039a0:	csel	x5, x13, x5, ne  // ne = any
  4039a4:	csel	x2, x0, x2, ne  // ne = any
  4039a8:	b	403654 <ferror@plt+0x2384>
  4039ac:	orr	w3, w3, #0x2
  4039b0:	b	4034ac <ferror@plt+0x21dc>
  4039b4:	mov	x4, x10
  4039b8:	mov	x5, x13
  4039bc:	mov	x2, x0
  4039c0:	mov	x7, x14
  4039c4:	b	40366c <ferror@plt+0x239c>
  4039c8:	cmp	x7, #0x2
  4039cc:	b.ne	403654 <ferror@plt+0x2384>  // b.any
  4039d0:	mov	x9, x2
  4039d4:	b	4034ac <ferror@plt+0x21dc>
  4039d8:	and	x1, x5, #0xf
  4039dc:	cmp	x1, #0x4
  4039e0:	b.eq	4036b4 <ferror@plt+0x23e4>  // b.none
  4039e4:	adds	x5, x5, #0x4
  4039e8:	cinc	x4, x4, cs  // cs = hs, nlast
  4039ec:	b	4036b4 <ferror@plt+0x23e4>
  4039f0:	cbnz	x2, 4036b4 <ferror@plt+0x23e4>
  4039f4:	adds	x5, x5, #0x8
  4039f8:	cinc	x4, x4, cs  // cs = hs, nlast
  4039fc:	b	4036b4 <ferror@plt+0x23e4>
  403a00:	cbz	x2, 4036b4 <ferror@plt+0x23e4>
  403a04:	adds	x5, x5, #0x8
  403a08:	cinc	x4, x4, cs  // cs = hs, nlast
  403a0c:	b	4036b4 <ferror@plt+0x23e4>
  403a10:	and	x5, x12, #0xc00000
  403a14:	cmp	x5, #0x400, lsl #12
  403a18:	b.eq	403a64 <ferror@plt+0x2794>  // b.none
  403a1c:	cmp	x5, #0x800, lsl #12
  403a20:	b.eq	403a7c <ferror@plt+0x27ac>  // b.none
  403a24:	mov	x6, #0x7fff                	// #32767
  403a28:	cbz	x5, 403a34 <ferror@plt+0x2764>
  403a2c:	mov	x5, #0xffffffffffffffff    	// #-1
  403a30:	mov	x6, #0x7ffe                	// #32766
  403a34:	mov	w0, #0x14                  	// #20
  403a38:	orr	w3, w3, w0
  403a3c:	mov	x4, x5
  403a40:	mov	x1, #0x0                   	// #0
  403a44:	mov	x0, x5
  403a48:	bfxil	x1, x4, #0, #48
  403a4c:	bfi	x1, x6, #48, #15
  403a50:	bfi	x1, x2, #63, #1
  403a54:	stp	x0, x1, [sp, #16]
  403a58:	mov	w0, w3
  403a5c:	bl	40471c <ferror@plt+0x344c>
  403a60:	b	403c3c <ferror@plt+0x296c>
  403a64:	cmp	x2, #0x0
  403a68:	csetm	x5, ne  // ne = any
  403a6c:	mov	x6, #0x7ffe                	// #32766
  403a70:	mov	x0, #0x7fff                	// #32767
  403a74:	csel	x6, x6, x0, ne  // ne = any
  403a78:	b	403a34 <ferror@plt+0x2764>
  403a7c:	cmp	x2, #0x0
  403a80:	csetm	x5, eq  // eq = none
  403a84:	mov	x6, #0x7ffe                	// #32766
  403a88:	mov	x0, #0x7fff                	// #32767
  403a8c:	csel	x6, x6, x0, eq  // eq = none
  403a90:	b	403a34 <ferror@plt+0x2764>
  403a94:	mov	x1, #0x1                   	// #1
  403a98:	sub	x0, x1, x0
  403a9c:	cmp	x0, #0x74
  403aa0:	b.gt	403ba4 <ferror@plt+0x28d4>
  403aa4:	cmp	x0, #0x3f
  403aa8:	b.gt	403aec <ferror@plt+0x281c>
  403aac:	mov	w6, #0x40                  	// #64
  403ab0:	sub	w6, w6, w0
  403ab4:	lsl	x1, x4, x6
  403ab8:	lsr	x7, x5, x0
  403abc:	orr	x1, x1, x7
  403ac0:	lsl	x5, x5, x6
  403ac4:	cmp	x5, #0x0
  403ac8:	cset	x5, ne  // ne = any
  403acc:	orr	x1, x1, x5
  403ad0:	lsr	x0, x4, x0
  403ad4:	tst	x1, #0x7
  403ad8:	b.ne	403b34 <ferror@plt+0x2864>  // b.any
  403adc:	tbnz	x0, #51, 403b54 <ferror@plt+0x2884>
  403ae0:	extr	x5, x0, x1, #3
  403ae4:	lsr	x4, x0, #3
  403ae8:	b	403b24 <ferror@plt+0x2854>
  403aec:	sub	w6, w0, #0x40
  403af0:	lsr	x6, x4, x6
  403af4:	mov	w1, #0x80                  	// #128
  403af8:	sub	w1, w1, w0
  403afc:	lsl	x4, x4, x1
  403b00:	cmp	x0, #0x40
  403b04:	csel	x0, x4, xzr, ne  // ne = any
  403b08:	orr	x5, x0, x5
  403b0c:	cmp	x5, #0x0
  403b10:	cset	x1, ne  // ne = any
  403b14:	orr	x1, x6, x1
  403b18:	lsr	x5, x6, #3
  403b1c:	ands	x4, x1, #0x7
  403b20:	b.ne	403b30 <ferror@plt+0x2860>  // b.any
  403b24:	tbz	w12, #11, 403c5c <ferror@plt+0x298c>
  403b28:	mov	x6, #0x0                   	// #0
  403b2c:	b	403b64 <ferror@plt+0x2894>
  403b30:	mov	x0, #0x0                   	// #0
  403b34:	orr	w3, w3, #0x10
  403b38:	and	x12, x12, #0xc00000
  403b3c:	cmp	x12, #0x400, lsl #12
  403b40:	b.eq	403b84 <ferror@plt+0x28b4>  // b.none
  403b44:	cmp	x12, #0x800, lsl #12
  403b48:	b.eq	403b94 <ferror@plt+0x28c4>  // b.none
  403b4c:	cbz	x12, 403b6c <ferror@plt+0x289c>
  403b50:	tbz	x0, #51, 403c78 <ferror@plt+0x29a8>
  403b54:	orr	w3, w3, #0x10
  403b58:	mov	x4, #0x0                   	// #0
  403b5c:	mov	x5, #0x0                   	// #0
  403b60:	mov	x6, #0x1                   	// #1
  403b64:	orr	w3, w3, #0x8
  403b68:	b	403a40 <ferror@plt+0x2770>
  403b6c:	and	x4, x1, #0xf
  403b70:	cmp	x4, #0x4
  403b74:	b.eq	403b50 <ferror@plt+0x2880>  // b.none
  403b78:	adds	x1, x1, #0x4
  403b7c:	cinc	x0, x0, cs  // cs = hs, nlast
  403b80:	b	403b50 <ferror@plt+0x2880>
  403b84:	cbnz	x2, 403b50 <ferror@plt+0x2880>
  403b88:	adds	x1, x1, #0x8
  403b8c:	cinc	x0, x0, cs  // cs = hs, nlast
  403b90:	b	403b50 <ferror@plt+0x2880>
  403b94:	cbz	x2, 403b50 <ferror@plt+0x2880>
  403b98:	adds	x1, x1, #0x8
  403b9c:	cinc	x0, x0, cs  // cs = hs, nlast
  403ba0:	b	403b50 <ferror@plt+0x2880>
  403ba4:	orr	x5, x5, x4
  403ba8:	cbz	x5, 403bd4 <ferror@plt+0x2904>
  403bac:	orr	w3, w3, #0x10
  403bb0:	and	x12, x12, #0xc00000
  403bb4:	cmp	x12, #0x400, lsl #12
  403bb8:	b.eq	403be4 <ferror@plt+0x2914>  // b.none
  403bbc:	cmp	x12, #0x800, lsl #12
  403bc0:	b.eq	403bf4 <ferror@plt+0x2924>  // b.none
  403bc4:	cmp	x12, #0x0
  403bc8:	mov	x5, #0x5                   	// #5
  403bcc:	csinc	x5, x5, xzr, eq  // eq = none
  403bd0:	lsr	x5, x5, #3
  403bd4:	orr	w3, w3, #0x8
  403bd8:	mov	x4, #0x0                   	// #0
  403bdc:	mov	x6, #0x0                   	// #0
  403be0:	b	403a40 <ferror@plt+0x2770>
  403be4:	cmp	x2, #0x0
  403be8:	mov	x5, #0x9                   	// #9
  403bec:	csinc	x5, x5, xzr, eq  // eq = none
  403bf0:	b	403bd0 <ferror@plt+0x2900>
  403bf4:	cmp	x2, #0x0
  403bf8:	mov	x5, #0x9                   	// #9
  403bfc:	csinc	x5, x5, xzr, ne  // ne = any
  403c00:	b	403bd0 <ferror@plt+0x2900>
  403c04:	mov	x4, #0x0                   	// #0
  403c08:	mov	x5, #0x0                   	// #0
  403c0c:	mov	x6, #0x0                   	// #0
  403c10:	b	403c20 <ferror@plt+0x2950>
  403c14:	mov	x4, #0x0                   	// #0
  403c18:	mov	x5, #0x0                   	// #0
  403c1c:	mov	x6, #0x0                   	// #0
  403c20:	mov	x1, #0x0                   	// #0
  403c24:	mov	x0, x5
  403c28:	bfxil	x1, x4, #0, #48
  403c2c:	bfi	x1, x6, #48, #15
  403c30:	bfi	x1, x9, #63, #1
  403c34:	stp	x0, x1, [sp, #16]
  403c38:	cbnz	w3, 403a58 <ferror@plt+0x2788>
  403c3c:	ldr	q0, [sp, #16]
  403c40:	ldp	x29, x30, [sp], #32
  403c44:	ret
  403c48:	mov	x9, x2
  403c4c:	mov	x4, #0x0                   	// #0
  403c50:	mov	x5, #0x0                   	// #0
  403c54:	mov	x6, #0x0                   	// #0
  403c58:	b	403c20 <ferror@plt+0x2950>
  403c5c:	mov	x9, x2
  403c60:	mov	x6, #0x0                   	// #0
  403c64:	b	403c20 <ferror@plt+0x2950>
  403c68:	mov	x4, x10
  403c6c:	mov	x5, x13
  403c70:	mov	x2, x0
  403c74:	b	403654 <ferror@plt+0x2384>
  403c78:	extr	x5, x0, x1, #3
  403c7c:	lsr	x4, x0, #3
  403c80:	mov	x6, #0x0                   	// #0
  403c84:	b	403b64 <ferror@plt+0x2894>
  403c88:	stp	x29, x30, [sp, #-32]!
  403c8c:	mov	x29, sp
  403c90:	str	q0, [sp, #16]
  403c94:	ldr	x2, [sp, #16]
  403c98:	ldr	x0, [sp, #24]
  403c9c:	str	q1, [sp, #16]
  403ca0:	ldr	x7, [sp, #16]
  403ca4:	ldr	x1, [sp, #24]
  403ca8:	mrs	x13, fpcr
  403cac:	ubfx	x8, x0, #0, #48
  403cb0:	ubfx	x9, x0, #48, #15
  403cb4:	lsr	x0, x0, #63
  403cb8:	and	w11, w0, #0xff
  403cbc:	cbz	w9, 403da4 <ferror@plt+0x2ad4>
  403cc0:	mov	x4, x8
  403cc4:	mov	w5, #0x7fff                	// #32767
  403cc8:	cmp	w9, w5
  403ccc:	b.eq	403e0c <ferror@plt+0x2b3c>  // b.none
  403cd0:	extr	x4, x8, x2, #61
  403cd4:	orr	x4, x4, #0x8000000000000
  403cd8:	lsl	x5, x2, #3
  403cdc:	and	x9, x9, #0xffff
  403ce0:	sub	x9, x9, #0x3, lsl #12
  403ce4:	sub	x9, x9, #0xfff
  403ce8:	mov	x6, #0x0                   	// #0
  403cec:	mov	w8, #0x0                   	// #0
  403cf0:	ubfx	x14, x1, #0, #48
  403cf4:	ubfx	x12, x1, #48, #15
  403cf8:	lsr	x1, x1, #63
  403cfc:	and	w3, w1, #0xff
  403d00:	cbz	w12, 403e54 <ferror@plt+0x2b84>
  403d04:	mov	w10, #0x7fff                	// #32767
  403d08:	cmp	w12, w10
  403d0c:	b.eq	403eb8 <ferror@plt+0x2be8>  // b.none
  403d10:	extr	x10, x14, x7, #61
  403d14:	orr	x10, x10, #0x8000000000000
  403d18:	lsl	x7, x7, #3
  403d1c:	and	x12, x12, #0xffff
  403d20:	sub	x12, x12, #0x3, lsl #12
  403d24:	sub	x12, x12, #0xfff
  403d28:	mov	x14, #0x0                   	// #0
  403d2c:	eor	w11, w11, w3
  403d30:	and	x11, x11, #0xff
  403d34:	add	x12, x9, x12
  403d38:	add	x9, x12, #0x1
  403d3c:	orr	x3, x14, x6, lsl #2
  403d40:	cmp	x3, #0xa
  403d44:	b.le	403f58 <ferror@plt+0x2c88>
  403d48:	cmp	x3, #0xc
  403d4c:	csel	x1, x1, x0, lt  // lt = tstop
  403d50:	csel	x4, x10, x4, lt  // lt = tstop
  403d54:	csel	x5, x7, x5, lt  // lt = tstop
  403d58:	csel	x6, x14, x6, lt  // lt = tstop
  403d5c:	cmp	x6, #0x2
  403d60:	b.eq	404340 <ferror@plt+0x3070>  // b.none
  403d64:	b.gt	403fa4 <ferror@plt+0x2cd4>
  403d68:	cbz	x6, 404360 <ferror@plt+0x3090>
  403d6c:	cmp	x6, #0x1
  403d70:	csel	x4, x4, xzr, ne  // ne = any
  403d74:	csel	x5, x5, xzr, ne  // ne = any
  403d78:	csel	x9, x9, xzr, ne  // ne = any
  403d7c:	mov	x3, #0x0                   	// #0
  403d80:	mov	x2, x5
  403d84:	bfxil	x3, x4, #0, #48
  403d88:	bfi	x3, x9, #48, #15
  403d8c:	bfi	x3, x1, #63, #1
  403d90:	stp	x2, x3, [sp, #16]
  403d94:	cbnz	w8, 404194 <ferror@plt+0x2ec4>
  403d98:	ldr	q0, [sp, #16]
  403d9c:	ldp	x29, x30, [sp], #32
  403da0:	ret
  403da4:	orr	x5, x8, x2
  403da8:	cbz	x5, 403e2c <ferror@plt+0x2b5c>
  403dac:	cbz	x8, 403de8 <ferror@plt+0x2b18>
  403db0:	clz	x6, x8
  403db4:	sub	x4, x6, #0xf
  403db8:	add	w5, w4, #0x3
  403dbc:	lsl	x8, x8, x5
  403dc0:	mov	w3, #0x3d                  	// #61
  403dc4:	sub	w4, w3, w4
  403dc8:	lsr	x4, x2, x4
  403dcc:	orr	x4, x4, x8
  403dd0:	lsl	x5, x2, x5
  403dd4:	mov	x9, #0xffffffffffffc011    	// #-16367
  403dd8:	sub	x9, x9, x6
  403ddc:	mov	x6, #0x0                   	// #0
  403de0:	mov	w8, #0x0                   	// #0
  403de4:	b	403cf0 <ferror@plt+0x2a20>
  403de8:	clz	x4, x2
  403dec:	add	x6, x4, #0x40
  403df0:	add	x4, x4, #0x31
  403df4:	cmp	x4, #0x3c
  403df8:	b.le	403db8 <ferror@plt+0x2ae8>
  403dfc:	sub	w4, w4, #0x3d
  403e00:	mov	x5, x8
  403e04:	lsl	x4, x2, x4
  403e08:	b	403dd4 <ferror@plt+0x2b04>
  403e0c:	orr	x5, x8, x2
  403e10:	cbz	x5, 403e40 <ferror@plt+0x2b70>
  403e14:	lsr	x8, x8, #47
  403e18:	eor	w8, w8, #0x1
  403e1c:	mov	x5, x2
  403e20:	mov	x9, #0x7fff                	// #32767
  403e24:	mov	x6, #0x3                   	// #3
  403e28:	b	403cf0 <ferror@plt+0x2a20>
  403e2c:	mov	x4, x5
  403e30:	mov	x9, #0x0                   	// #0
  403e34:	mov	x6, #0x1                   	// #1
  403e38:	mov	w8, #0x0                   	// #0
  403e3c:	b	403cf0 <ferror@plt+0x2a20>
  403e40:	mov	x4, x5
  403e44:	mov	x9, #0x7fff                	// #32767
  403e48:	mov	x6, #0x2                   	// #2
  403e4c:	mov	w8, #0x0                   	// #0
  403e50:	b	403cf0 <ferror@plt+0x2a20>
  403e54:	orr	x10, x14, x7
  403e58:	cbz	x10, 4043cc <ferror@plt+0x30fc>
  403e5c:	cbz	x14, 403e94 <ferror@plt+0x2bc4>
  403e60:	clz	x15, x14
  403e64:	sub	x10, x15, #0xf
  403e68:	add	w12, w10, #0x3
  403e6c:	lsl	x14, x14, x12
  403e70:	mov	w2, #0x3d                  	// #61
  403e74:	sub	w10, w2, w10
  403e78:	lsr	x10, x7, x10
  403e7c:	orr	x10, x10, x14
  403e80:	lsl	x7, x7, x12
  403e84:	mov	x12, #0xffffffffffffc011    	// #-16367
  403e88:	sub	x12, x12, x15
  403e8c:	mov	x14, #0x0                   	// #0
  403e90:	b	403d2c <ferror@plt+0x2a5c>
  403e94:	clz	x10, x7
  403e98:	add	x15, x10, #0x40
  403e9c:	add	x10, x10, #0x31
  403ea0:	cmp	x10, #0x3c
  403ea4:	b.le	403e68 <ferror@plt+0x2b98>
  403ea8:	sub	w10, w10, #0x3d
  403eac:	lsl	x10, x7, x10
  403eb0:	mov	x7, x14
  403eb4:	b	403e84 <ferror@plt+0x2bb4>
  403eb8:	orr	x10, x14, x7
  403ebc:	cbz	x10, 403f2c <ferror@plt+0x2c5c>
  403ec0:	tst	x14, #0x800000000000
  403ec4:	csinc	w8, w8, wzr, ne  // ne = any
  403ec8:	eor	w11, w11, w3
  403ecc:	and	x11, x11, #0xff
  403ed0:	add	x9, x9, #0x8, lsl #12
  403ed4:	lsl	x2, x6, #2
  403ed8:	orr	x3, x2, #0x3
  403edc:	cmp	x3, #0xa
  403ee0:	b.gt	403fb0 <ferror@plt+0x2ce0>
  403ee4:	mov	x10, x14
  403ee8:	mov	x14, #0x3                   	// #3
  403eec:	mov	x2, #0x1                   	// #1
  403ef0:	lsl	x2, x2, x3
  403ef4:	mov	x0, #0x530                 	// #1328
  403ef8:	tst	x2, x0
  403efc:	b.ne	40410c <ferror@plt+0x2e3c>  // b.any
  403f00:	mov	x0, #0x240                 	// #576
  403f04:	ands	x2, x2, x0
  403f08:	mov	x4, #0xffffffffffff        	// #281474976710655
  403f0c:	csel	x4, x10, x4, eq  // eq = none
  403f10:	cmp	x2, #0x0
  403f14:	csinv	x5, x7, xzr, eq  // eq = none
  403f18:	csel	x1, x1, xzr, eq  // eq = none
  403f1c:	mov	x6, #0x3                   	// #3
  403f20:	csel	x6, x14, x6, eq  // eq = none
  403f24:	csinc	w8, w8, wzr, eq  // eq = none
  403f28:	b	403d5c <ferror@plt+0x2a8c>
  403f2c:	eor	w11, w11, w3
  403f30:	and	x11, x11, #0xff
  403f34:	add	x12, x9, #0x7, lsl #12
  403f38:	add	x12, x12, #0xfff
  403f3c:	add	x9, x9, #0x8, lsl #12
  403f40:	lsl	x2, x6, #2
  403f44:	orr	x3, x2, #0x2
  403f48:	cmp	x3, #0xa
  403f4c:	b.gt	403f78 <ferror@plt+0x2ca8>
  403f50:	mov	x7, x10
  403f54:	mov	x14, #0x2                   	// #2
  403f58:	cmp	x3, #0x2
  403f5c:	b.gt	403eec <ferror@plt+0x2c1c>
  403f60:	cbz	x3, 403fbc <ferror@plt+0x2cec>
  403f64:	mov	x4, x10
  403f68:	mov	x5, x7
  403f6c:	mov	x1, x11
  403f70:	mov	x6, x14
  403f74:	b	403d5c <ferror@plt+0x2a8c>
  403f78:	mov	x7, x10
  403f7c:	mov	x14, #0x2                   	// #2
  403f80:	cmp	x3, #0xe
  403f84:	b.le	403d48 <ferror@plt+0x2a78>
  403f88:	tbz	x4, #47, 403fa0 <ferror@plt+0x2cd0>
  403f8c:	ands	x2, x10, #0x800000000000
  403f90:	csel	x4, x4, x10, ne  // ne = any
  403f94:	cmp	x2, #0x0
  403f98:	csel	x5, x5, x7, ne  // ne = any
  403f9c:	csel	x0, x0, x1, ne  // ne = any
  403fa0:	mov	x1, x0
  403fa4:	orr	x4, x4, #0x800000000000
  403fa8:	mov	x9, #0x7fff                	// #32767
  403fac:	b	403d7c <ferror@plt+0x2aac>
  403fb0:	mov	x10, x14
  403fb4:	mov	x14, #0x3                   	// #3
  403fb8:	b	403f80 <ferror@plt+0x2cb0>
  403fbc:	lsr	x6, x5, #32
  403fc0:	lsr	x1, x7, #32
  403fc4:	and	x2, x5, #0xffffffff
  403fc8:	and	x7, x7, #0xffffffff
  403fcc:	mul	x14, x7, x2
  403fd0:	mul	x3, x6, x7
  403fd4:	mul	x5, x6, x1
  403fd8:	madd	x16, x1, x2, x3
  403fdc:	add	x16, x16, x14, lsr #32
  403fe0:	mov	x0, #0x100000000           	// #4294967296
  403fe4:	add	x0, x5, x0
  403fe8:	cmp	x3, x16
  403fec:	csel	x5, x0, x5, hi  // hi = pmore
  403ff0:	and	x14, x14, #0xffffffff
  403ff4:	add	x14, x14, x16, lsl #32
  403ff8:	lsr	x0, x10, #32
  403ffc:	and	x10, x10, #0xffffffff
  404000:	mul	x3, x2, x10
  404004:	mul	x17, x6, x10
  404008:	mul	x6, x6, x0
  40400c:	madd	x2, x0, x2, x17
  404010:	add	x2, x2, x3, lsr #32
  404014:	mov	x15, #0x100000000           	// #4294967296
  404018:	add	x15, x6, x15
  40401c:	cmp	x17, x2
  404020:	csel	x6, x15, x6, hi  // hi = pmore
  404024:	add	x15, x6, x2, lsr #32
  404028:	and	x3, x3, #0xffffffff
  40402c:	add	x3, x3, x2, lsl #32
  404030:	add	x16, x3, x16, lsr #32
  404034:	lsr	x2, x4, #32
  404038:	and	x4, x4, #0xffffffff
  40403c:	mul	x6, x7, x4
  404040:	mul	x7, x2, x7
  404044:	mul	x17, x1, x2
  404048:	madd	x1, x1, x4, x7
  40404c:	add	x1, x1, x6, lsr #32
  404050:	mov	x18, #0x100000000           	// #4294967296
  404054:	add	x18, x17, x18
  404058:	cmp	x7, x1
  40405c:	csel	x17, x18, x17, hi  // hi = pmore
  404060:	add	x7, x17, x1, lsr #32
  404064:	and	x6, x6, #0xffffffff
  404068:	add	x1, x6, x1, lsl #32
  40406c:	mul	x6, x4, x10
  404070:	mul	x10, x2, x10
  404074:	mul	x2, x0, x2
  404078:	madd	x0, x0, x4, x10
  40407c:	add	x0, x0, x6, lsr #32
  404080:	mov	x4, #0x100000000           	// #4294967296
  404084:	add	x4, x2, x4
  404088:	cmp	x10, x0
  40408c:	csel	x2, x4, x2, hi  // hi = pmore
  404090:	add	x5, x5, x16
  404094:	cmp	x5, x3
  404098:	cset	x16, cc  // cc = lo, ul, last
  40409c:	and	x3, x6, #0xffffffff
  4040a0:	add	x3, x3, x0, lsl #32
  4040a4:	add	x3, x3, x15
  4040a8:	cinc	x10, x3, cc  // cc = lo, ul, last
  4040ac:	adds	x1, x5, x1
  4040b0:	cset	x5, cs  // cs = hs, nlast
  4040b4:	add	x4, x10, x7
  4040b8:	cinc	x6, x4, cs  // cs = hs, nlast
  4040bc:	cmp	x3, x15
  4040c0:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  4040c4:	lsr	x0, x0, #32
  4040c8:	cinc	x0, x0, cc  // cc = lo, ul, last
  4040cc:	cmp	x4, x7
  4040d0:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  4040d4:	cinc	x2, x2, cc  // cc = lo, ul, last
  4040d8:	add	x0, x0, x2
  4040dc:	extr	x4, x0, x6, #51
  4040e0:	orr	x14, x14, x1, lsl #13
  4040e4:	cmp	x14, #0x0
  4040e8:	cset	x5, ne  // ne = any
  4040ec:	extr	x1, x6, x1, #51
  4040f0:	orr	x5, x5, x1
  4040f4:	tbz	x0, #39, 404358 <ferror@plt+0x3088>
  4040f8:	and	x0, x5, #0x1
  4040fc:	orr	x5, x0, x5, lsr #1
  404100:	orr	x5, x5, x4, lsl #63
  404104:	lsr	x4, x4, #1
  404108:	b	40435c <ferror@plt+0x308c>
  40410c:	mov	x1, x11
  404110:	b	403d5c <ferror@plt+0x2a8c>
  404114:	and	x2, x5, #0xf
  404118:	cmp	x2, #0x4
  40411c:	b.eq	404394 <ferror@plt+0x30c4>  // b.none
  404120:	adds	x5, x5, #0x4
  404124:	cinc	x4, x4, cs  // cs = hs, nlast
  404128:	b	404394 <ferror@plt+0x30c4>
  40412c:	cbnz	x1, 404394 <ferror@plt+0x30c4>
  404130:	adds	x5, x5, #0x8
  404134:	cinc	x4, x4, cs  // cs = hs, nlast
  404138:	b	404394 <ferror@plt+0x30c4>
  40413c:	cbz	x1, 404394 <ferror@plt+0x30c4>
  404140:	adds	x5, x5, #0x8
  404144:	cinc	x4, x4, cs  // cs = hs, nlast
  404148:	b	404394 <ferror@plt+0x30c4>
  40414c:	and	x5, x13, #0xc00000
  404150:	cmp	x5, #0x400, lsl #12
  404154:	b.eq	4041a0 <ferror@plt+0x2ed0>  // b.none
  404158:	cmp	x5, #0x800, lsl #12
  40415c:	b.eq	4041b8 <ferror@plt+0x2ee8>  // b.none
  404160:	mov	x0, #0x7fff                	// #32767
  404164:	cbz	x5, 404170 <ferror@plt+0x2ea0>
  404168:	mov	x5, #0xffffffffffffffff    	// #-1
  40416c:	mov	x0, #0x7ffe                	// #32766
  404170:	mov	w2, #0x14                  	// #20
  404174:	orr	w8, w8, w2
  404178:	mov	x4, x5
  40417c:	mov	x3, #0x0                   	// #0
  404180:	mov	x2, x5
  404184:	bfxil	x3, x4, #0, #48
  404188:	bfi	x3, x0, #48, #15
  40418c:	bfi	x3, x1, #63, #1
  404190:	stp	x2, x3, [sp, #16]
  404194:	mov	w0, w8
  404198:	bl	40471c <ferror@plt+0x344c>
  40419c:	b	403d98 <ferror@plt+0x2ac8>
  4041a0:	cmp	x1, #0x0
  4041a4:	csetm	x5, ne  // ne = any
  4041a8:	mov	x0, #0x7ffe                	// #32766
  4041ac:	mov	x2, #0x7fff                	// #32767
  4041b0:	csel	x0, x0, x2, ne  // ne = any
  4041b4:	b	404170 <ferror@plt+0x2ea0>
  4041b8:	cmp	x1, #0x0
  4041bc:	csetm	x5, eq  // eq = none
  4041c0:	mov	x0, #0x7ffe                	// #32766
  4041c4:	mov	x2, #0x7fff                	// #32767
  4041c8:	csel	x0, x0, x2, eq  // eq = none
  4041cc:	b	404170 <ferror@plt+0x2ea0>
  4041d0:	mov	x2, #0x1                   	// #1
  4041d4:	sub	x0, x2, x0
  4041d8:	cmp	x0, #0x74
  4041dc:	b.gt	4042e0 <ferror@plt+0x3010>
  4041e0:	cmp	x0, #0x3f
  4041e4:	b.gt	404228 <ferror@plt+0x2f58>
  4041e8:	mov	w3, #0x40                  	// #64
  4041ec:	sub	w3, w3, w0
  4041f0:	lsl	x2, x4, x3
  4041f4:	lsr	x6, x5, x0
  4041f8:	orr	x2, x2, x6
  4041fc:	lsl	x3, x5, x3
  404200:	cmp	x3, #0x0
  404204:	cset	x3, ne  // ne = any
  404208:	orr	x2, x2, x3
  40420c:	lsr	x0, x4, x0
  404210:	tst	x2, #0x7
  404214:	b.ne	404270 <ferror@plt+0x2fa0>  // b.any
  404218:	tbnz	x0, #51, 404290 <ferror@plt+0x2fc0>
  40421c:	extr	x5, x0, x2, #3
  404220:	lsr	x4, x0, #3
  404224:	b	404260 <ferror@plt+0x2f90>
  404228:	sub	w3, w0, #0x40
  40422c:	lsr	x3, x4, x3
  404230:	mov	w2, #0x80                  	// #128
  404234:	sub	w2, w2, w0
  404238:	lsl	x4, x4, x2
  40423c:	cmp	x0, #0x40
  404240:	csel	x0, x4, xzr, ne  // ne = any
  404244:	orr	x5, x0, x5
  404248:	cmp	x5, #0x0
  40424c:	cset	x2, ne  // ne = any
  404250:	orr	x2, x3, x2
  404254:	lsr	x5, x3, #3
  404258:	ands	x4, x2, #0x7
  40425c:	b.ne	40426c <ferror@plt+0x2f9c>  // b.any
  404260:	tbz	w13, #11, 404350 <ferror@plt+0x3080>
  404264:	mov	x0, #0x0                   	// #0
  404268:	b	4042a0 <ferror@plt+0x2fd0>
  40426c:	mov	x0, #0x0                   	// #0
  404270:	orr	w8, w8, #0x10
  404274:	and	x13, x13, #0xc00000
  404278:	cmp	x13, #0x400, lsl #12
  40427c:	b.eq	4042c0 <ferror@plt+0x2ff0>  // b.none
  404280:	cmp	x13, #0x800, lsl #12
  404284:	b.eq	4042d0 <ferror@plt+0x3000>  // b.none
  404288:	cbz	x13, 4042a8 <ferror@plt+0x2fd8>
  40428c:	tbz	x0, #51, 4043bc <ferror@plt+0x30ec>
  404290:	orr	w8, w8, #0x10
  404294:	mov	x4, #0x0                   	// #0
  404298:	mov	x5, #0x0                   	// #0
  40429c:	mov	x0, #0x1                   	// #1
  4042a0:	orr	w8, w8, #0x8
  4042a4:	b	40417c <ferror@plt+0x2eac>
  4042a8:	and	x3, x2, #0xf
  4042ac:	cmp	x3, #0x4
  4042b0:	b.eq	40428c <ferror@plt+0x2fbc>  // b.none
  4042b4:	adds	x2, x2, #0x4
  4042b8:	cinc	x0, x0, cs  // cs = hs, nlast
  4042bc:	b	40428c <ferror@plt+0x2fbc>
  4042c0:	cbnz	x1, 40428c <ferror@plt+0x2fbc>
  4042c4:	adds	x2, x2, #0x8
  4042c8:	cinc	x0, x0, cs  // cs = hs, nlast
  4042cc:	b	40428c <ferror@plt+0x2fbc>
  4042d0:	cbz	x1, 40428c <ferror@plt+0x2fbc>
  4042d4:	adds	x2, x2, #0x8
  4042d8:	cinc	x0, x0, cs  // cs = hs, nlast
  4042dc:	b	40428c <ferror@plt+0x2fbc>
  4042e0:	orr	x5, x5, x4
  4042e4:	cbz	x5, 404310 <ferror@plt+0x3040>
  4042e8:	orr	w8, w8, #0x10
  4042ec:	and	x13, x13, #0xc00000
  4042f0:	cmp	x13, #0x400, lsl #12
  4042f4:	b.eq	404320 <ferror@plt+0x3050>  // b.none
  4042f8:	cmp	x13, #0x800, lsl #12
  4042fc:	b.eq	404330 <ferror@plt+0x3060>  // b.none
  404300:	cmp	x13, #0x0
  404304:	mov	x5, #0x5                   	// #5
  404308:	csinc	x5, x5, xzr, eq  // eq = none
  40430c:	lsr	x5, x5, #3
  404310:	orr	w8, w8, #0x8
  404314:	mov	x4, #0x0                   	// #0
  404318:	mov	x0, #0x0                   	// #0
  40431c:	b	40417c <ferror@plt+0x2eac>
  404320:	cmp	x1, #0x0
  404324:	mov	x5, #0x9                   	// #9
  404328:	csinc	x5, x5, xzr, eq  // eq = none
  40432c:	b	40430c <ferror@plt+0x303c>
  404330:	cmp	x1, #0x0
  404334:	mov	x5, #0x9                   	// #9
  404338:	csinc	x5, x5, xzr, ne  // ne = any
  40433c:	b	40430c <ferror@plt+0x303c>
  404340:	mov	x4, #0x0                   	// #0
  404344:	mov	x5, #0x0                   	// #0
  404348:	mov	x9, #0x7fff                	// #32767
  40434c:	b	403d7c <ferror@plt+0x2aac>
  404350:	mov	x9, #0x0                   	// #0
  404354:	b	403d7c <ferror@plt+0x2aac>
  404358:	mov	x9, x12
  40435c:	mov	x1, x11
  404360:	add	x0, x9, #0x3, lsl #12
  404364:	add	x0, x0, #0xfff
  404368:	cmp	x0, #0x0
  40436c:	b.le	4041d0 <ferror@plt+0x2f00>
  404370:	tst	x5, #0x7
  404374:	b.eq	404394 <ferror@plt+0x30c4>  // b.none
  404378:	orr	w8, w8, #0x10
  40437c:	and	x2, x13, #0xc00000
  404380:	cmp	x2, #0x400, lsl #12
  404384:	b.eq	40412c <ferror@plt+0x2e5c>  // b.none
  404388:	cmp	x2, #0x800, lsl #12
  40438c:	b.eq	40413c <ferror@plt+0x2e6c>  // b.none
  404390:	cbz	x2, 404114 <ferror@plt+0x2e44>
  404394:	tbz	x4, #52, 4043a0 <ferror@plt+0x30d0>
  404398:	and	x4, x4, #0xffefffffffffffff
  40439c:	add	x0, x9, #0x4, lsl #12
  4043a0:	mov	x2, #0x7ffe                	// #32766
  4043a4:	cmp	x0, x2
  4043a8:	b.gt	40414c <ferror@plt+0x2e7c>
  4043ac:	extr	x5, x4, x5, #3
  4043b0:	lsr	x4, x4, #3
  4043b4:	mov	x9, x0
  4043b8:	b	403d7c <ferror@plt+0x2aac>
  4043bc:	extr	x5, x0, x2, #3
  4043c0:	lsr	x4, x0, #3
  4043c4:	mov	x0, #0x0                   	// #0
  4043c8:	b	4042a0 <ferror@plt+0x2fd0>
  4043cc:	mov	x7, x10
  4043d0:	mov	x12, #0x0                   	// #0
  4043d4:	mov	x14, #0x1                   	// #1
  4043d8:	b	403d2c <ferror@plt+0x2a5c>
  4043dc:	cbz	w0, 404428 <ferror@plt+0x3158>
  4043e0:	lsr	w4, w0, #31
  4043e4:	cmp	w0, #0x0
  4043e8:	cneg	w0, w0, lt  // lt = tstop
  4043ec:	clz	x2, x0
  4043f0:	mov	w1, #0x403e                	// #16446
  4043f4:	sub	w1, w1, w2
  4043f8:	sxtw	x5, w1
  4043fc:	mov	w2, #0x402f                	// #16431
  404400:	sub	w1, w2, w1
  404404:	lsl	x0, x0, x1
  404408:	mov	x2, #0x0                   	// #0
  40440c:	mov	x3, #0x0                   	// #0
  404410:	bfxil	x3, x0, #0, #48
  404414:	bfi	x3, x5, #48, #15
  404418:	bfi	x3, x4, #63, #1
  40441c:	fmov	d0, x2
  404420:	fmov	v0.d[1], x3
  404424:	ret
  404428:	mov	x0, #0x0                   	// #0
  40442c:	mov	x5, #0x0                   	// #0
  404430:	mov	x4, #0x0                   	// #0
  404434:	b	404408 <ferror@plt+0x3138>
  404438:	stp	x29, x30, [sp, #-48]!
  40443c:	mov	x29, sp
  404440:	str	d8, [sp, #16]
  404444:	str	q0, [sp, #32]
  404448:	ldr	x0, [sp, #32]
  40444c:	ldr	x1, [sp, #40]
  404450:	mrs	x3, fpcr
  404454:	ubfx	x2, x1, #48, #15
  404458:	lsr	x4, x1, #63
  40445c:	and	w4, w4, #0xff
  404460:	ubfiz	x1, x1, #3, #48
  404464:	orr	x1, x1, x0, lsr #61
  404468:	lsl	x5, x0, #3
  40446c:	add	x6, x2, #0x1
  404470:	tst	x6, #0x7ffe
  404474:	b.eq	404568 <ferror@plt+0x3298>  // b.none
  404478:	sub	x2, x2, #0x3, lsl #12
  40447c:	sub	x2, x2, #0xc00
  404480:	cmp	x2, #0x7fe
  404484:	b.le	4044c0 <ferror@plt+0x31f0>
  404488:	ands	x0, x3, #0xc00000
  40448c:	b.eq	4046c4 <ferror@plt+0x33f4>  // b.none
  404490:	cmp	x0, #0x400, lsl #12
  404494:	csinc	w1, w4, wzr, eq  // eq = none
  404498:	cbz	w1, 4046d4 <ferror@plt+0x3404>
  40449c:	cmp	x0, #0x800, lsl #12
  4044a0:	csel	w0, w4, wzr, eq  // eq = none
  4044a4:	cbnz	w0, 4046dc <ferror@plt+0x340c>
  4044a8:	mov	x1, #0xffffffffffffffff    	// #-1
  4044ac:	mov	x2, #0x7fe                 	// #2046
  4044b0:	mov	w0, #0x14                  	// #20
  4044b4:	cmp	x2, #0x0
  4044b8:	cset	w6, eq  // eq = none
  4044bc:	b	404590 <ferror@plt+0x32c0>
  4044c0:	cmp	x2, #0x0
  4044c4:	b.le	4044f0 <ferror@plt+0x3220>
  4044c8:	cmp	xzr, x0, lsl #7
  4044cc:	cset	x0, ne  // ne = any
  4044d0:	orr	x0, x0, x5, lsr #60
  4044d4:	orr	x1, x0, x1, lsl #4
  4044d8:	mov	w0, #0x0                   	// #0
  4044dc:	tst	x1, #0x7
  4044e0:	b.eq	404678 <ferror@plt+0x33a8>  // b.none
  4044e4:	cmp	x2, #0x0
  4044e8:	cset	w6, eq  // eq = none
  4044ec:	b	404590 <ferror@plt+0x32c0>
  4044f0:	cmn	x2, #0x34
  4044f4:	b.lt	4046ec <ferror@plt+0x341c>  // b.tstop
  4044f8:	orr	x0, x1, #0x8000000000000
  4044fc:	mov	x1, #0x3d                  	// #61
  404500:	sub	x1, x1, x2
  404504:	cmp	x1, #0x3f
  404508:	b.gt	404538 <ferror@plt+0x3268>
  40450c:	add	w6, w2, #0x3
  404510:	mov	w1, #0x3d                  	// #61
  404514:	sub	w2, w1, w2
  404518:	lsr	x2, x5, x2
  40451c:	lsl	x1, x5, x6
  404520:	cmp	x1, #0x0
  404524:	cset	x1, ne  // ne = any
  404528:	orr	x2, x2, x1
  40452c:	lsl	x1, x0, x6
  404530:	orr	x1, x1, x2
  404534:	b	404578 <ferror@plt+0x32a8>
  404538:	mov	w6, #0xfffffffd            	// #-3
  40453c:	sub	w6, w6, w2
  404540:	lsr	x6, x0, x6
  404544:	add	w2, w2, #0x43
  404548:	lsl	x0, x0, x2
  40454c:	cmp	x1, #0x40
  404550:	csel	x0, x0, xzr, ne  // ne = any
  404554:	orr	x0, x0, x5
  404558:	cmp	x0, #0x0
  40455c:	cset	x1, ne  // ne = any
  404560:	orr	x1, x6, x1
  404564:	b	404578 <ferror@plt+0x32a8>
  404568:	cbnz	x2, 4045b4 <ferror@plt+0x32e4>
  40456c:	orr	x1, x1, x5
  404570:	cmp	x1, #0x0
  404574:	cset	x1, ne  // ne = any
  404578:	cmp	x1, #0x0
  40457c:	cset	w6, ne  // ne = any
  404580:	tst	x1, #0x7
  404584:	b.eq	40470c <ferror@plt+0x343c>  // b.none
  404588:	mov	w0, #0x0                   	// #0
  40458c:	mov	x2, #0x0                   	// #0
  404590:	orr	w0, w0, #0x10
  404594:	and	x5, x3, #0xc00000
  404598:	cmp	x5, #0x400, lsl #12
  40459c:	b.eq	404618 <ferror@plt+0x3348>  // b.none
  4045a0:	cmp	x5, #0x800, lsl #12
  4045a4:	b.eq	404628 <ferror@plt+0x3358>  // b.none
  4045a8:	cbz	x5, 4045e4 <ferror@plt+0x3314>
  4045ac:	cbnz	w6, 4045f8 <ferror@plt+0x3328>
  4045b0:	b	4045fc <ferror@plt+0x332c>
  4045b4:	orr	x0, x1, x5
  4045b8:	cbz	x0, 4046e4 <ferror@plt+0x3414>
  4045bc:	lsr	x0, x1, #50
  4045c0:	eor	w0, w0, #0x1
  4045c4:	mov	x6, #0x7fff                	// #32767
  4045c8:	cmp	x2, x6
  4045cc:	csel	w0, w0, wzr, eq  // eq = none
  4045d0:	extr	x1, x1, x5, #60
  4045d4:	and	x1, x1, #0xfffffffffffffff8
  4045d8:	orr	x1, x1, #0x40000000000000
  4045dc:	mov	x2, #0x7ff                 	// #2047
  4045e0:	b	4044dc <ferror@plt+0x320c>
  4045e4:	and	x7, x1, #0xf
  4045e8:	add	x5, x1, #0x4
  4045ec:	cmp	x7, #0x4
  4045f0:	csel	x1, x5, x1, ne  // ne = any
  4045f4:	cbz	w6, 4045fc <ferror@plt+0x332c>
  4045f8:	orr	w0, w0, #0x8
  4045fc:	tbz	x1, #55, 404678 <ferror@plt+0x33a8>
  404600:	add	x2, x2, #0x1
  404604:	cmp	x2, #0x7ff
  404608:	b.eq	404644 <ferror@plt+0x3374>  // b.none
  40460c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  404610:	and	x1, x3, x1, lsr #3
  404614:	b	40468c <ferror@plt+0x33bc>
  404618:	add	x5, x1, #0x8
  40461c:	cmp	w4, #0x0
  404620:	csel	x1, x5, x1, eq  // eq = none
  404624:	b	4045f4 <ferror@plt+0x3324>
  404628:	add	x5, x1, #0x8
  40462c:	cmp	w4, #0x0
  404630:	csel	x1, x5, x1, ne  // ne = any
  404634:	b	4045f4 <ferror@plt+0x3324>
  404638:	mov	w0, #0x0                   	// #0
  40463c:	mov	x2, #0x0                   	// #0
  404640:	b	4045f8 <ferror@plt+0x3328>
  404644:	ands	x1, x3, #0xc00000
  404648:	b.eq	404670 <ferror@plt+0x33a0>  // b.none
  40464c:	cmp	x1, #0x400, lsl #12
  404650:	csinc	w3, w4, wzr, eq  // eq = none
  404654:	cbz	w3, 4046b4 <ferror@plt+0x33e4>
  404658:	cmp	x1, #0x800, lsl #12
  40465c:	csel	w3, w4, wzr, eq  // eq = none
  404660:	cmp	w3, #0x0
  404664:	csetm	x1, eq  // eq = none
  404668:	mov	x3, #0x7fe                 	// #2046
  40466c:	csel	x2, x2, x3, ne  // ne = any
  404670:	mov	w3, #0x14                  	// #20
  404674:	orr	w0, w0, w3
  404678:	lsr	x1, x1, #3
  40467c:	cmp	x2, #0x7ff
  404680:	orr	x3, x1, #0x8000000000000
  404684:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  404688:	csel	x1, x3, x1, ne  // ne = any
  40468c:	mov	x3, #0x0                   	// #0
  404690:	bfxil	x3, x1, #0, #52
  404694:	bfi	x3, x2, #52, #11
  404698:	bfi	x3, x4, #63, #1
  40469c:	fmov	d8, x3
  4046a0:	cbnz	w0, 4046bc <ferror@plt+0x33ec>
  4046a4:	fmov	d0, d8
  4046a8:	ldr	d8, [sp, #16]
  4046ac:	ldp	x29, x30, [sp], #48
  4046b0:	ret
  4046b4:	mov	x1, #0x0                   	// #0
  4046b8:	b	404670 <ferror@plt+0x33a0>
  4046bc:	bl	40471c <ferror@plt+0x344c>
  4046c0:	b	4046a4 <ferror@plt+0x33d4>
  4046c4:	mov	w0, #0x14                  	// #20
  4046c8:	mov	x2, #0x7ff                 	// #2047
  4046cc:	mov	x1, #0x0                   	// #0
  4046d0:	b	4045fc <ferror@plt+0x332c>
  4046d4:	mov	w0, #0x14                  	// #20
  4046d8:	b	4046c8 <ferror@plt+0x33f8>
  4046dc:	mov	w0, #0x14                  	// #20
  4046e0:	b	4046c8 <ferror@plt+0x33f8>
  4046e4:	mov	w0, #0x0                   	// #0
  4046e8:	b	4046c8 <ferror@plt+0x33f8>
  4046ec:	mov	x1, #0x1                   	// #1
  4046f0:	mov	x2, #0x0                   	// #0
  4046f4:	mov	w0, #0x0                   	// #0
  4046f8:	b	4044b4 <ferror@plt+0x31e4>
  4046fc:	tbnz	w3, #11, 404638 <ferror@plt+0x3368>
  404700:	mov	x2, #0x0                   	// #0
  404704:	mov	w0, #0x0                   	// #0
  404708:	b	4045fc <ferror@plt+0x332c>
  40470c:	cbnz	x1, 4046fc <ferror@plt+0x342c>
  404710:	mov	x2, #0x0                   	// #0
  404714:	mov	w0, #0x0                   	// #0
  404718:	b	4045fc <ferror@plt+0x332c>
  40471c:	tbz	w0, #0, 40472c <ferror@plt+0x345c>
  404720:	movi	v1.2s, #0x0
  404724:	fdiv	s0, s1, s1
  404728:	mrs	x1, fpsr
  40472c:	tbz	w0, #1, 404740 <ferror@plt+0x3470>
  404730:	fmov	s1, #1.000000000000000000e+00
  404734:	movi	v2.2s, #0x0
  404738:	fdiv	s0, s1, s2
  40473c:	mrs	x1, fpsr
  404740:	tbz	w0, #2, 404760 <ferror@plt+0x3490>
  404744:	mov	w1, #0x7f7fffff            	// #2139095039
  404748:	fmov	s1, w1
  40474c:	mov	w1, #0xc5ae                	// #50606
  404750:	movk	w1, #0x749d, lsl #16
  404754:	fmov	s2, w1
  404758:	fadd	s0, s1, s2
  40475c:	mrs	x1, fpsr
  404760:	tbz	w0, #3, 404770 <ferror@plt+0x34a0>
  404764:	movi	v1.2s, #0x80, lsl #16
  404768:	fmul	s0, s1, s1
  40476c:	mrs	x1, fpsr
  404770:	tbz	w0, #4, 404788 <ferror@plt+0x34b8>
  404774:	mov	w0, #0x7f7fffff            	// #2139095039
  404778:	fmov	s1, w0
  40477c:	fmov	s2, #1.000000000000000000e+00
  404780:	fsub	s0, s1, s2
  404784:	mrs	x0, fpsr
  404788:	ret
  40478c:	nop
  404790:	stp	x29, x30, [sp, #-64]!
  404794:	mov	x29, sp
  404798:	stp	x19, x20, [sp, #16]
  40479c:	adrp	x20, 415000 <ferror@plt+0x13d30>
  4047a0:	add	x20, x20, #0xdd0
  4047a4:	stp	x21, x22, [sp, #32]
  4047a8:	adrp	x21, 415000 <ferror@plt+0x13d30>
  4047ac:	add	x21, x21, #0xdc8
  4047b0:	sub	x20, x20, x21
  4047b4:	mov	w22, w0
  4047b8:	stp	x23, x24, [sp, #48]
  4047bc:	mov	x23, x1
  4047c0:	mov	x24, x2
  4047c4:	bl	4010f0 <_exit@plt-0x40>
  4047c8:	cmp	xzr, x20, asr #3
  4047cc:	b.eq	4047f8 <ferror@plt+0x3528>  // b.none
  4047d0:	asr	x20, x20, #3
  4047d4:	mov	x19, #0x0                   	// #0
  4047d8:	ldr	x3, [x21, x19, lsl #3]
  4047dc:	mov	x2, x24
  4047e0:	add	x19, x19, #0x1
  4047e4:	mov	x1, x23
  4047e8:	mov	w0, w22
  4047ec:	blr	x3
  4047f0:	cmp	x20, x19
  4047f4:	b.ne	4047d8 <ferror@plt+0x3508>  // b.any
  4047f8:	ldp	x19, x20, [sp, #16]
  4047fc:	ldp	x21, x22, [sp, #32]
  404800:	ldp	x23, x24, [sp, #48]
  404804:	ldp	x29, x30, [sp], #64
  404808:	ret
  40480c:	nop
  404810:	ret
  404814:	nop
  404818:	adrp	x2, 416000 <ferror@plt+0x14d30>
  40481c:	mov	x1, #0x0                   	// #0
  404820:	ldr	x2, [x2, #224]
  404824:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404828 <.fini>:
  404828:	stp	x29, x30, [sp, #-16]!
  40482c:	mov	x29, sp
  404830:	ldp	x29, x30, [sp], #16
  404834:	ret
