$date
	Sat Oct 22 22:38:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#165141
b111 !
1"
#165142
b111 &
b111 %
1$
#165143
0"
#165146
b10110 &
b10110 %
#165150
b1011 &
b1011 %
#165154
b100010 &
b100010 %
#165158
b10001 &
b10001 %
#165162
b110100 &
b110100 %
#165166
b11010 &
b11010 %
#165170
b1101 &
b1101 %
#165174
b101000 &
b101000 %
#165178
b10100 &
b10100 %
#165182
b1010 &
b1010 %
#165186
b101 &
b101 %
#165190
b10000 &
b10000 %
#165194
b1000 &
b1000 %
#165198
b100 &
b100 %
#165202
b10 &
b10 %
#165206
b1 &
1#
b1 %
#165210
b0 &
b0 %
0#
0$
#1084630
b10101 &
b10101 %
1$
b10101 !
1"
#1084631
0"
#1084634
b1000000 &
b1000000 %
#1084638
b100000 &
b100000 %
#1084642
b10000 &
b10000 %
#1084646
b1000 &
b1000 %
#1084650
b100 &
b100 %
#1084654
b10 &
b10 %
#1084658
b1 &
b1 %
1#
#1084662
b0 &
0#
b0 %
0$
#2146738
b11010 &
b11010 %
1$
b11010 !
1"
#2146739
0"
#2146742
b1101 &
b1101 %
#2146746
b101000 &
b101000 %
#2146750
b10100 &
b10100 %
#2146754
b1010 &
b1010 %
#2146758
b101 &
b101 %
#2146762
b10000 &
b10000 %
#2146766
b1000 &
b1000 %
#2146770
b100 &
b100 %
#2146774
b10 &
b10 %
#2146778
b1 &
b1 %
1#
#2146782
b0 &
0#
b0 %
0$
#4500012
