# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"singleaddsub_tb_time_synth.v" \
"../../../../../single_precision.srcs/sim_1/new/singleaddsub_tb.v" \

# Do not sort compile order
nosort
