# UART_TX â€” UART ì†¡ì‹ ê¸° (8N1 ê³ ì •í˜•)

> Module: `UART_TX`  
> Timescale: `1ns/1ps`  
> Nettype: ``default_nettype none``  
> Design Type: **TX-only, 8N1 fixed**

---

## ğŸ“˜ 1. UART ê°œìš”
UART(Universal Asynchronous Receiver/Transmitter)ëŠ” CPUì™€ ì™¸ë¶€ ì¥ì¹˜ ê°„ì˜ **ë¹„ë™ê¸° ì§ë ¬ í†µì‹ **ì„ ìˆ˜í–‰í•˜ëŠ” í•µì‹¬ íšŒë¡œì…ë‹ˆë‹¤.  
ì†¡ì‹ ê¸°(TX)ëŠ” ë³‘ë ¬ ë°ì´í„°ë¥¼ ì§ë ¬ ì‹ í˜¸ë¡œ ë³€í™˜í•˜ê³ , ìˆ˜ì‹ ê¸°(RX)ëŠ” ì´ë¥¼ ë‹¤ì‹œ ë³‘ë ¬ ë°ì´í„°ë¡œ ë³µì›í•©ë‹ˆë‹¤.

- ì´ˆê¸° RS-232 í‘œì¤€(1960ë…„ëŒ€)ì—ì„œ ë°œì „
- Intel 8250 â†’ 16450 â†’ 16550 (FIFO ë‚´ì¥í˜•) ì¹©ìœ¼ë¡œ ì§„í™”
- í˜„ì¬ëŠ” **FPGA/SoC ë‚´ë¶€ IP ì½”ì–´** í˜•íƒœë¡œ ë‚´ì¥

---

## âš™ï¸ 2. UART ì „ì²´ êµ¬ì„±

```
           +--------------------------+
           |        CPU / BUS         |
           +-----------+--------------+
                       |
                       v
              +--------+--------+
              |   UART REGISTER |
              +--------+--------+
                       |
                       v
           +-----------+------------+
           | Baud Generator / Clock |
           +-----------+------------+
                       |
        +--------------+-------------+
        | TX Logic     | RX Logic    |
        | (Shift Out)  | (Shift In)  |
        +--------------+-------------+
                       |
                    Serial Line
```

ì´ ì„¤ê³„ì—ì„œëŠ” TX ê²½ë¡œë§Œ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤.  
Start â†’ Data bits(LSB first) â†’ Stop ìˆœì„œë¡œ ì§ë ¬í™”ë©ë‹ˆë‹¤.


```verilog
// UART ì™¸ë¶€ ì†¡ì‹  ëª¨ë“ˆ

//`define default_netname none
`timescale 1ns / 1ps
`default_nettype none

(* keep_hierarchy *)
module UART_TX(
    input wire clock,
    input wire reset,
    input wire start,
    input wire [7:0] data_in, 

    output reg tx,
    output reg busy
    );

    // CLOCK_DIV = Fclk / Baurate
    // 12,000,000 / 9600
    parameter CLOCK_DIV = 1250; // ì‹œìŠ¤í…œ í´ëŸ­ 9600bps ì§€ì •

    reg [7:0] data_reg;
    reg [2:0] bit_idx;
    reg [15:0] clock_count;
    reg [2:0] state;
    
    localparam IDLE = 3'd0;
    localparam START = 3'd1;
    localparam DATA = 3'd2;
    localparam STOP = 3'd3;

    always @(posedge clock or posedge reset) begin
        if (reset) begin
            tx <= 1'b1;
            busy <= 1'b0;
            state <= IDLE;
            clock_count <= 16'd0;
            bit_idx <= 3'd0;
        end else begin
            case (state)
            // ìƒíƒœì½”ë“œ ë¶„ë¦¬
                // IDLE ìƒíƒœ ì‹œ
                IDLE: begin
                    tx <= 1'b1;
                    busy <= 1'b0;
                    if (start) begin
                        data_reg <= data_in;
                        state <= START;
                        busy <= 1'b1;
                    end
                end
                // START 
                START: begin
                    tx <= 1'b0; 
                    // ì£¼ê¸° ë¹„êµìš© í´ëŸ­ ì½ê¸° ìˆ˜ì •
                    if (clock_count == CLOCK_DIV - 1) begin
                        clock_count <= 16'd0;
                        state <= DATA;
                        bit_idx <= 3'd0;
                    end else clock_count <= clock_count + 1'b1;
                end

                // DATA
                DATA: begin
                    tx <= data_reg[bit_idx];
                    if (clock_count == CLOCK_DIV - 1) begin
                        clock_count <= 16'd0;
                        if (bit_idx == 3'd7) begin
                            bit_idx <= 3'd0;
                            state <= STOP;
                        end else begin
                            bit_idx <= bit_idx + 1'b1;
                        end
                    end else clock_count <= clock_count + 1'b1;
                end

                // STOP
                STOP: begin
                    tx <= 1'b1;
                    if (clock_count == CLOCK_DIV - 1) begin
                        state <= IDLE;
                        busy <= 1'b0;
                        clock_count <= 16'd0;
                    end else clock_count <= clock_count + 1'b1;
                end

                default: begin
                    state <= IDLE;
                end
            endcase
        end
    end
endmodule
```

---

## ğŸ”¢ 3. Baud Rate ê³„ì‚°

UARTëŠ” ë‚´ë¶€ í´ëŸ­ì„ Baud rateë¡œ ë¶„ì£¼í•©ë‹ˆë‹¤.

\$\$ Divider = \frac{F_{CLK}}{BAUD} \$\$

ì˜ˆì‹œ:  
`Fclk = 12 MHz`, `Baud = 9600 bps`  
â†’ Divider = 12,000,000 / 9600 = **1250**  
â†’ ì½”ë“œì˜ `parameter CLOCK_DIV = 1250`ì´ ì´ì— í•´ë‹¹í•©ë‹ˆë‹¤.

Baud ì˜¤ì°¨ìœ¨ì€ ë‹¤ìŒìœ¼ë¡œ ê³„ì‚°í•©ë‹ˆë‹¤:

\$\$ Error(%) = \frac{|F_{CLK}/Divider - BAUD|}{BAUD} \times 100 \$\$

<img width="331" height="65" alt="001" src="https://github.com/user-attachments/assets/ae38af6b-8567-4823-be1a-c9f164d8ca76" />


> âš ï¸ 2% ì´í•˜ ì˜¤ì°¨ìœ¨ì´ë©´ ëŒ€ë¶€ë¶„ì˜ UART ê°„ í†µì‹ ì—ì„œ ì•ˆì •ì ì…ë‹ˆë‹¤.

---

## â± 4. UART í”„ë ˆì„ êµ¬ì¡° (8N1)

| í•­ëª© | ë¹„íŠ¸ìˆ˜ | ì„¤ëª… |
|------|--------|------|
| Start | 1 | í•­ìƒ 0 |
| Data  | 8 | LSB â†’ MSB ìˆœ |
| Parity | 0 | ì—†ìŒ (N) |
| Stop | 1 | í•­ìƒ 1 |

ì´ 10ë¹„íŠ¸ë¡œ êµ¬ì„±ë˜ì–´ ìˆìœ¼ë©°, 9600bps ê¸°ì¤€ ì•½ **1.04ms/byte** ì†Œìš”ë©ë‹ˆë‹¤.

---

## ğŸ§© 5. Verilog ì½”ë“œ ì„¤ëª…

```verilog
(* keep_hierarchy *)
module UART_TX(
    input wire clock,      // ì‹œìŠ¤í…œ í´ëŸ­
    input wire reset,      // ë¹„ë™ê¸° ë¦¬ì…‹
    input wire start,      // ì†¡ì‹  ì‹œì‘ íŠ¸ë¦¬ê±°
    input wire [7:0] data_in, // ì†¡ì‹ í•  8ë¹„íŠ¸ ë°ì´í„°

    output reg tx,         // ì§ë ¬ ì¶œë ¥ (Idle ì‹œ High)
    output reg busy        // ì†¡ì‹  ì¤‘ì´ë©´ High
);
```

### íŒŒë¼ë¯¸í„°
| ì´ë¦„ | ê¸°ë³¸ê°’ | ì„¤ëª… |
|------|--------|------|
| `CLOCK_DIV` | 1250 | 12MHz â†’ 9600bps Baud ë¶„ì£¼ê¸° |

### ë‚´ë¶€ ë ˆì§€ìŠ¤í„°
| ì´ë¦„ | í­ | ì„¤ëª… |
|------|----|------|
| `data_reg` | 8 | ì†¡ì‹  ë°ì´í„° ë²„í¼ |
| `bit_idx` | 3 | í˜„ì¬ ì „ì†¡ ì¤‘ ë¹„íŠ¸ ì¸ë±ìŠ¤ |
| `clock_count` | 16 | Baud ì¹´ìš´í„° |
| `state` | 3 | FSM ìƒíƒœ |

### ìƒíƒœ ì •ì˜
```verilog
localparam IDLE  = 3'd0;
localparam START = 3'd1;
localparam DATA  = 3'd2;
localparam STOP  = 3'd3;
```

### FSM ë™ì‘ ìš”ì•½

| ìƒíƒœ | TX ì¶œë ¥ | ë™ì‘ ì„¤ëª… |
|------|----------|------------|
| **IDLE** | 1 | ëŒ€ê¸° ìƒíƒœ. `start`=1ì´ë©´ `data_in`ì„ latchí•˜ê³  STARTë¡œ ì „í™˜ |
| **START** | 0 | Start bit ì†¡ì‹  (1ë¹„íŠ¸ ê¸°ê°„ ìœ ì§€) |
| **DATA** | data_reg[bit_idx] | LSBë¶€í„° ìˆœì°¨ ì†¡ì‹  (8ë¹„íŠ¸) |
| **STOP** | 1 | Stop bit ì†¡ì‹  (1ë¹„íŠ¸ ê¸°ê°„ ìœ ì§€ í›„ IDLE ë³µê·€) |

---

## âš™ï¸ 6. ì‹¤ì œ ë™ì‘ íƒ€ì´ë°

```
    Bit:    S 0 1 2 3 4 5 6 7 P
    TX : ___     _ _ _ _ _ _ _ ___
           |Start|<-- Data 8bit -->|Stop|
```

ê° ë¹„íŠ¸ëŠ” `CLOCK_DIV` ì£¼ê¸° ë™ì•ˆ ìœ ì§€ë©ë‹ˆë‹¤.  
ì¦‰, 12MHz/9600bpsì¼ ê²½ìš° í•œ ë¹„íŠ¸ë‹¹ ì•½ 104Âµs ìœ ì§€ë©ë‹ˆë‹¤.

---

## ğŸ§  7. ì„¤ê³„ì  ê³ ë ¤ì‚¬í•­

1. **ë¹„ë™ê¸° êµ¬ì¡°** â€” ì†¡ì‹ ì¸¡/ìˆ˜ì‹ ì¸¡ í´ëŸ­ì´ ë‹¤ë¥´ë¯€ë¡œ Start Bitìœ¼ë¡œ ë™ê¸°í™” í•„ìš”.  
2. **Reset ì•ˆì •í™”** â€” ì´ˆê¸° `tx=1`, `busy=0`ìœ¼ë¡œ ìœ ì§€.  
3. **ì˜¤ì°¨ ëˆ„ì  ë°©ì§€** â€” ë¶„ìˆ˜ë¶„ì£¼ê¸°(Fractional Divider) ë˜ëŠ” Oversampling(Ã—8, Ã—16) êµ¬ì¡° ê¶Œì¥.  
4. **í…ŒìŠ¤íŠ¸ í¸ì˜ì„±** â€” íŒŒí˜• í™•ì¸ ì‹œ Start(0) â†’ Data(LSB=bit0) â†’ Stop(1) ìˆœì„œ í™•ì¸.  

---

## ğŸ§ª 8. Testbench ì˜ˆì‹œ

```verilog
// UART_TX Testbench for Xcelsium (Verilog-1995)
// Tests UART transmission at 9600 bps

`timescale 1ns/1ps

module tb_uart;

    // Inputs
    reg clock;
    reg reset;
    reg start;
    reg [7:0] data_in;

    // Outputs
    wire tx;
    wire busy;

    // Clock period (12 MHz = 83.33ns)
    parameter CLK_PERIOD = 83.33;

    // Instantiate the UART_TX
    UART_TX uut (
        .clock(clock),
        .reset(reset),
        .start(start),
        .data_in(data_in),
        .tx(tx),
        .busy(busy)
    );

    // Clock generation
    initial begin
        clock = 0;
        forever #(CLK_PERIOD/2) clock = ~clock;
    end

    // Test procedure
    initial begin
        // Initialize VCD dump
        $dumpfile("uart_wave.vcd");
        $dumpvars(0, tb_uart);

        // Display header
        $display("========================================");
        $display("UART_TX Testbench Start");
        $display("Clock: 12 MHz, Baudrate: 9600 bps");
        $display("========================================");

        // Initialize inputs
        reset = 1;
        start = 0;
        data_in = 8'h00;
        #(CLK_PERIOD*10);

        // Release reset
        reset = 0;
        #(CLK_PERIOD*10);
        $display("Time=%0t: Reset released", $time);

        // Test 1: Send 0x55 (01010101 - alternating pattern)
        $display("\n--- Test 1: Send 0x55 ---");
        data_in = 8'h55;
        start = 1;
        #(CLK_PERIOD*2);
        start = 0;
        $display("Time=%0t: Start transmission of 0x55", $time);
        
        // Wait for busy flag
        wait(busy == 1);
        $display("Time=%0t: UART busy", $time);
        
        // Wait for transmission complete
        wait(busy == 0);
        $display("Time=%0t: Transmission complete", $time);
        #(CLK_PERIOD*100);

        // Test 2: Send 0xAA (10101010 - alternating pattern)
        $display("\n--- Test 2: Send 0xAA ---");
        data_in = 8'hAA;
        start = 1;
        #(CLK_PERIOD*2);
        start = 0;
        $display("Time=%0t: Start transmission of 0xAA", $time);
        
        wait(busy == 1);
        $display("Time=%0t: UART busy", $time);
        
        wait(busy == 0);
        $display("Time=%0t: Transmission complete", $time);
        #(CLK_PERIOD*100);

        // Test 3: Send 0xFF (11111111)
        $display("\n--- Test 3: Send 0xFF ---");
        data_in = 8'hFF;
        start = 1;
        #(CLK_PERIOD*2);
        start = 0;
        $display("Time=%0t: Start transmission of 0xFF", $time);
        
        wait(busy == 1);
        $display("Time=%0t: UART busy", $time);
        
        wait(busy == 0);
        $display("Time=%0t: Transmission complete", $time);
        #(CLK_PERIOD*100);

        // Test 4: Send 0x00 (00000000)
        $display("\n--- Test 4: Send 0x00 ---");
        data_in = 8'h00;
        start = 1;
        #(CLK_PERIOD*2);
        start = 0;
        $display("Time=%0t: Start transmission of 0x00", $time);
        
        wait(busy == 1);
        $display("Time=%0t: UART busy", $time);
        
        wait(busy == 0);
        $display("Time=%0t: Transmission complete", $time);
        #(CLK_PERIOD*100);

        // Test 5: Send ASCII 'A' (0x41)
        $display("\n--- Test 5: Send ASCII 'A' (0x41) ---");
        data_in = 8'h41;
        start = 1;
        #(CLK_PERIOD*2);
        start = 0;
        $display("Time=%0t: Start transmission of 0x41 ('A')", $time);
        
        wait(busy == 1);
        $display("Time=%0t: UART busy", $time);
        
        wait(busy == 0);
        $display("Time=%0t: Transmission complete", $time);
        #(CLK_PERIOD*100);

        // End simulation
        $display("\n========================================");
        $display("UART_TX Testbench Complete");
        $display("========================================");
        #(CLK_PERIOD*10);
        $finish;
    end

    // Monitor TX line changes
    initial begin
        $monitor("Time=%0t: tx=%b, busy=%b, state=%d", 
                 $time, tx, busy, uut.state);
    end

endmodule

```

---

## ğŸ§° 9. í™•ì¥í˜• UART êµ¬ì¡° ì´ë¡ 

| ê¸°ëŠ¥ | ì„¤ëª… |
|------|------|
| **Parity ì§€ì›** | Even/Odd ì„ íƒ í›„ FSMì— Parity ìƒíƒœ ì¶”ê°€ |
| **Stop Bit ê°€ë³€** | FSMì— STOP2 ìƒíƒœ ì¶”ê°€ (2bit Stop) |
| **ë°ì´í„° ë¹„íŠ¸ ê°€ë³€** | `parameter DATA_BITS`ë¡œ 7~9bit ì„¤ì • |
| **Fractional Baud Generator** | ì •í™•ë„ í–¥ìƒ ìœ„í•´ ë¶„ìˆ˜ ë¶„ì£¼ê¸° ì‚¬ìš© |
| **Oversampling RX** | RX FSMì€ 16Ã— Oversamplingìœ¼ë¡œ Sampling ì •í™•ë„ í–¥ìƒ |
| **FIFO ë²„í¼ë§** | TX/RX ë²„í¼ë§ìœ¼ë¡œ CPU ë¶€í•˜ ê°ì†Œ |

---

## âš™ï¸ 10. í•˜ë“œì›¨ì–´ êµ¬í˜„ ì‹œ ê³ ë ¤ì‚¬í•­

- **FPGA**: LUT ê¸°ë°˜ FSM ë° Counterë¡œ ì¶©ë¶„íˆ êµ¬í˜„ ê°€ëŠ¥  
- **ASIC**: Power/Timing trade-offë¥¼ ê³ ë ¤í•˜ì—¬ Clock Gating ì¶”ê°€ ê°€ëŠ¥  
- **CDC**: RX ì‹ í˜¸ëŠ” ë°˜ë“œì‹œ 2FF ë™ê¸°í™” í•„ìš”  
- **Baud Drift í—ˆìš© ì˜¤ì°¨**: Â±3% ì´ë‚´ ìœ ì§€ ê¶Œì¥  
- **ê²€ì¦**: Start/Stop ë¹„íŠ¸ íƒ€ì´ë°, TX High Idle ìœ ì§€ ì—¬ë¶€ í™•ì¸

---

## ğŸ“‚ 11. í”„ë¡œì íŠ¸ êµ¬ì¡° ì˜ˆì‹œ

```
â”œâ”€ rtl/
â”‚  â””â”€ UART_TX.v
â”œâ”€ sim/
â”‚  â””â”€ tb_uart_tx.v
â””â”€ docs/
   â””â”€ README_UART.md
```

---

**ì‘ì„±ì:** MultiMix Tech (NAMWOO KIM)  
**ë²„ì „:** 1.0 (TX Only)  
**ì—…ë°ì´íŠ¸:** 2025-11-12 22:35
