/// Auto-generated register definitions for WWDG
/// Device: STM32F103xx
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::stm32f103xx::wwdg {

// ============================================================================
// WWDG - Window watchdog
// Base Address: 0x40002C00
// ============================================================================

/// WWDG Register Structure
struct WWDG_Registers {

    /// Control register (WWDG_CR)
    /// Offset: 0x0000
    /// Reset value: 0x0000007F
    /// Access: read-write
    volatile uint32_t CR;

    /// Configuration register
          (WWDG_CFR)
    /// Offset: 0x0004
    /// Reset value: 0x0000007F
    /// Access: read-write
    volatile uint32_t CFR;

    /// Status register (WWDG_SR)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SR;
};

static_assert(sizeof(WWDG_Registers) >= 12, "WWDG_Registers size mismatch");

/// WWDG peripheral instance
constexpr WWDG_Registers* WWDG = 
    reinterpret_cast<WWDG_Registers*>(0x40002C00);

}  // namespace alloy::hal::st::stm32f1::stm32f103xx::wwdg
