/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [15:0] _05_;
  wire [15:0] _06_;
  wire [14:0] _07_;
  wire [14:0] _08_;
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_3z ? in_data[28] : _01_;
  assign celloutsig_0_21z = celloutsig_0_17z ? celloutsig_0_8z : celloutsig_0_20z[4];
  assign celloutsig_0_3z = ~(in_data[27] & _02_);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[2] & celloutsig_1_0z[2]);
  assign celloutsig_1_17z = ~(celloutsig_1_3z & celloutsig_1_11z);
  assign celloutsig_0_8z = ~(_02_ & celloutsig_0_6z);
  assign celloutsig_0_11z = ~(celloutsig_0_3z & celloutsig_0_5z[6]);
  assign celloutsig_0_14z = ~(celloutsig_0_6z & celloutsig_0_10z[4]);
  assign celloutsig_0_23z = ~(in_data[62] & celloutsig_0_3z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_20z[9] | celloutsig_0_1z);
  assign celloutsig_0_33z = celloutsig_0_21z ^ celloutsig_0_8z;
  assign celloutsig_0_46z = celloutsig_0_6z ^ _03_;
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_5z;
  assign celloutsig_0_6z = celloutsig_0_0z[4] ^ celloutsig_0_4z;
  assign celloutsig_0_22z = _04_ ^ celloutsig_0_16z[3];
  assign celloutsig_0_16z = { celloutsig_0_12z[10], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_3z } + { in_data[77:75], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_18z[10:9], celloutsig_0_4z } + { _05_[3:2], celloutsig_0_9z };
  reg [14:0] _27_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _27_ <= 15'h0000;
    else _27_ <= { celloutsig_0_18z[13:4], celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_1z };
  assign { _08_[14:9], _03_, _08_[7:0] } = _27_;
  reg [2:0] _28_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 3'h0;
    else _28_ <= { in_data[12:11], celloutsig_0_1z };
  assign _05_[3:1] = _28_;
  reg [14:0] _29_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 15'h0000;
    else _29_ <= { in_data[45:32], celloutsig_0_1z };
  assign { _07_[14:12], _00_, _07_[10:9], _01_, _06_[14:13], _04_, _06_[11], _07_[3:2], _02_, _07_[0] } = _29_;
  assign celloutsig_0_0z = in_data[12:8] / { 1'h1, in_data[89:86] };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z } / { 1'h1, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z[4:3], _05_[3:1] } / { 1'h1, _05_[3:1], celloutsig_0_9z };
  assign celloutsig_0_12z = { _07_[10:9], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z } / { 1'h1, in_data[77:71], _05_[3:1] };
  assign celloutsig_0_18z = { celloutsig_0_10z, _07_[14:12], _00_, _07_[10:9], _01_, _06_[14:13], _04_, _06_[11], _07_[3:2], _02_, _07_[0], celloutsig_0_17z } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_25z = { _05_[3:2], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_21z } / { 1'h1, celloutsig_0_14z, _05_[3:1], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_45z = celloutsig_0_20z[6:1] / { 1'h1, celloutsig_0_37z[3:0], celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_25z[7:6], celloutsig_0_11z } / { 1'h1, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_1_1z = in_data[146:142] <= { celloutsig_1_0z[3], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[155], celloutsig_1_2z, celloutsig_1_4z } <= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_2z = { in_data[133:129], celloutsig_1_1z } < { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { 2'h0, celloutsig_1_5z, celloutsig_1_11z } < { in_data[120:118], celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_14z[3:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_8z } < { celloutsig_1_0z[2:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_0z[3:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } < { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_4z = { in_data[121:119], celloutsig_1_1z } !== celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_4z & in_data[168];
  assign celloutsig_0_17z = celloutsig_0_14z & celloutsig_0_9z;
  assign celloutsig_0_19z = in_data[17] & celloutsig_0_9z;
  assign celloutsig_0_4z = ~^ in_data[53:50];
  assign celloutsig_1_11z = ~^ { in_data[126:108], 1'h0, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_7z = ^ { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = ^ { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_0_1z = ^ in_data[88:85];
  assign celloutsig_0_20z = { celloutsig_0_18z[7:4], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_14z } - { celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_37z = { _07_[10:9], _01_, _06_[14:13], _04_ } ^ { _05_[3:1], celloutsig_0_30z };
  assign celloutsig_1_0z = in_data[112:109] ^ in_data[113:110];
  assign celloutsig_0_5z = { _07_[10:9], _01_, _06_[14:13], _04_, celloutsig_0_1z } ^ { _00_, _07_[10:9], _01_, _06_[14:13], _04_ };
  assign { _05_[15:8], _05_[5:4] } = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_3z };
  assign { _06_[15], _06_[12], _06_[10:0] } = { _01_, _04_, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_16z };
  assign { _07_[11], _07_[8:4], _07_[1] } = { _00_, _01_, _06_[14:13], _04_, _06_[11], _02_ };
  assign _08_[8] = _03_;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
