initSidebarItems({"mod":[["ccr","calibration control register"],["cr","control register"],["dhr12l1","channel1 12-bit left aligned data holding register"],["dhr12ld","Dual DAC 12-bit left aligned data holding register"],["dhr12r1","channel1 12-bit right-aligned data holding register"],["dhr12rd","Dual DAC 12-bit right-aligned data holding register"],["dhr8r1","channel1 8-bit right aligned data holding register"],["dhr8rd","Dual DAC 8-bit right aligned data holding register"],["dor1","DAC channel1 data output register"],["mcr","mode control register"],["shhr","Sample and Hold hold time register"],["shrr","Sample and Hold refresh time register"],["shsr1","Sample and Hold sample time register 1"],["sr","status register"],["swtrgr","software trigger register"]],"struct":[["RegisterBlock","Register block"]],"type":[["CCR","CCR register accessor: an alias for `Reg<CCR_SPEC>`"],["CR","CR register accessor: an alias for `Reg<CR_SPEC>`"],["DHR12L1","DHR12L1 register accessor: an alias for `Reg<DHR12L1_SPEC>`"],["DHR12LD","DHR12LD register accessor: an alias for `Reg<DHR12LD_SPEC>`"],["DHR12R1","DHR12R1 register accessor: an alias for `Reg<DHR12R1_SPEC>`"],["DHR12RD","DHR12RD register accessor: an alias for `Reg<DHR12RD_SPEC>`"],["DHR8R1","DHR8R1 register accessor: an alias for `Reg<DHR8R1_SPEC>`"],["DHR8RD","DHR8RD register accessor: an alias for `Reg<DHR8RD_SPEC>`"],["DOR1","DOR1 register accessor: an alias for `Reg<DOR1_SPEC>`"],["MCR","MCR register accessor: an alias for `Reg<MCR_SPEC>`"],["SHHR","SHHR register accessor: an alias for `Reg<SHHR_SPEC>`"],["SHRR","SHRR register accessor: an alias for `Reg<SHRR_SPEC>`"],["SHSR1","SHSR1 register accessor: an alias for `Reg<SHSR1_SPEC>`"],["SR","SR register accessor: an alias for `Reg<SR_SPEC>`"],["SWTRGR","SWTRGR register accessor: an alias for `Reg<SWTRGR_SPEC>`"]]});