$date
	Fri Feb  6 10:43:41 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_with_adder_tb $end
$var wire 32 ! count [31:0] $end
$var reg 4 " add_value [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 4 % add_value [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 32 & count [31:0] $end
$var wire 32 ' adder_out [31:0] $end
$scope module ADDER $end
$var wire 4 ( B [3:0] $end
$var wire 32 ) Sum [31:0] $end
$var wire 32 * A [31:0] $end
$upscope $end
$scope module COUNTER $end
$var wire 1 # clk $end
$var wire 32 + next_value [31:0] $end
$var wire 1 $ reset $end
$var reg 32 , count [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
b11 '
b11 )
b11 +
b11 "
b11 %
b11 (
0$
#15000
b110 '
b110 )
b110 +
b11 !
b11 &
b11 *
b11 ,
1#
#20000
0#
#25000
b1001 '
b1001 )
b1001 +
b110 !
b110 &
b110 *
b110 ,
1#
#30000
0#
#35000
b1100 '
b1100 )
b1100 +
b1001 !
b1001 &
b1001 *
b1001 ,
1#
#40000
0#
#45000
b1111 '
b1111 )
b1111 +
b1100 !
b1100 &
b1100 *
b1100 ,
1#
#50000
0#
b10001 '
b10001 )
b10001 +
b101 "
b101 %
b101 (
#55000
b10110 '
b10110 )
b10110 +
b10001 !
b10001 &
b10001 *
b10001 ,
1#
#60000
0#
#65000
b11011 '
b11011 )
b11011 +
b10110 !
b10110 &
b10110 *
b10110 ,
1#
#70000
0#
#75000
b100000 '
b100000 )
b100000 +
b11011 !
b11011 &
b11011 *
b11011 ,
1#
#80000
0#
#85000
b100101 '
b100101 )
b100101 +
b100000 !
b100000 &
b100000 *
b100000 ,
1#
#90000
b101 '
b101 )
b101 +
b0 !
b0 &
b0 *
b0 ,
0#
1$
#95000
1#
#100000
0#
b10 '
b10 )
b10 +
b10 "
b10 %
b10 (
0$
#105000
b100 '
b100 )
b100 +
b10 !
b10 &
b10 *
b10 ,
1#
#110000
0#
#115000
b110 '
b110 )
b110 +
b100 !
b100 &
b100 *
b100 ,
1#
#120000
0#
#125000
b1000 '
b1000 )
b1000 +
b110 !
b110 &
b110 *
b110 ,
1#
#130000
0#
