{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590607853015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590607853019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 12:30:52 2020 " "Processing started: Wed May 27 12:30:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590607853019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607853019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project_2 -c final_project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project_2 -c final_project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607853019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590607853378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590607853378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_2 " "Found entity 1: final_project_2" {  } { { "final_project_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607862598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "seven_seg_sv.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/seven_seg_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607862601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607862602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1000.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1000.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_1000 " "Found entity 1: comparator_1000" {  } { { "comparator_1000.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/comparator_1000.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607862604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_set " "Found entity 1: time_set" {  } { { "time_set.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/time_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607862605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project_2 " "Elaborating entity \"final_project_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590607862640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slower.v 1 1 " "Using design file slower.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slower " "Found entity 1: slower" {  } { { "slower.v" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862650 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "slower " "Found the following files while searching for definition of entity \"slower\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "slower.bdf " "File: slower.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1590607862650 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1590607862650 "|final_project_2|slower:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slower slower:inst1 " "Elaborating entity \"slower\" for hierarchy \"slower:inst1\"" {  } { { "final_project_2.bdf" "inst1" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 160 776 968 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_1000 slower:inst1\|comparator_1000:b2v_inst " "Elaborating entity \"comparator_1000\" for hierarchy \"slower:inst1\|comparator_1000:b2v_inst\"" {  } { { "slower.v" "b2v_inst" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer slower:inst1\|synchronizer:b2v_inst6 " "Elaborating entity \"synchronizer\" for hierarchy \"slower:inst1\|synchronizer:b2v_inst6\"" {  } { { "slower.v" "b2v_inst6" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_1hz.sv 1 1 " "Using design file counter_1hz.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1Hz " "Found entity 1: counter_1Hz" {  } { { "counter_1hz.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter_1hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1Hz slower:inst1\|counter_1Hz:b2v_inst8 " "Elaborating entity \"counter_1Hz\" for hierarchy \"slower:inst1\|counter_1Hz:b2v_inst8\"" {  } { { "slower.v" "b2v_inst8" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter_1hz.sv(8) " "Verilog HDL assignment warning at counter_1hz.sv(8): truncated value with size 32 to match size of target (25)" {  } { { "counter_1hz.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter_1hz.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607862690 "|final_project_2|slower:inst24|counter_1Hz:b2v_inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_4_1.bdf 1 1 " "Using design file lab_4_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab_4_1 " "Found entity 1: lab_4_1" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_4_1 lab_4_1:inst " "Elaborating entity \"lab_4_1\" for hierarchy \"lab_4_1:inst\"" {  } { { "final_project_2.bdf" "inst" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 40 1848 2008 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862699 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s_1 inst2 " "Block or symbol \"s_1\" of instance \"inst2\" overlaps another block or symbol" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 304 1288 1424 432 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862700 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s_3 inst4 " "Block or symbol \"s_3\" of instance \"inst4\" overlaps another block or symbol" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 496 1304 1400 624 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862700 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s_5 inst6 " "Block or symbol \"s_5\" of instance \"inst6\" overlaps another block or symbol" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 712 1304 1416 840 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_0.bdf 1 1 " "Using design file s_0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_0 " "Found entity 1: s_0" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_0 lab_4_1:inst\|s_0:inst " "Elaborating entity \"s_0\" for hierarchy \"lab_4_1:inst\|s_0:inst\"" {  } { { "lab_4_1.bdf" "inst" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 168 1288 1424 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862708 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { { 144 1024 1072 176 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862708 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { { 192 1032 1080 224 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862708 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { { 296 1048 1096 328 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_1.bdf 1 1 " "Using design file s_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_1 " "Found entity 1: s_1" {  } { { "s_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_1 lab_4_1:inst\|s_1:inst2 " "Elaborating entity \"s_1\" for hierarchy \"lab_4_1:inst\|s_1:inst2\"" {  } { { "lab_4_1.bdf" "inst2" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 304 1288 1424 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_2.bdf 1 1 " "Using design file s_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_2 " "Found entity 1: s_2" {  } { { "s_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_2 lab_4_1:inst\|s_2:inst1 " "Elaborating entity \"s_2\" for hierarchy \"lab_4_1:inst\|s_2:inst1\"" {  } { { "lab_4_1.bdf" "inst1" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 400 1296 1432 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862725 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "s_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_2.bdf" { { 384 928 976 416 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862726 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "s_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_2.bdf" { { 480 936 984 512 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_3.bdf 1 1 " "Using design file s_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_3 " "Found entity 1: s_3" {  } { { "s_3.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_3 lab_4_1:inst\|s_3:inst4 " "Elaborating entity \"s_3\" for hierarchy \"lab_4_1:inst\|s_3:inst4\"" {  } { { "lab_4_1.bdf" "inst4" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 496 1304 1400 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862735 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "s_3.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_3.bdf" { { 184 1240 1288 216 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_4.bdf 1 1 " "Using design file s_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_4 " "Found entity 1: s_4" {  } { { "s_4.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_4 lab_4_1:inst\|s_4:inst5 " "Elaborating entity \"s_4\" for hierarchy \"lab_4_1:inst\|s_4:inst5\"" {  } { { "lab_4_1.bdf" "inst5" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 600 1296 1432 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "s_4.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_4.bdf" { { 168 1192 1240 200 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_5.bdf 1 1 " "Using design file s_5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_5 " "Found entity 1: s_5" {  } { { "s_5.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_5 lab_4_1:inst\|s_5:inst6 " "Elaborating entity \"s_5\" for hierarchy \"lab_4_1:inst\|s_5:inst6\"" {  } { { "lab_4_1.bdf" "inst6" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 712 1304 1416 840 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862754 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "s_5.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_5.bdf" { { 184 1160 1208 216 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "s_5.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_5.bdf" { { 264 1168 1216 296 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607862755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_6.bdf 1 1 " "Using design file s_6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_6 " "Found entity 1: s_6" {  } { { "s_6.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_6 lab_4_1:inst\|s_6:inst7 " "Elaborating entity \"s_6\" for hierarchy \"lab_4_1:inst\|s_6:inst7\"" {  } { { "lab_4_1.bdf" "inst7" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 824 1288 1424 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parser.sv 1 1 " "Using design file parser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:inst2 " "Elaborating entity \"parser\" for hierarchy \"parser:inst2\"" {  } { { "final_project_2.bdf" "inst2" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 184 1480 1656 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(5) " "Verilog HDL assignment warning at parser.sv(5): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607862774 "|final_project_2|parser:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(6) " "Verilog HDL assignment warning at parser.sv(6): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607862774 "|final_project_2|parser:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "final_project_2.bdf" "inst3" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 248 1048 1200 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607862784 "|final_project_2|counter:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.sv 1 1 " "Using design file comparator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst6 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst6\"" {  } { { "final_project_2.bdf" "inst6" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 312 1504 1640 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator_24.sv 1 1 " "Using design file comparator_24.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_24 " "Found entity 1: comparator_24" {  } { { "comparator_24.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/comparator_24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607862816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607862816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_24 comparator_24:inst22 " "Elaborating entity \"comparator_24\" for hierarchy \"comparator_24:inst22\"" {  } { { "final_project_2.bdf" "inst22" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 968 1304 1440 1048 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607862817 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607863104 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607863104 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst12\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607863104 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst12\|Div0\"" {  } { { "parser.sv" "Div0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607863104 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst17\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst17\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607863104 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst17\|Div0\"" {  } { { "parser.sv" "Div0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607863104 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590607863104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Mod0\"" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607863143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863143 ""}  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590607863143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607863192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607863192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607863206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607863206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p0f " "Found entity 1: alt_u_div_p0f" {  } { { "db/alt_u_div_p0f.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/alt_u_div_p0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607863221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607863221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Div0\"" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607863232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607863232 ""}  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590607863232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607863273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607863273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590607863641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590607864251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607864251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "505 " "Implemented 505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590607864346 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590607864346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590607864346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590607864346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590607864391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 12:31:04 2020 " "Processing ended: Wed May 27 12:31:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590607864391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590607864391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590607864391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607864391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1590607865637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590607865641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 12:31:05 2020 " "Processing started: Wed May 27 12:31:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590607865641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590607865641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project_2 -c final_project_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project_2 -c final_project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590607865641 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590607865728 ""}
{ "Info" "0" "" "Project  = final_project_2" {  } {  } 0 0 "Project  = final_project_2" 0 0 "Fitter" 0 0 1590607865728 ""}
{ "Info" "0" "" "Revision = final_project_2" {  } {  } 0 0 "Revision = final_project_2" 0 0 "Fitter" 0 0 1590607865728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1590607865825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590607865826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project_2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"final_project_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590607865834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590607865868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590607865868 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590607866060 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590607866065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590607866195 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590607866195 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/osu/2019/fall/ece_271/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590607866198 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590607866198 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590607866199 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590607866199 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590607866199 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1590607866199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590607866200 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 46 " "No exact pin location assignment(s) for 1 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1590607866452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project_2.sdc " "Synopsys Design Constraints File file not found: 'final_project_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590607866917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1590607866917 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1590607866923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1590607866923 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1590607866924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_10MHZ~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node clock_10MHZ~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590607866952 ""}  } { { "final_project_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 176 424 592 192 "clock_10MHZ" "" } } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590607866952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590607866953 ""}  } { { "final_project_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 424 264 440 440 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590607866953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slower:inst1\|synchronizer:b2v_inst6\|q  " "Automatically promoted node slower:inst1\|synchronizer:b2v_inst6\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590607866953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slower:inst1\|SYNTHESIZED_WIRE_3 " "Destination node slower:inst1\|SYNTHESIZED_WIRE_3" {  } { { "slower.v" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590607866953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test~output " "Destination node test~output" {  } { { "final_project_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 72 1056 1232 88 "test" "" } } } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590607866953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590607866953 ""}  } { { "synchronizer.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/synchronizer.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590607866953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synchronizer:inst18\|q  " "Automatically promoted node synchronizer:inst18\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590607866953 ""}  } { { "synchronizer.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/synchronizer.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590607866953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synchronizer:inst19\|q  " "Automatically promoted node synchronizer:inst19\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590607866953 ""}  } { { "synchronizer.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/synchronizer.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590607866953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590607867347 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590607867347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590607867347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590607867348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590607867349 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590607867350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590607867350 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590607867350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590607867350 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1590607867350 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590607867350 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1590607867358 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1590607867358 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1590607867358 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 36 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590607867359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1590607867359 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1590607867359 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590607867439 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1590607867451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590607868764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590607868874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590607868896 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590607870680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590607870680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590607871208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1590607872528 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590607872528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1590607873008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590607873008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590607873011 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1590607873205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590607873215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590607873553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590607873553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590607874051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590607874586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/output_files/final_project_2.fit.smsg " "Generated suppressed messages file D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/output_files/final_project_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590607874893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5773 " "Peak virtual memory: 5773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590607875443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 12:31:15 2020 " "Processing ended: Wed May 27 12:31:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590607875443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590607875443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590607875443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590607875443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590607876465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590607876470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 12:31:16 2020 " "Processing started: Wed May 27 12:31:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590607876470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590607876470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project_2 -c final_project_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project_2 -c final_project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590607876470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1590607876777 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590607878376 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590607878513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590607879376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 12:31:19 2020 " "Processing ended: Wed May 27 12:31:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590607879376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590607879376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590607879376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590607879376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590607879990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590607880501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590607880506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 12:31:20 2020 " "Processing started: Wed May 27 12:31:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590607880506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1590607880506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project_2 -c final_project_2 " "Command: quartus_sta final_project_2 -c final_project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1590607880506 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1590607880595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1590607880794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1590607880795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607880829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607880829 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project_2.sdc " "Synopsys Design Constraints File file not found: 'final_project_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1590607881083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881084 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slower:inst1\|synchronizer:b2v_inst6\|q slower:inst1\|synchronizer:b2v_inst6\|q " "create_clock -period 1.000 -name slower:inst1\|synchronizer:b2v_inst6\|q slower:inst1\|synchronizer:b2v_inst6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590607881085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590607881085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_10MHZ clock_10MHZ " "create_clock -period 1.000 -name clock_10MHZ clock_10MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590607881085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name synchronizer:inst19\|q synchronizer:inst19\|q " "create_clock -period 1.000 -name synchronizer:inst19\|q synchronizer:inst19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590607881085 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name synchronizer:inst18\|q synchronizer:inst18\|q " "create_clock -period 1.000 -name synchronizer:inst18\|q synchronizer:inst18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590607881085 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607881085 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1590607881087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607881088 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1590607881089 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1590607881105 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1590607881115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590607881116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.693 " "Worst-case setup slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -41.237 clock_10MHZ  " "   -2.693             -41.237 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322              -6.995 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -1.322              -6.995 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.190              -6.164 synchronizer:inst19\|q  " "   -1.190              -6.164 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174              -5.983 synchronizer:inst18\|q  " "   -1.174              -5.983 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726              -2.069 clock_50  " "   -0.726              -2.069 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 synchronizer:inst18\|q  " "    0.355               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 synchronizer:inst19\|q  " "    0.355               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.362               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clock_50  " "    0.429               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 clock_10MHZ  " "    0.630               0.000 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.982 " "Worst-case recovery slack is -1.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -48.666 clock_10MHZ  " "   -1.982             -48.666 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478             -11.824 synchronizer:inst18\|q  " "   -1.478             -11.824 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 synchronizer:inst19\|q  " "    0.234               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.559               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.591 " "Worst-case removal slack is -0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -4.728 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -0.591              -4.728 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -2.024 synchronizer:inst19\|q  " "   -0.253              -2.024 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 clock_10MHZ  " "    1.815               0.000 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 synchronizer:inst18\|q  " "    1.887               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clock_10MHZ  " "   -3.000             -40.881 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 clock_50  " "   -3.000             -11.418 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -1.403             -11.224 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 synchronizer:inst18\|q  " "   -1.403             -11.224 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 synchronizer:inst19\|q  " "   -1.403             -11.224 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881165 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881170 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607881170 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590607881181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1590607881204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1590607881719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607881813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590607881824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.366 " "Worst-case setup slack is -2.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -34.831 clock_10MHZ  " "   -2.366             -34.831 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095              -5.659 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -1.095              -5.659 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984              -4.974 synchronizer:inst19\|q  " "   -0.984              -4.974 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -4.792 synchronizer:inst18\|q  " "   -0.969              -4.792 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -1.636 clock_50  " "   -0.626              -1.636 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 synchronizer:inst19\|q  " "    0.321               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 synchronizer:inst18\|q  " "    0.322               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.327               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clock_50  " "    0.394               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 clock_10MHZ  " "    0.582               0.000 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.676 " "Worst-case recovery slack is -1.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.676             -41.133 clock_10MHZ  " "   -1.676             -41.133 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.272             -10.176 synchronizer:inst18\|q  " "   -1.272             -10.176 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 synchronizer:inst19\|q  " "    0.274               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.575               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.555 " "Worst-case removal slack is -0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -4.440 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -0.555              -4.440 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -1.848 synchronizer:inst19\|q  " "   -0.231              -1.848 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.740               0.000 synchronizer:inst18\|q  " "    1.740               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.766               0.000 clock_10MHZ  " "    1.766               0.000 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clock_10MHZ  " "   -3.000             -40.881 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 clock_50  " "   -3.000             -11.418 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -1.403             -11.224 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 synchronizer:inst18\|q  " "   -1.403             -11.224 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 synchronizer:inst19\|q  " "   -1.403             -11.224 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607881901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607881901 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.073 ns " "Worst Case Available Settling Time: 0.073 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607881905 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607881905 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590607881914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607882079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590607882080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.530 " "Worst-case setup slack is -0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530              -2.904 clock_10MHZ  " "   -0.530              -2.904 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.065               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 synchronizer:inst19\|q  " "    0.125               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 synchronizer:inst18\|q  " "    0.133               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clock_50  " "    0.279               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607882119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 synchronizer:inst18\|q  " "    0.152               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 synchronizer:inst19\|q  " "    0.152               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.156               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clock_50  " "    0.161               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clock_10MHZ  " "    0.243               0.000 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607882128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.734 " "Worst-case recovery slack is -0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734             -17.947 clock_10MHZ  " "   -0.734             -17.947 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -1.352 synchronizer:inst18\|q  " "   -0.169              -1.352 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 synchronizer:inst19\|q  " "    0.333               0.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "    0.471               0.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607882137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.276 " "Worst-case removal slack is -0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -2.208 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -0.276              -2.208 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -1.080 synchronizer:inst19\|q  " "   -0.135              -1.080 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 clock_10MHZ  " "    0.559               0.000 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 synchronizer:inst18\|q  " "    0.841               0.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607882144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.782 clock_10MHZ  " "   -3.000             -30.782 clock_10MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.214 clock_50  " "   -3.000              -9.214 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 slower:inst1\|synchronizer:b2v_inst6\|q  " "   -1.000              -8.000 slower:inst1\|synchronizer:b2v_inst6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 synchronizer:inst18\|q  " "   -1.000              -8.000 synchronizer:inst18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 synchronizer:inst19\|q  " "   -1.000              -8.000 synchronizer:inst19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590607882182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590607882182 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607882187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607882187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607882187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607882187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.565 ns " "Worst Case Available Settling Time: 0.565 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607882187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590607882187 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590607882187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590607883062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590607883064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590607883171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 12:31:23 2020 " "Processing ended: Wed May 27 12:31:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590607883171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590607883171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590607883171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590607883171 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590607883850 ""}
