// Seed: 2519950240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout reg id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(*) id_12 <= id_13;
  wire id_14;
endmodule
macromodule module_1 #(
    parameter id_4 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4  = id_5;
  assign id_11 = id_4;
  wire id_12;
  wire id_13;
  logic [-1 'b0 ==  -1 : id_4] id_14;
  ;
  always @(posedge -1 || id_4 or 1) id_14 = 1;
  logic [7:0] id_15;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_12,
      id_6,
      id_9,
      id_2,
      id_2,
      id_8,
      id_12,
      id_13,
      id_9,
      id_14,
      id_11
  );
  assign id_8 = id_15[1'b0];
  wire id_16;
endmodule
