/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [11:0] _04_;
  wire [10:0] _05_;
  wire [34:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [27:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [47:0] celloutsig_0_36z;
  wire [16:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [7:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_82z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [23:0] celloutsig_1_12z;
  wire [23:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _06_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 10'h000;
    else _06_ <= { in_data[92:84], celloutsig_0_13z };
  assign { _05_[10:8], _00_, _03_[6:1] } = _06_;
  assign celloutsig_0_35z = celloutsig_0_11z ? celloutsig_0_25z : 1'h0;
  assign celloutsig_0_55z = celloutsig_0_39z[8] ? _00_ : celloutsig_0_44z;
  assign celloutsig_0_10z = _01_ ? celloutsig_0_9z : celloutsig_0_0z[33];
  assign celloutsig_0_30z = celloutsig_0_26z[6] ? celloutsig_0_10z : celloutsig_0_21z;
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_3z);
  assign celloutsig_0_11z = !(celloutsig_0_3z[6] ? celloutsig_0_3z[8] : celloutsig_0_9z);
  assign celloutsig_0_2z = !(in_data[61] ? in_data[15] : celloutsig_0_0z[2]);
  assign celloutsig_0_18z = !(celloutsig_0_9z ? celloutsig_0_4z : celloutsig_0_17z[27]);
  assign celloutsig_0_27z = !(celloutsig_0_21z ? _02_ : celloutsig_0_5z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_2z);
  assign celloutsig_1_2z = ~((in_data[141] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[143] | in_data[127]) & (in_data[121] | in_data[120]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_1z | in_data[118]));
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_10z) & (celloutsig_0_11z | celloutsig_0_1z));
  assign celloutsig_0_44z = celloutsig_0_36z[33] | celloutsig_0_6z;
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[172];
  assign celloutsig_1_19z = celloutsig_1_13z[15] | celloutsig_1_4z;
  assign celloutsig_0_12z = celloutsig_0_1z | celloutsig_0_4z;
  assign celloutsig_0_24z = celloutsig_0_11z | celloutsig_0_0z[28];
  assign celloutsig_0_5z = celloutsig_0_3z[9] ^ celloutsig_0_1z;
  assign celloutsig_0_82z = celloutsig_0_43z[2] ^ celloutsig_0_13z;
  assign celloutsig_1_4z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_0_16z = in_data[20] ^ celloutsig_0_12z;
  reg [11:0] _30_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _30_ <= 12'h000;
    else _30_ <= { celloutsig_0_0z[26:18], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _04_[11:10], _01_, _04_[8:1], _02_ } = _30_;
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z } > { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_3z[5:3], celloutsig_0_6z, celloutsig_0_4z } > { celloutsig_0_15z, 1'h0, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_4z = in_data[53] & ~(celloutsig_0_3z[2]);
  assign celloutsig_1_8z = celloutsig_1_4z & ~(celloutsig_1_7z[2]);
  assign celloutsig_0_36z = { in_data[73:31], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_12z } * { celloutsig_0_17z[24:0], celloutsig_0_28z, celloutsig_0_28z, _04_[11:10], _01_, _04_[8:1], _02_, 1'h0, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_33z, celloutsig_0_6z };
  assign celloutsig_0_59z = celloutsig_0_14z[9:2] * { celloutsig_0_3z[6:2], celloutsig_0_12z, celloutsig_0_55z, celloutsig_0_33z };
  assign celloutsig_1_13z = { celloutsig_1_12z[21:6], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z } * { celloutsig_1_12z[21:0], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = in_data[132:130] * { celloutsig_1_14z[9:8], celloutsig_1_4z };
  assign celloutsig_0_17z = celloutsig_0_0z[27:0] * { celloutsig_0_0z[17:11], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_31z = celloutsig_0_23z ? { celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_5z } : celloutsig_0_3z[3:1];
  assign celloutsig_1_7z = celloutsig_1_2z ? { in_data[119], celloutsig_1_0z, 1'h1, celloutsig_1_6z } : in_data[187:184];
  assign celloutsig_1_14z = celloutsig_1_7z[3] ? { celloutsig_1_13z[15:13], celloutsig_1_10z, celloutsig_1_2z } : celloutsig_1_12z[14:2];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } !== { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_23z = celloutsig_0_16z & celloutsig_0_11z;
  assign celloutsig_0_28z = celloutsig_0_2z & _05_[8];
  assign celloutsig_0_33z = | { celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_13z, _04_[3], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, in_data[120:99] };
  assign celloutsig_0_21z = | { _04_[3], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_3z[7:1], celloutsig_0_4z };
  assign celloutsig_0_1z = ~^ in_data[79:61];
  assign celloutsig_0_15z = ~^ in_data[53:44];
  assign celloutsig_0_25z = ~^ celloutsig_0_0z[26:1];
  assign celloutsig_0_0z = in_data[38:4] >> in_data[82:48];
  assign celloutsig_1_12z = { celloutsig_1_10z[3:2], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z } >> { in_data[173:165], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[64:49], celloutsig_0_5z } >> { celloutsig_0_0z[18:4], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_0z[32:25], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_6z } >> celloutsig_0_14z[16:3];
  assign celloutsig_1_10z = in_data[150:142] >>> in_data[148:140];
  assign celloutsig_0_3z = { celloutsig_0_0z[17:10], celloutsig_0_2z, celloutsig_0_2z } ~^ { celloutsig_0_0z[14:6], celloutsig_0_1z };
  assign celloutsig_0_39z = { _05_[9:8], _00_, _03_[6:2], celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_35z } ^ celloutsig_0_36z[25:9];
  assign celloutsig_0_43z = celloutsig_0_36z[27:20] ^ { celloutsig_0_3z[6:3], celloutsig_0_35z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_0_34z = ~((celloutsig_0_15z & celloutsig_0_11z) | celloutsig_0_21z);
  assign celloutsig_0_96z = ~((celloutsig_0_82z & celloutsig_0_59z[2]) | celloutsig_0_55z);
  assign _03_[0] = celloutsig_0_30z;
  assign { _04_[9], _04_[0] } = { _01_, _02_ };
  assign _05_[7:0] = { _00_, _03_[6:1], 1'h0 };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_96z };
endmodule
