#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 27 22:55:06 2020
# Process ID: 29432
# Current directory: F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30092 F:\V2020\CH22\fpga_prj\uisrc\03_ip\uihdmitx\project_1\project_1.xpr
# Log file: F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/project_1/vivado.log
# Journal file: F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'G:/V2020/S01/CH26/fpga_prj/uisrc/03_ip/uihdmitx/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v.v', nor could it be found using path 'G:/V2020/S01/CH26/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/../v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx/component.xml', nor could it be found using path 'G:/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/../v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx', nor could it be found using path 'G:/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 892.496 ; gain = 230.262
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v.v]
export_ip_user_files -of_objects  [get_files F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v.v
update_compile_order -fileset sources_1
add_files -norecurse F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [Ipptcl 7-571] The IP root directory is 'f:/'.
ipx::package_project -root_dir F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDS_TX_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDS_TX_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDS_TX_CLK_N': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDS_TX_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDS_TX_CLK_P': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDS_TX_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory F:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/oserdese2_10to1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/oserdese3_10to1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/uihdmitx.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 976.734 ; gain = 25.016
current_project project_1
current_project tmp_edit_project
update_compile_order -fileset sources_1
set_property widget {comboBox} [ipgui::get_guiparamspec -name "FAMILY" -component [ipx::current_core] ]
set_property value_validation_type list [ipx::get_user_parameters FAMILY -of_objects [ipx::current_core]]
set_property value_validation_list {UFAMILY 7FAMILY} [ipx::get_user_parameters FAMILY -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx f:v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/project_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/V2020/CH22/fpga_prj/uisrc/03_ip/uihdmitx/project_1/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx'. The path is contained within another repository.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 22:57:16 2020...
