0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.srcs/sim_1/new/IO_tb.v,1593038438,verilog,,,,IO_tb,,,,,,,,
C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.srcs/sources_1/new/inputOuput.v,1593038505,verilog,,C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.srcs/sim_1/new/IO_tb.v,,inputOutput,,,,,,,,
