<h3 id=x177><a href=PreExecution_IR.html#x177>x177</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x178>x178</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x177>x177</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x178>x178</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x178><a href=PreExecution_IR.html#x178>x178</a> = SetReg(mem=<a href=PreExecution_IR.html#x177>x177</a>,data=<a href=PreExecution_IR.html#x172>x172</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x51<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x177}, writes={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x178>x178</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x178>x178</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x179><a href=PreExecution_IR.html#x179>x179</a> = RegRead(mem=<a href=PreExecution_IR.html#x177>x177</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x180>x180</a>, <a href=PreExecution_IR.html#x181>x181</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x179>x179</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x196><a href=PreExecution_IR.html#x196>x196</a> = RegRead(mem=<a href=PreExecution_IR.html#x177>x177</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x162, 0014: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x197>x197</a>, <a href=PreExecution_IR.html#x205>x205</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x196>x196</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x283><a href=PreExecution_IR.html#x283>x283</a> = RegRead(mem=<a href=PreExecution_IR.html#x177>x177</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x168, 0014: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x284>x284</a>, <a href=PreExecution_IR.html#x292>x292</a>, <a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x283>x283</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x180><a href=PreExecution_IR.html#x180>x180</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x179>x179</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:27:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x201>x201</a>, <a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x180>x180</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<h3 id=x181><a href=PreExecution_IR.html#x181>x181</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x179>x179</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:28:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x288>x288</a>, <a href=PreExecution_IR.html#x290>x290</a>, <a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x181>x181</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<h3 id=x182><a href=PreExecution_IR.html#x182>x182</a> = DRAMHostNew(dims=[16],zero=0.0)</h3>
<text><strong>Name</strong>: constDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:29:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>, <a href=PreExecution_IR.html#x231>x231</a>, <a href=PreExecution_IR.html#x233>x233</a>, <a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x183><a href=PreExecution_IR.html#x183>x183</a> = DRAMHostNew(dims=[16],zero=0.0)</h3>
<text><strong>Name</strong>: twoNegDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x185>x185</a>, <a href=PreExecution_IR.html#x245>x245</a>, <a href=PreExecution_IR.html#x247>x247</a>, <a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x186><a href=PreExecution_IR.html#x186>x186</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:37:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x187>x187</a>, <a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x187><a href=PreExecution_IR.html#x187>x187</a> = SetReg(mem=<a href=PreExecution_IR.html#x186>x186</a>,data=<a href=PreExecution_IR.html#x172>x172</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:38:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x14<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x186}, writes={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x187>x187</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x258><a href=PreExecution_IR.html#x258>x258</a> = RegRead(mem=<a href=PreExecution_IR.html#x186>x186</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x164, 0014: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x259>x259</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x258>x258</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x258>x258</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x258>x258</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = RegRead(mem=<a href=PreExecution_IR.html#x186>x186</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x165, 0014: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x267>x267</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x267>x267</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x188><a href=PreExecution_IR.html#x188>x188</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x53<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x189><a href=PreExecution_IR.html#x189>x189</a> = SetReg(mem=<a href=PreExecution_IR.html#x188>x188</a>,data=<a href=PreExecution_IR.html#x174>x174</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x54<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x188}, writes={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x189>x189</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = RegRead(mem=<a href=PreExecution_IR.html#x188>x188</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x167, 0014: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x272>x272</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x190><a href=PreExecution_IR.html#x190>x190</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:43:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x190>x190</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>, <a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x225><a href=PreExecution_IR.html#x225>x225</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x190>x190</a>,data=<a href=PreExecution_IR.html#x224>x224</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>],ens=[<a href=PreExecution_IR.html#x223>x223</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x225>x225</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
<td>
<h3 id=x275><a href=PreExecution_IR.html#x275>x275</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x190>x190</a>,data=<a href=PreExecution_IR.html#x274>x274</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x275>x275</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x190>x190</a>,addr=[<a href=PreExecution_IR.html#b27>b27</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:49<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b27>b27</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b27>b27</a>:[<a href=PreExecution_IR.html#b27>b27</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b27>b27</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x261>x261</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b27>b27</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x270><a href=PreExecution_IR.html#x270>x270</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x190>x190</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:52<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x270>x270</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x191><a href=PreExecution_IR.html#x191>x191</a> = SRAMNew(dims=[16],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: Ktable<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x240><a href=PreExecution_IR.html#x240>x240</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x191>x191</a>,data=<a href=PreExecution_IR.html#x239>x239</a>,addr=[<a href=PreExecution_IR.html#b104>b104</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x191}, writes={x191})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b104>b104</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b104>b104</a>:[<a href=PreExecution_IR.html#b104>b104</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b104>b104</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x240>x240</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b104>b104</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x192><a href=PreExecution_IR.html#x192>x192</a> = SRAMNew(dims=[16],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: twoNegSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:45:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x192>x192</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x254><a href=PreExecution_IR.html#x254>x254</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x192>x192</a>,data=<a href=PreExecution_IR.html#x253>x253</a>,addr=[<a href=PreExecution_IR.html#b119>b119</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x192}, writes={x192})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b119>b119</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b119>b119</a>:[<a href=PreExecution_IR.html#b119>b119</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b119>b119</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x254>x254</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b119>b119</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x193><a href=PreExecution_IR.html#x193>x193</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x56<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>, <a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x204><a href=PreExecution_IR.html#x204>x204</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x193>x193</a>,data=<a href=PreExecution_IR.html#x202>x202</a>,ens=[<a href=PreExecution_IR.html#x203>x203</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x193}, writes={x193})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x204>x204</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x194><a href=PreExecution_IR.html#x194>x194</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x57<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>, <a href=PreExecution_IR.html#x211>x211</a>, <a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x206><a href=PreExecution_IR.html#x206>x206</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x194>x194</a>,data=<a href=PreExecution_IR.html#x205>x205</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x194}, writes={x194})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x206>x206</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x211><a href=PreExecution_IR.html#x211>x211</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x194>x194</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x212>x212</a>, <a href=PreExecution_IR.html#x214>x214</a>, <a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x194}, writes={x194})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x211>x211</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x195><a href=PreExecution_IR.html#x195>x195</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x224><a href=PreExecution_IR.html#x224>x224</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x195>x195</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>, <a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x195}, writes={x195})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x224>x224</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x209><a href=PreExecution_IR.html#x209>x209</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x72<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>, <a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x213><a href=PreExecution_IR.html#x213>x213</a> = RegWrite(mem=<a href=PreExecution_IR.html#x209>x209</a>,data=<a href=PreExecution_IR.html#x212>x212</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x209}, writes={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x213>x213</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x221><a href=PreExecution_IR.html#x221>x221</a> = RegRead(mem=<a href=PreExecution_IR.html#x209>x209</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x222>x222</a>, <a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x221>x221</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x210><a href=PreExecution_IR.html#x210>x210</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x73<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>, <a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x210>x210</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x215><a href=PreExecution_IR.html#x215>x215</a> = RegWrite(mem=<a href=PreExecution_IR.html#x210>x210</a>,data=<a href=PreExecution_IR.html#x214>x214</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x210}, writes={x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x215>x215</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x217><a href=PreExecution_IR.html#x217>x217</a> = RegRead(mem=<a href=PreExecution_IR.html#x210>x210</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x163, 0014: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x218>x218</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x214>x214</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x214>x214</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x217>x217</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x229><a href=PreExecution_IR.html#x229>x229</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>, <a href=PreExecution_IR.html#x236>x236</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x234><a href=PreExecution_IR.html#x234>x234</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x229>x229</a>,data=<a href=PreExecution_IR.html#x232>x232</a>,ens=[<a href=PreExecution_IR.html#x233>x233</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x229}, writes={x229})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x234>x234</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x230><a href=PreExecution_IR.html#x230>x230</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x236>x236</a>, <a href=PreExecution_IR.html#x239>x239</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x239><a href=PreExecution_IR.html#x239>x239</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x230>x230</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b104>b104</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b104>b104</a>:[<a href=PreExecution_IR.html#b104>b104</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b104>b104</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x239>x239</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b104>b104</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x243><a href=PreExecution_IR.html#x243>x243</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>, <a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x243>x243</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x248><a href=PreExecution_IR.html#x248>x248</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x243>x243</a>,data=<a href=PreExecution_IR.html#x246>x246</a>,ens=[<a href=PreExecution_IR.html#x247>x247</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x115<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x243}, writes={x243})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x248>x248</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x244><a href=PreExecution_IR.html#x244>x244</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x253><a href=PreExecution_IR.html#x253>x253</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x244>x244</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>, <a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x244}, writes={x244})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b119>b119</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b119>b119</a>:[<a href=PreExecution_IR.html#b119>b119</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b119>b119</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x253>x253</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b119>b119</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x257><a href=PreExecution_IR.html#x257>x257</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: maxReg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:54:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x262>x262</a>, <a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x265><a href=PreExecution_IR.html#x265>x265</a> = RegWrite(mem=<a href=PreExecution_IR.html#x257>x257</a>,data=<a href=PreExecution_IR.html#x264>x264</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x32<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257}, writes={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x265>x265</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x262><a href=PreExecution_IR.html#x262>x262</a> = RegRead(mem=<a href=PreExecution_IR.html#x257>x257</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x262>x262</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = RegRead(mem=<a href=PreExecution_IR.html#x257>x257</a>)</h3>
<text><strong>Name</strong>: mx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:23<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x166, 0014: x34<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x271>x271</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x277><a href=PreExecution_IR.html#x277>x277</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x302><a href=PreExecution_IR.html#x302>x302</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x277>x277</a>,addr=[<a href=PreExecution_IR.html#b145>b145</a>],ens=[<a href=PreExecution_IR.html#x301>x301</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x161<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>, <a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x277})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b145>b145</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b145>b145</a>:[<a href=PreExecution_IR.html#b145>b145</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b145>b145</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b145>b145</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x278><a href=PreExecution_IR.html#x278>x278</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x291><a href=PreExecution_IR.html#x291>x291</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x278>x278</a>,data=<a href=PreExecution_IR.html#x289>x289</a>,ens=[<a href=PreExecution_IR.html#x290>x290</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x278}, writes={x278})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x291>x291</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x279><a href=PreExecution_IR.html#x279>x279</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x304><a href=PreExecution_IR.html#x304>x304</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x279>x279</a>,data=<a href=PreExecution_IR.html#x303>x303</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x279}, writes={x279})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b145>b145</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b145>b145</a>:[<a href=PreExecution_IR.html#b145>b145</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b145>b145</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b145>b145</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x280><a href=PreExecution_IR.html#x280>x280</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x127<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x308><a href=PreExecution_IR.html#x308>x308</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x280>x280</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x157<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x280}, writes={x280})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x281><a href=PreExecution_IR.html#x281>x281</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x129<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x292>x292</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x292><a href=PreExecution_IR.html#x292>x292</a> = RegWrite(mem=<a href=PreExecution_IR.html#x281>x281</a>,data=<a href=PreExecution_IR.html#x283>x283</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x281}, writes={x281})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x292>x292</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x299><a href=PreExecution_IR.html#x299>x299</a> = RegRead(mem=<a href=PreExecution_IR.html#x281>x281</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>, <a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x281})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x299>x299</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x282><a href=PreExecution_IR.html#x282>x282</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x293><a href=PreExecution_IR.html#x293>x293</a> = RegWrite(mem=<a href=PreExecution_IR.html#x282>x282</a>,data=<a href=PreExecution_IR.html#x286>x286</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x141<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x282}, writes={x282})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 112<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x295><a href=PreExecution_IR.html#x295>x295</a> = RegRead(mem=<a href=PreExecution_IR.html#x282>x282</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x169, 0014: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x296>x296</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x282})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x285>x285</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x285>x285</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x295>x295</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x326><a href=IR.html#x326>x326</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x177, 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x327>x327</a>, <a href=IR.html#x328>x328</a>, <a href=IR.html#x347>x347</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x326>x326</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x328>x328</a>, <a href=IR.html#x347>x347</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x327><a href=IR.html#x327>x327</a> = SetReg(mem=<a href=IR.html#x326>x326</a>,data=<a href=IR.html#x321>x321</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x326}, writes={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x178>x178</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x328><a href=IR.html#x328>x328</a> = RegRead(mem=<a href=IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x329>x329</a>, <a href=IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x328>x328</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x328>x328</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x179>x179</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x347><a href=IR.html#x347>x347</a> = RegRead(mem=<a href=IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x348>x348</a>, <a href=IR.html#x494>x494</a>, <a href=IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x326>x326</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x347>x347</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x196>x196</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x450><a href=IR.html#x450>x450</a> = RegRead(mem=<a href=IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x451>x451</a>, <a href=IR.html#x459>x459</a>, <a href=IR.html#x461>x461</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x326>x326</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x450>x450</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x461>x461</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x461>x461</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x461>x461</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x283>x283</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x329><a href=IR.html#x329>x329</a> = DRAMHostNew(dims=[<a href=IR.html#x328>x328</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:27:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x180, 0016: x7<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x352>x352</a>, <a href=IR.html#x354>x354</a>, <a href=IR.html#x359>x359</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x329>x329</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x328>x328</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x330><a href=IR.html#x330>x330</a> = DRAMHostNew(dims=[<a href=IR.html#x328>x328</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:28:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x181, 0016: x8<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x455>x455</a>, <a href=IR.html#x457>x457</a>, <a href=IR.html#x477>x477</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x330>x330</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x328>x328</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x331><a href=IR.html#x331>x331</a> = DRAMHostNew(dims=[16],zero=0.0)</h3>
<text><strong>Name</strong>: constDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:29:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x182, 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x333>x333</a>, <a href=IR.html#x386>x386</a>, <a href=IR.html#x388>x388</a>, <a href=IR.html#x391>x391</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x331>x331</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x332><a href=IR.html#x332>x332</a> = DRAMHostNew(dims=[16],zero=0.0)</h3>
<text><strong>Name</strong>: twoNegDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x183, 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x334>x334</a>, <a href=IR.html#x403>x403</a>, <a href=IR.html#x405>x405</a>, <a href=IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x332>x332</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x335><a href=IR.html#x335>x335</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:37:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x186, 0016: x13<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x336>x336</a>, <a href=IR.html#x484>x484</a>, <a href=IR.html#x485>x485</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x335>x335</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x484>x484</a>, <a href=IR.html#x485>x485</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x336>x336</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x336><a href=IR.html#x336>x336</a> = SetReg(mem=<a href=IR.html#x335>x335</a>,data=<a href=IR.html#x321>x321</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:38:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x335}, writes={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x336>x336</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x187>x187</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x484><a href=IR.html#x484>x484</a> = RegRead(mem=<a href=IR.html#x335>x335</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0031: x339<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x419>x419</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x431>x431</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x431>x431</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x258>x258</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x485><a href=IR.html#x485>x485</a> = RegRead(mem=<a href=IR.html#x335>x335</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0031: x340<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x432>x432</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x485>x485</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x485>x485</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x443>x443</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x267>x267</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x337><a href=IR.html#x337>x337</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x188, 0016: x53<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x338>x338</a>, <a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x338>x338</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x338><a href=IR.html#x338>x338</a> = SetReg(mem=<a href=IR.html#x337>x337</a>,data=<a href=IR.html#x323>x323</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x337}, writes={x337})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x338>x338</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x189>x189</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x439><a href=IR.html#x439>x439</a> = RegRead(mem=<a href=IR.html#x337>x337</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x440>x440</a>, <a href=IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x337})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x272>x272</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x341><a href=IR.html#x341>x341</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:43:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x190, 0016: x15<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x442>x442</a>, <a href=IR.html#x491>x491</a>, <a href=IR.html#x436>x436</a>, <a href=IR.html#x423>x423</a>, <a href=IR.html#x380>x380</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x341>x341</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x491>x491</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x491>x491</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x190>x190</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x423>x423</a>, <a href=IR.html#x436>x436</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x380>x380</a>, <a href=IR.html#x442>x442</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x380><a href=IR.html#x380>x380</a> = SRAMBankedWrite(mem=<a href=IR.html#x341>x341</a>,data=[<a href=IR.html#x379>x379</a>],bank=[[0]],ofs=[<a href=IR.html#x498>x498</a>],enss=[[<a href=IR.html#x497>x497</a>, <a href=IR.html#x496>x496</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x341}, writes={x341})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x380>x380</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x378>x378</a>, <a href=IR.html#x375>x375</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x381>x381</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x225>x225</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
<td>
<h3 id=x442><a href=IR.html#x442>x442</a> = SRAMBankedWrite(mem=<a href=IR.html#x341>x341</a>,data=[<a href=IR.html#x441>x441</a>],bank=[[0]],ofs=[<a href=IR.html#x509>x509</a>],enss=[[<a href=IR.html#x510>x510</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x341}, writes={x341})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x442>x442</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x436>x436</a>, <a href=IR.html#x438>x438</a>, <a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x275>x275</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x423><a href=IR.html#x423>x423</a> = SRAMBankedRead(mem=<a href=IR.html#x341>x341</a>,bank=[[0]],ofs=[<a href=IR.html#b421>b421</a>],enss=[[<a href=IR.html#b422>b422</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:49<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x424>x424</a>, <a href=IR.html#x431>x431</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x341})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x423>x423</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x431>x431</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x431>x431</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x431>x431</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x261>x261</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x436><a href=IR.html#x436>x436</a> = SRAMBankedRead(mem=<a href=IR.html#x341>x341</a>,bank=[[0]],ofs=[<a href=IR.html#x507>x507</a>],enss=[[<a href=IR.html#x508>x508</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:52<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x437>x437</a>, <a href=IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x341})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x436>x436</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x436>x436</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x270>x270</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x342><a href=IR.html#x342>x342</a> = SRAMNew(dims=[16],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: Ktable_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x191, 0016: x16<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x398>x398</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x342>x342</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x491>x491</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x491>x491</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x191>x191</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x398>x398</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x398><a href=IR.html#x398>x398</a> = SRAMBankedWrite(mem=<a href=IR.html#x342>x342</a>,data=[<a href=IR.html#x397>x397</a>],bank=[[0]],ofs=[<a href=IR.html#x501>x501</a>],enss=[[<a href=IR.html#x500>x500</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x399>x399</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x342}, writes={x342})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x398>x398</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x396>x396</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x399>x399</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x399>x399</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x399>x399</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x240>x240</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x343><a href=IR.html#x343>x343</a> = SRAMNew(dims=[16],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: twoNegSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:45:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x192, 0016: x17<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x415>x415</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x343>x343</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x491>x491</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x491>x491</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x192>x192</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x415><a href=IR.html#x415>x415</a> = SRAMBankedWrite(mem=<a href=IR.html#x343>x343</a>,data=[<a href=IR.html#x414>x414</a>],bank=[[0]],ofs=[<a href=IR.html#x503>x503</a>],enss=[[<a href=IR.html#x504>x504</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x416>x416</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x343}, writes={x343})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x416>x416</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x416>x416</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x416>x416</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x254>x254</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x344><a href=IR.html#x344>x344</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x193, 0016: x56<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x355>x355</a>, <a href=IR.html#x359>x359</a>, <a href=IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x344>x344</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x355>x355</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x355><a href=IR.html#x355>x355</a> = StreamOutBankedWrite(mem=<a href=IR.html#x344>x344</a>,data=[<a href=IR.html#x353>x353</a>],enss=[[<a href=IR.html#x493>x493</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x344}, writes={x344})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x344>x344</a>, <a href=IR.html#x353>x353</a>, <a href=IR.html#x493>x493</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x355>x355</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x328>x328</a>, <a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x204>x204</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x345><a href=IR.html#x345>x345</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x194, 0016: x57<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x357>x357</a>, <a href=IR.html#x362>x362</a>, <a href=IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x345>x345</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x194>x194</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x357>x357</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x357><a href=IR.html#x357>x357</a> = FIFOBankedEnq(mem=<a href=IR.html#x345>x345</a>,data=[<a href=IR.html#x356>x356</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x345}, writes={x345})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x345>x345</a>, <a href=IR.html#x356>x356</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x357>x357</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x206>x206</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x362><a href=IR.html#x362>x362</a> = FIFOBankedDeq(mem=<a href=IR.html#x345>x345</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x363>x363</a>, <a href=IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x345}, writes={x345})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x345>x345</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x368>x368</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x368>x368</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x368>x368</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x211>x211</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x346><a href=IR.html#x346>x346</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x195, 0016: x58<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x359>x359</a>, <a href=IR.html#x378>x378</a>, <a href=IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x346>x346</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x378>x378</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x378><a href=IR.html#x378>x378</a> = StreamInBankedRead(mem=<a href=IR.html#x346>x346</a>,enss=[[<a href=IR.html#b373>b373</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x495>x495</a>, <a href=IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x346}, writes={x346})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x346>x346</a>, <a href=IR.html#b373>b373</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x378>x378</a>, <a href=IR.html#x495>x495</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x378>x378</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x381>x381</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x224>x224</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x360><a href=IR.html#x360>x360</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x209, 0016: x72<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x365>x365</a>, <a href=IR.html#x375>x375</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x360>x360</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x382>x382</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x382>x382</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x382>x382</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x209>x209</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x375>x375</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x365>x365</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x365><a href=IR.html#x365>x365</a> = RegWrite(mem=<a href=IR.html#x360>x360</a>,data=<a href=IR.html#x364>x364</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x360}, writes={x360})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x360>x360</a>, <a href=IR.html#x364>x364</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x365>x365</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x368>x368</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x368>x368</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x368>x368</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x213>x213</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x375><a href=IR.html#x375>x375</a> = RegRead(mem=<a href=IR.html#x360>x360</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x376>x376</a>, <a href=IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x360})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x360>x360</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x375>x375</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x375>x375</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x381>x381</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x221>x221</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x361><a href=IR.html#x361>x361</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x210, 0016: x73<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x367>x367</a>, <a href=IR.html#x483>x483</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x361>x361</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x382>x382</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x382>x382</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x382>x382</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x210>x210</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x367>x367</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x367><a href=IR.html#x367>x367</a> = RegWrite(mem=<a href=IR.html#x361>x361</a>,data=<a href=IR.html#x366>x366</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x361}, writes={x361})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x361>x361</a>, <a href=IR.html#x366>x366</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x367>x367</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x368>x368</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x368>x368</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x368>x368</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x215>x215</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x483><a href=IR.html#x483>x483</a> = RegRead(mem=<a href=IR.html#x361>x361</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0031: x369<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x370>x370</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x361})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x382>x382</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x217>x217</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x384><a href=IR.html#x384>x384</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x229, 0016: x95<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x389>x389</a>, <a href=IR.html#x391>x391</a>, <a href=IR.html#x400>x400</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x384>x384</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x400>x400</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x400>x400</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x400>x400</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x389>x389</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x389><a href=IR.html#x389>x389</a> = StreamOutBankedWrite(mem=<a href=IR.html#x384>x384</a>,data=[<a href=IR.html#x387>x387</a>],enss=[[<a href=IR.html#x388>x388</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x390>x390</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x384}, writes={x384})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x384>x384</a>, <a href=IR.html#x387>x387</a>, <a href=IR.html#x388>x388</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x389>x389</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x390>x390</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x390>x390</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x390>x390</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x234>x234</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x385><a href=IR.html#x385>x385</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x230, 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x391>x391</a>, <a href=IR.html#x396>x396</a>, <a href=IR.html#x400>x400</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x385>x385</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x400>x400</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x400>x400</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x400>x400</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x396>x396</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x396><a href=IR.html#x396>x396</a> = StreamInBankedRead(mem=<a href=IR.html#x385>x385</a>,enss=[[<a href=IR.html#b395>b395</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x499>x499</a>, <a href=IR.html#x399>x399</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x385}, writes={x385})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x385>x385</a>, <a href=IR.html#b395>b395</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x396>x396</a>, <a href=IR.html#x499>x499</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x396>x396</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x399>x399</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x399>x399</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x399>x399</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x239>x239</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x401><a href=IR.html#x401>x401</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x243, 0016: x110<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x406>x406</a>, <a href=IR.html#x408>x408</a>, <a href=IR.html#x417>x417</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x401>x401</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x417>x417</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x417>x417</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x417>x417</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x406><a href=IR.html#x406>x406</a> = StreamOutBankedWrite(mem=<a href=IR.html#x401>x401</a>,data=[<a href=IR.html#x404>x404</a>],enss=[[<a href=IR.html#x405>x405</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x401}, writes={x401})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x401>x401</a>, <a href=IR.html#x404>x404</a>, <a href=IR.html#x405>x405</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x248>x248</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x402><a href=IR.html#x402>x402</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x244, 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x408>x408</a>, <a href=IR.html#x413>x413</a>, <a href=IR.html#x417>x417</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x402>x402</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x417>x417</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x417>x417</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x417>x417</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x413><a href=IR.html#x413>x413</a> = StreamInBankedRead(mem=<a href=IR.html#x402>x402</a>,enss=[[<a href=IR.html#b412>b412</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x502>x502</a>, <a href=IR.html#x416>x416</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x402}, writes={x402})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x402>x402</a>, <a href=IR.html#b412>b412</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x413>x413</a>, <a href=IR.html#x502>x502</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x416>x416</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x416>x416</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x416>x416</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x253>x253</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x418><a href=IR.html#x418>x418</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: maxReg_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:54:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x257, 0016: x21<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x425>x425</a>, <a href=IR.html#x430>x430</a>, <a href=IR.html#x438>x438</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x418>x418</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x491>x491</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x491>x491</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Reduce()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>InnerAccum</strong>: true<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x257>x257</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x425>x425</a>, <a href=IR.html#x438>x438</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x430>x430</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x430><a href=IR.html#x430>x430</a> = RegWrite(mem=<a href=IR.html#x418>x418</a>,data=<a href=IR.html#x506>x506</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x431>x431</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x418}, writes={x418})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x418>x418</a>, <a href=IR.html#x506>x506</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x430>x430</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x423>x423</a>, <a href=IR.html#x425>x425</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x431>x431</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x431>x431</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x431>x431</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x265>x265</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x425><a href=IR.html#x425>x425</a> = RegRead(mem=<a href=IR.html#x418>x418</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x427>x427</a>, <a href=IR.html#x428>x428</a>, <a href=IR.html#x431>x431</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x418})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x418>x418</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x425>x425</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x425>x425</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x431>x431</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x431>x431</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x431>x431</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x262>x262</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
<td>
<h3 id=x438><a href=IR.html#x438>x438</a> = RegRead(mem=<a href=IR.html#x418>x418</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:23<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x440>x440</a>, <a href=IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x418})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x418>x418</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x438>x438</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x438>x438</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x271>x271</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x444><a href=IR.html#x444>x444</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0028: x277, 0016: x44<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x471>x471</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x444>x444</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x491>x491</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x491>x491</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x491>x491</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x277>x277</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x471>x471</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x471><a href=IR.html#x471>x471</a> = SRAMBankedRead(mem=<a href=IR.html#x444>x444</a>,bank=[[0]],ofs=[<a href=IR.html#b465>b465</a>],enss=[[<a href=IR.html#x470>x470</a>, true, <a href=IR.html#b466>b466</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x472>x472</a>, <a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x444})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x471>x471</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x471>x471</a>, <a href=IR.html#x468>x468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x302>x302</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x445><a href=IR.html#x445>x445</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x278, 0016: x125<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x458>x458</a>, <a href=IR.html#x477>x477</a>, <a href=IR.html#x482>x482</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x482>x482</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x482>x482</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x482>x482</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x458>x458</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x458><a href=IR.html#x458>x458</a> = StreamOutBankedWrite(mem=<a href=IR.html#x445>x445</a>,data=[<a href=IR.html#x456>x456</a>],enss=[[<a href=IR.html#x512>x512</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x461>x461</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x445}, writes={x445})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x445>x445</a>, <a href=IR.html#x456>x456</a>, <a href=IR.html#x512>x512</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x458>x458</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x328>x328</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x461>x461</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x461>x461</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x461>x461</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x291>x291</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x446><a href=IR.html#x446>x446</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0028: x279, 0016: x126<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x474>x474</a>, <a href=IR.html#x477>x477</a>, <a href=IR.html#x482>x482</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x446>x446</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x482>x482</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x482>x482</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x482>x482</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x474><a href=IR.html#x474>x474</a> = StreamOutBankedWrite(mem=<a href=IR.html#x446>x446</a>,data=[<a href=IR.html#x473>x473</a>],enss=[[<a href=IR.html#x514>x514</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x446}, writes={x446})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x446>x446</a>, <a href=IR.html#x473>x473</a>, <a href=IR.html#x514>x514</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x471>x471</a>, <a href=IR.html#x468>x468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x304>x304</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x447><a href=IR.html#x447>x447</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0028: x280, 0016: x127<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x477>x477</a>, <a href=IR.html#x478>x478</a>, <a href=IR.html#x482>x482</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x447>x447</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x482>x482</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x482>x482</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x482>x482</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x478>x478</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x478><a href=IR.html#x478>x478</a> = StreamInBankedRead(mem=<a href=IR.html#x447>x447</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x480>x480</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x447}, writes={x447})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x447>x447</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x478>x478</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x478>x478</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x480>x480</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x480>x480</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x480>x480</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x308>x308</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x448><a href=IR.html#x448>x448</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x281, 0016: x129<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x459>x459</a>, <a href=IR.html#x468>x468</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x476>x476</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x476>x476</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x476>x476</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x281>x281</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x459>x459</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x459><a href=IR.html#x459>x459</a> = RegWrite(mem=<a href=IR.html#x448>x448</a>,data=<a href=IR.html#x450>x450</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x461>x461</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x448}, writes={x448})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x448>x448</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x459>x459</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x461>x461</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x461>x461</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x461>x461</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x292>x292</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x468><a href=IR.html#x468>x468</a> = RegRead(mem=<a href=IR.html#x448>x448</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x469>x469</a>, <a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x448})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x299>x299</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x449><a href=IR.html#x449>x449</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x282, 0016: x130<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x460>x460</a>, <a href=IR.html#x486>x486</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x449>x449</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x476>x476</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x476>x476</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x476>x476</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x282>x282</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x486>x486</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x460>x460</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x460><a href=IR.html#x460>x460</a> = RegWrite(mem=<a href=IR.html#x449>x449</a>,data=<a href=IR.html#x453>x453</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x461>x461</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x449}, writes={x449})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x449>x449</a>, <a href=IR.html#x453>x453</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x460>x460</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x461>x461</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x461>x461</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 112<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x461>x461</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x293>x293</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x486><a href=IR.html#x486>x486</a> = RegRead(mem=<a href=IR.html#x449>x449</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0031: x462<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x463>x463</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x449})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x486>x486</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x486>x486</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x476>x476</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x295>x295</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
