
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/shifter_20.v" into library work
Parsing module <shifter_20>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/pipeline_13.v" into library work
Parsing module <pipeline_13>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/multiplier_22.v" into library work
Parsing module <multiplier_22>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/counter_17.v" into library work
Parsing module <counter_17>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/comparator_19.v" into library work
Parsing module <comparator_19>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/boolean_21.v" into library work
Parsing module <boolean_21>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/adder_18.v" into library work
Parsing module <adder_18>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alu_11.v" into library work
Parsing module <alu_11>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alutester_10.v" into library work
Parsing module <alutester_10>.
Analyzing Verilog file "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_13>.

Elaborating module <edge_detector_3>.

Elaborating module <alutester_10>.

Elaborating module <counter_17>.

Elaborating module <alu_11>.

Elaborating module <adder_18>.

Elaborating module <comparator_19>.

Elaborating module <shifter_20>.

Elaborating module <boolean_21>.

Elaborating module <multiplier_22>.
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 147: Assignment to M_alu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 148: Assignment to M_alu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 149: Assignment to M_alu16_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 163: Assignment to M_malu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 164: Assignment to M_malu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 165: Assignment to M_malu16_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 261: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 262: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 269: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 270: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 169: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 41. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 41: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 142: Output port <z> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 142: Output port <v> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 142: Output port <n> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 158: Output port <z> of the instance <malu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 158: Output port <v> of the instance <malu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 158: Output port <n> of the instance <malu16> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_manualA_q>.
    Found 16-bit register for signal <M_manualB_q>.
    Found 6-bit register for signal <M_manualAlufn_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 2-bit register for signal <M_testState_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x3-bit Read Only RAM for signal <_n0312>
    Found 24-bit 6-to-1 multiplexer for signal <io_led> created at line 188.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluResult<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentResult<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentAlufn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <currentCase<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <testSet<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <testSet<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 169
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 169
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 169
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 169
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 169
    Found 1-bit tristate buffer for signal <avr_rx> created at line 169
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
	inferred  30 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_13>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/pipeline_13.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_13> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <alutester_10>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alutester_10.v".
    Found 9-bit adder for signal <M_testCounter_value[4]_GND_6_o_add_6_OUT> created at line 65.
    Found 8-bit adder for signal <M_testCounter_value[4]_GND_6_o_add_11_OUT> created at line 67.
    Found 895-bit shifter logical right for signal <n0031> created at line 65
    Found 895-bit shifter logical right for signal <n0032> created at line 66
    Found 5x3-bit multiplier for signal <n0043> created at line 67.
    Found 335-bit shifter logical right for signal <n0035> created at line 67
    Found 895-bit shifter logical right for signal <n0036> created at line 69
    Found 16-bit comparator not equal for signal <n0013> created at line 69
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <alutester_10> synthesized.

Synthesizing Unit <counter_17>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/counter_17.v".
    Found 31-bit register for signal <M_ctr_q>.
    Found 31-bit adder for signal <M_ctr_q[30]_GND_7_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_17> synthesized.

Synthesizing Unit <alu_11>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alu_11.v".
    Summary:
	inferred  27 Multiplexer(s).
Unit <alu_11> synthesized.

Synthesizing Unit <adder_18>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/adder_18.v".
    Found 16-bit subtractor for signal <b[15]_unary_minus_1_OUT> created at line 30.
    Found 16-bit adder for signal <sumI> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_18> synthesized.

Synthesizing Unit <comparator_19>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/comparator_19.v".
WARNING:Xst:653 - Signal <result<15:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <comparator_19> synthesized.

Synthesizing Unit <shifter_20>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/shifter_20.v".
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_0_OUT> created at line 25
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_3_OUT> created at line 31
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_4_OUT> created at line 33
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_20> synthesized.

Synthesizing Unit <boolean_21>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/boolean_21.v".
    Summary:
	inferred  48 Multiplexer(s).
Unit <boolean_21> synthesized.

Synthesizing Unit <multiplier_22>.
    Related source file is "/home/enyi/SUTD/compstruc/Mojo/projects/1D/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/multiplier_22.v".
    Found 16x16-bit multiplier for signal <n0003> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_22> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 2
 5x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 20-bit adder                                          : 4
 31-bit adder                                          : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 4
 16-bit register                                       : 2
 2-bit register                                        : 5
 20-bit register                                       : 4
 31-bit register                                       : 1
 6-bit register                                        : 1
# Latches                                              : 30
 1-bit latch                                           : 30
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Multiplexers                                         : 169
 1-bit 2-to-1 multiplexer                              : 142
 16-bit 2-to-1 multiplexer                             : 24
 24-bit 6-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 10
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 335-bit shifter logical right                         : 1
 895-bit shifter logical right                         : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <alutester_10>.
	Multiplier <Mmult_n0043> in block <alutester_10> and adder/subtractor <Madd_M_testCounter_value[4]_GND_6_o_add_11_OUT> in block <alutester_10> are combined into a MAC<Maddsub_n0043>.
Unit <alutester_10> synthesized (advanced).

Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <counter_17>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_17> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_testState_q> prevents it from being combined with the RAM <Mram__n0312> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_testState_q> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 5x3-to-8-bit MAC                                      : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 9-bit adder                                           : 1
# Counters                                             : 5
 20-bit up counter                                     : 4
 31-bit up counter                                     : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Multiplexers                                         : 168
 1-bit 2-to-1 multiplexer                              : 142
 16-bit 2-to-1 multiplexer                             : 24
 24-bit 6-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 10
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 335-bit shifter logical right                         : 1
 895-bit shifter logical right                         : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 101   | 101
 100   | 100
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <alutester_10> ...

Optimizing unit <alu_11> ...
WARNING:Xst:1710 - FF/Latch <currentCase_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 16.
FlipFlop tester/testCounter/M_ctr_q_26 has been replicated 1 time(s)
FlipFlop tester/testCounter/M_ctr_q_27 has been replicated 1 time(s)
FlipFlop tester/testCounter/M_ctr_q_28 has been replicated 1 time(s)
FlipFlop tester/testCounter/M_ctr_q_29 has been replicated 1 time(s)
FlipFlop tester/testCounter/M_ctr_q_30 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <center_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <left_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <right_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <up_cond/sync/M_pipe_q_1>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------------+------------------------+-------+
clk                                                                        | BUFGP                  | 173   |
M_state_q[2]_GND_18_o_Mux_33_o(M_state_q_M_state_q[2]_GND_18_o_Mux_33_o1:O)| BUFG(*)(aluResult_14)  | 27    |
M_state_q[2]_GND_129_o_Mux_257_o(Mmux_M_state_q[2]_GND_129_o_Mux_257_o11:O)| NONE(*)(testSet_0)     | 2     |
---------------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.146ns (Maximum Frequency: 109.334MHz)
   Minimum input arrival time before clock: 2.340ns
   Maximum output required time after clock: 18.263ns
   Maximum combinational path delay: 6.952ns

=========================================================================
