$date
	Sun Oct 23 07:23:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#181310
b1001 &
b1001 %
1$
b1001 !
1"
#181311
0"
#181314
b11100 &
b11100 %
#181318
b1110 &
b1110 %
#181322
b111 &
b111 %
#181326
b10110 &
b10110 %
#181330
b1011 &
b1011 %
#181334
b100010 &
b100010 %
#181338
b10001 &
b10001 %
#181342
b110100 &
b110100 %
#181346
b11010 &
b11010 %
#181350
b1101 &
b1101 %
#181354
b101000 &
b101000 %
#181358
b10100 &
b10100 %
#181362
b1010 &
b1010 %
#181366
b101 &
b101 %
#181370
b10000 &
b10000 %
#181374
b1000 &
b1000 %
#181378
b100 &
b100 %
#181382
b10 &
b10 %
#181386
b1 &
b1 %
1#
#181390
b0 &
0#
b0 %
0$
#1164666
b1000 &
b1000 %
1$
b1000 !
1"
#1164667
0"
#1164670
b100 &
b100 %
#1164674
b10 &
b10 %
#1164678
b1 &
1#
b1 %
#1164682
b0 &
b0 %
0#
0$
#2195689
b1 !
1"
#2195690
b1 &
b1 %
1$
#2195691
0"
#2195694
1#
#2195698
b0 &
b0 %
0#
0$
#4500012
