Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:16:13 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_float_div11_control_sets_placed.rpt
| Design       : operator_float_div11
| Device       : xc7k160t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             340 |           55 |
| Yes          | No                    | No                     |             352 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------+------------------------------+------------------+----------------+
| Clock Signal |                          Enable Signal                         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------+------------------------------+------------------+----------------+
|  ap_clk      | grp_lut_div11_chunk_fu_122/E[0]                                |                              |                1 |              8 |
|  ap_clk      | ap_CS_fsm_state3                                               | shift_V_4_reg_645[6]_i_1_n_0 |                1 |              8 |
|  ap_clk      | grp_lut_div11_chunk_fu_122/grp_lut_div11_chunk_fu_122_ap_ready | ap_rst                       |                1 |              8 |
|  ap_clk      | ap_CS_fsm_state8                                               | xf_V_reg_686[23]             |                2 |             10 |
|  ap_clk      | grp_lut_div11_chunk_fu_122/q1_U/lut_div11_chunk_q1_rom_U/ce0   |                              |                3 |             12 |
|  ap_clk      | ap_CS_fsm_state3                                               |                              |                5 |             26 |
|  ap_clk      | ap_CS_fsm_state2                                               |                              |                6 |             36 |
|  ap_clk      |                                                                |                              |               12 |             46 |
|  ap_clk      | ap_CS_fsm_state8                                               |                              |                4 |             46 |
|  ap_clk      | tmp_2_reg_6760                                                 |                              |                7 |             46 |
|  ap_clk      | ap_CS_fsm_state9                                               |                              |                8 |             56 |
|  ap_clk      | tmp_13_reg_6810                                                |                              |                7 |             56 |
|  ap_clk      | ap_NS_fsm115_out                                               |                              |                6 |             66 |
|  ap_clk      |                                                                | ap_rst                       |               55 |            340 |
+--------------+----------------------------------------------------------------+------------------------------+------------------+----------------+


