Running: /mnt/n7fs/install/xilinx_14.7/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o bin -prj ise.prj -top testTxUnit 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "../clkUnit/clkUnit.vhd" into library work
Parsing VHDL file "../clkUnit/diviseurClk.vhd" into library work
Parsing VHDL file "TxUnit.vhd" into library work
Parsing VHDL file "testTxUnit.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83452 KB
Fuse CPU Usage: 990 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavorial of entity TxUnit [txunit_default]
Compiling architecture arch_divclk of entity diviseurClk [\diviseurClk(16)\]
Compiling architecture behavorial of entity clkUnit [clkunit_default]
Compiling architecture behavior of entity testtxunit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable bin
Fuse Memory Usage: 649176 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 280 ms
