INFO-FLOW: Workspace /home/anders/master/MFCC/solution1 opened at Sun Mar 24 20:54:36 CET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -profile=0 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_dataflow -fifo_depth=1 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
Execute     config_dataflow -strict_mode=warning 
Execute     config_bind -effort=medium 
Command   open_solution done; 0.22 sec.
Execute   set_part xczu3eg-sbva484-1-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_sdx -optimization_level none -profile 0 -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_dataflow -default_channel fifo -fifo_depth 1 -strict_mode warning 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute   config_bind -effort medium 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'MFCC/hamming_original.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling MFCC/hamming_original.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted MFCC/hamming_original.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "MFCC/hamming_original.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E MFCC/hamming_original.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp
Command       clang done; 1.29 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.36 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp"  -o "/home/anders/master/MFCC/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -o /home/anders/master/MFCC/solution1/.autopilot/db/useless.bc
Command       clang done; 3.21 sec.
INFO-FLOW: Done: GCC PP time: 7.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp std=gnu++98 -directive=/home/anders/master/MFCC/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anders/master/MFCC/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.83 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp std=gnu++98 -directive=/home/anders/master/MFCC/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anders/master/MFCC/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.72 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anders/master/MFCC/solution1/.autopilot/db/xilinx-dataflow-lawyer.hamming_original.pp.0.cpp.diag.yml /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-dataflow-lawyer.hamming_original.pp.0.cpp.out.log 2> /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-dataflow-lawyer.hamming_original.pp.0.cpp.err.log 
Command       ap_eval done; 2.76 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anders/master/MFCC/solution1/.autopilot/db/tidy-3.1.hamming_original.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/anders/master/MFCC/solution1/.autopilot/db/tidy-3.1.hamming_original.pp.0.cpp.out.log 2> /home/anders/master/MFCC/solution1/.autopilot/db/tidy-3.1.hamming_original.pp.0.cpp.err.log 
Command         ap_eval done; 5.54 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-legacy-rewriter.hamming_original.pp.0.cpp.out.log 2> /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-legacy-rewriter.hamming_original.pp.0.cpp.err.log 
Command         ap_eval done; 3.99 sec.
Command       tidy_31 done; 9.85 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 15.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.78 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.bc
Command       clang done; 3.52 sec.
INFO: [HLS 200-10] Analyzing design file 'MFCC/FFT_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling MFCC/FFT_top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted MFCC/FFT_top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "MFCC/FFT_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E MFCC/FFT_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp
Command       clang done; 1.24 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.76 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp"  -o "/home/anders/master/MFCC/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -o /home/anders/master/MFCC/solution1/.autopilot/db/useless.bc
Command       clang done; 1.58 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp std=gnu++98 -directive=/home/anders/master/MFCC/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anders/master/MFCC/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.68 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp std=gnu++98 -directive=/home/anders/master/MFCC/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anders/master/MFCC/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.69 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anders/master/MFCC/solution1/.autopilot/db/xilinx-dataflow-lawyer.FFT_top.pp.0.cpp.diag.yml /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-dataflow-lawyer.FFT_top.pp.0.cpp.out.log 2> /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-dataflow-lawyer.FFT_top.pp.0.cpp.err.log 
Command       ap_eval done; 0.79 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anders/master/MFCC/solution1/.autopilot/db/tidy-3.1.FFT_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/anders/master/MFCC/solution1/.autopilot/db/tidy-3.1.FFT_top.pp.0.cpp.out.log 2> /home/anders/master/MFCC/solution1/.autopilot/db/tidy-3.1.FFT_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.26 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-legacy-rewriter.FFT_top.pp.0.cpp.out.log 2> /home/anders/master/MFCC/solution1/.autopilot/db/xilinx-legacy-rewriter.FFT_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
Command       tidy_31 done; 2.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.3 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.bc
Command       clang done; 1.63 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/anders/master/MFCC/solution1/.autopilot/db/hamming_original.g.bc /home/anders/master/MFCC/solution1/.autopilot/db/FFT_top.g.bc -hls-opt -except-internalize window_FFT -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/anders/master/MFCC/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.71 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 443.512 ; gain = 0.152 ; free physical = 460 ; free virtual = 968
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 443.512 ; gain = 0.152 ; free physical = 460 ; free virtual = 969
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/anders/master/MFCC/solution1/.autopilot/db/a.pp.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.95 sec.
Execute         llvm-ld /home/anders/master/MFCC/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/anders/master/MFCC/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.76 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top window_FFT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/anders/master/MFCC/solution1/.autopilot/db/a.g.0.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.78 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 776.969 ; gain = 333.609 ; free physical = 337 ; free virtual = 704
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/anders/master/MFCC/solution1/.autopilot/db/a.g.1.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:315) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'window_FFT' (MFCC/hamming_original.cpp:55) automatically.
Command         transform done; 0.92 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/anders/master/MFCC/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] MFCC/hamming_original.cpp:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 902.477 ; gain = 459.117 ; free physical = 194 ; free virtual = 584
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/anders/master/MFCC/solution1/.autopilot/db/a.g.1.bc to /home/anders/master/MFCC/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/anders/master/MFCC/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/anders/master/MFCC/solution1/.autopilot/db/a.o.1.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.2.1' (MFCC/hamming_original.cpp:78) in function 'window_FFT' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MFCC/hamming_original.cpp:78) in function 'window_FFT' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:315) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cos' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos' into 'window_FFT' (MFCC/hamming_original.cpp:55) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 3 process function(s): 
	 'write_FFT_data.1'
	 'hls::fft<FFT_params>'
	 'read_FFT_data.1'.
Command         transform done; 1.57 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/anders/master/MFCC/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MFCC/hamming_original.cpp:63:7) to (MFCC/hamming_original.cpp:61:36) in function 'window_FFT'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MFCC/hamming_original.cpp:77:41) to (MFCC/hamming_original.cpp:75:34) in function 'window_FFT'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:443:20) to (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:237:18) to (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:315:12) in function 'hotbm_::sin_or_cos<double>'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin_or_cos<double>' into 'window_FFT' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->MFCC/hamming_original.cpp:55) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'window_FFT' (MFCC/hamming_original.cpp:34)...4 expression(s) balanced.
Command         transform done; 0.8 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1115.363 ; gain = 672.004 ; free physical = 108 ; free virtual = 403
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/anders/master/MFCC/solution1/.autopilot/db/a.o.2.bc -o /home/anders/master/MFCC/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:109:37)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<FFT_params>' to 'fft<FFT_params>' (/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_fft.h:1384)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:430:5)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i24.i24.i21.i32.i32' (/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_fft.h:268:9) in function 'write_FFT_data.1200' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 1.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1115.363 ; gain = 672.004 ; free physical = 105 ; free virtual = 323
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.68 sec.
Command     elaborate done; 60.25 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'window_FFT' ...
Execute       ap_set_top_model window_FFT 
WARNING: [SYN 201-103] Legalizing function name 'write_FFT_data.1200' to 'write_FFT_data_1200'.
WARNING: [SYN 201-103] Legalizing function name 'fft<FFT_params>' to 'fft_FFT_params_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_FFT_data.1201' to 'read_FFT_data_1201'.
Execute       get_model_list window_FFT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model window_FFT 
Execute       preproc_iomode -model FFT 
Execute       preproc_iomode -model read_FFT_data.1201 
Execute       preproc_iomode -model fft<FFT_params> 
Execute       preproc_iomode -model write_FFT_data.1200 
Execute       preproc_iomode -model scaled_fixed2ieee 
Execute       get_model_list window_FFT -filter all-wo-channel 
INFO-FLOW: Model list for configure: scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT
INFO-FLOW: Configuring Module : scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       apply_spec_resource_limit scaled_fixed2ieee 
INFO-FLOW: Configuring Module : write_FFT_data.1200 ...
Execute       set_default_model write_FFT_data.1200 
Execute       apply_spec_resource_limit write_FFT_data.1200 
INFO-FLOW: Configuring Module : fft<FFT_params> ...
Execute       set_default_model fft<FFT_params> 
Execute       apply_spec_resource_limit fft<FFT_params> 
INFO-FLOW: Configuring Module : read_FFT_data.1201 ...
Execute       set_default_model read_FFT_data.1201 
Execute       apply_spec_resource_limit read_FFT_data.1201 
INFO-FLOW: Configuring Module : FFT ...
Execute       set_default_model FFT 
Execute       apply_spec_resource_limit FFT 
INFO-FLOW: Configuring Module : window_FFT ...
Execute       set_default_model window_FFT 
Execute       apply_spec_resource_limit window_FFT 
INFO-FLOW: Model list for preprocess: scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       cdfg_preprocess -model scaled_fixed2ieee 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
INFO-FLOW: Preprocessing Module: write_FFT_data.1200 ...
Execute       set_default_model write_FFT_data.1200 
Execute       cdfg_preprocess -model write_FFT_data.1200 
Execute       rtl_gen_preprocess write_FFT_data.1200 
INFO-FLOW: Preprocessing Module: fft<FFT_params> ...
Execute       set_default_model fft<FFT_params> 
Execute       cdfg_preprocess -model fft<FFT_params> 
Execute       rtl_gen_preprocess fft<FFT_params> 
INFO-FLOW: Preprocessing Module: read_FFT_data.1201 ...
Execute       set_default_model read_FFT_data.1201 
Execute       cdfg_preprocess -model read_FFT_data.1201 
Execute       rtl_gen_preprocess read_FFT_data.1201 
INFO-FLOW: Preprocessing Module: FFT ...
Execute       set_default_model FFT 
Execute       cdfg_preprocess -model FFT 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Preprocessing Module: window_FFT ...
Execute       set_default_model window_FFT 
Execute       cdfg_preprocess -model window_FFT 
Execute       rtl_gen_preprocess window_FFT 
INFO-FLOW: Model list for synthesis: scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee 
Execute       schedule -model scaled_fixed2ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 62.02 seconds; current allocated memory: 651.166 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Command       report done; 0.18 sec.
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling scaled_fixed2ieee.
Execute       set_default_model scaled_fixed2ieee 
Execute       bind -model scaled_fixed2ieee 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=scaled_fixed2ieee
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 651.530 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_FFT_data_1200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_FFT_data.1200 
Execute       schedule -model write_FFT_data.1200 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 651.667 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.sched.adb -f 
INFO-FLOW: Finish scheduling write_FFT_data.1200.
Execute       set_default_model write_FFT_data.1200 
Execute       bind -model write_FFT_data.1200 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=write_FFT_data.1200
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 651.758 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.bind.adb -f 
INFO-FLOW: Finish binding write_FFT_data.1200.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_FFT_params_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<FFT_params> 
Execute       schedule -model fft<FFT_params> 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 651.767 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.sched.adb -f 
INFO-FLOW: Finish scheduling fft<FFT_params>.
Execute       set_default_model fft<FFT_params> 
Execute       bind -model fft<FFT_params> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fft<FFT_params>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 651.785 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.bind.adb -f 
INFO-FLOW: Finish binding fft<FFT_params>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_FFT_data_1201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_FFT_data.1201 
Execute       schedule -model read_FFT_data.1201 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 651.868 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.sched.adb -f 
INFO-FLOW: Finish scheduling read_FFT_data.1201.
Execute       set_default_model read_FFT_data.1201 
Execute       bind -model read_FFT_data.1201 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=read_FFT_data.1201
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 651.946 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.bind.adb -f 
INFO-FLOW: Finish binding read_FFT_data.1201.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT 
Execute       schedule -model FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 652.015 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.
Execute       set_default_model FFT 
Execute       bind -model FFT 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FFT
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 652.300 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT.bind.adb -f 
INFO-FLOW: Finish binding FFT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model window_FFT 
Execute       schedule -model window_FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 653.890 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.verbose.sched.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.sched.adb -f 
INFO-FLOW: Finish scheduling window_FFT.
Execute       set_default_model window_FFT 
Execute       bind -model window_FFT 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=window_FFT
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 655.625 MB.
Execute       report -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.verbose.bind.rpt -verbose -f 
Command       report done; 0.46 sec.
Execute       db_write -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.bind.adb -f 
INFO-FLOW: Finish binding window_FFT.
Execute       get_model_list window_FFT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess scaled_fixed2ieee 
Execute       rtl_gen_preprocess write_FFT_data.1200 
Execute       rtl_gen_preprocess fft<FFT_params> 
Execute       rtl_gen_preprocess read_FFT_data.1201 
Execute       rtl_gen_preprocess FFT 
Execute       rtl_gen_preprocess window_FFT 
INFO-FLOW: Model list for RTL generation: scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee -vendor xilinx -mg_file /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 656.547 MB.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/MFCC/solution1/syn/systemc/scaled_fixed2ieee -synmodules scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vhdl -o /home/anders/master/MFCC/solution1/syn/vhdl/scaled_fixed2ieee 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vlog -o /home/anders/master/MFCC/solution1/syn/verilog/scaled_fixed2ieee 
Execute       gen_tb_info scaled_fixed2ieee -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee -p /home/anders/master/MFCC/solution1/.autopilot/db 
Execute       report -model scaled_fixed2ieee -o /home/anders/master/MFCC/solution1/syn/report/scaled_fixed2ieee_csynth.rpt -f 
Execute       report -model scaled_fixed2ieee -o /home/anders/master/MFCC/solution1/syn/report/scaled_fixed2ieee_csynth.xml -f -x 
Execute       report -model scaled_fixed2ieee -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.verbose.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -model scaled_fixed2ieee -o /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_FFT_data_1200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model write_FFT_data.1200 -vendor xilinx -mg_file /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_FFT_data_1200'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 658.324 MB.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_FFT_data.1200 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/MFCC/solution1/syn/systemc/write_FFT_data_1200 -synmodules scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT 
Execute       gen_rtl write_FFT_data.1200 -style xilinx -f -lang vhdl -o /home/anders/master/MFCC/solution1/syn/vhdl/write_FFT_data_1200 
Execute       gen_rtl write_FFT_data.1200 -style xilinx -f -lang vlog -o /home/anders/master/MFCC/solution1/syn/verilog/write_FFT_data_1200 
Execute       gen_tb_info write_FFT_data.1200 -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200 -p /home/anders/master/MFCC/solution1/.autopilot/db 
Execute       report -model write_FFT_data.1200 -o /home/anders/master/MFCC/solution1/syn/report/write_FFT_data_1200_csynth.rpt -f 
Execute       report -model write_FFT_data.1200 -o /home/anders/master/MFCC/solution1/syn/report/write_FFT_data_1200_csynth.xml -f -x 
Execute       report -model write_FFT_data.1200 -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.verbose.rpt -verbose -f 
Execute       db_write -model write_FFT_data.1200 -o /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_FFT_params_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fft<FFT_params> -vendor xilinx -mg_file /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_FFT_params_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 658.688 MB.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<FFT_params> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/MFCC/solution1/syn/systemc/fft_FFT_params_s -synmodules scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT 
Execute       gen_rtl fft<FFT_params> -style xilinx -f -lang vhdl -o /home/anders/master/MFCC/solution1/syn/vhdl/fft_FFT_params_s 
Execute       gen_rtl fft<FFT_params> -style xilinx -f -lang vlog -o /home/anders/master/MFCC/solution1/syn/verilog/fft_FFT_params_s 
Execute       gen_tb_info fft<FFT_params> -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s -p /home/anders/master/MFCC/solution1/.autopilot/db 
Execute       report -model fft<FFT_params> -o /home/anders/master/MFCC/solution1/syn/report/fft_FFT_params_s_csynth.rpt -f 
Execute       report -model fft<FFT_params> -o /home/anders/master/MFCC/solution1/syn/report/fft_FFT_params_s_csynth.xml -f -x 
Execute       report -model fft<FFT_params> -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.verbose.rpt -verbose -f 
Execute       db_write -model fft<FFT_params> -o /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_FFT_data_1201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model read_FFT_data.1201 -vendor xilinx -mg_file /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_FFT_data_1201'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 658.915 MB.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_FFT_data.1201 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/MFCC/solution1/syn/systemc/read_FFT_data_1201 -synmodules scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT 
Execute       gen_rtl read_FFT_data.1201 -style xilinx -f -lang vhdl -o /home/anders/master/MFCC/solution1/syn/vhdl/read_FFT_data_1201 
Execute       gen_rtl read_FFT_data.1201 -style xilinx -f -lang vlog -o /home/anders/master/MFCC/solution1/syn/verilog/read_FFT_data_1201 
Execute       gen_tb_info read_FFT_data.1201 -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201 -p /home/anders/master/MFCC/solution1/.autopilot/db 
Execute       report -model read_FFT_data.1201 -o /home/anders/master/MFCC/solution1/syn/report/read_FFT_data_1201_csynth.rpt -f 
Execute       report -model read_FFT_data.1201 -o /home/anders/master/MFCC/solution1/syn/report/read_FFT_data_1201_csynth.xml -f -x 
Execute       report -model read_FFT_data.1201 -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.verbose.rpt -verbose -f 
Execute       db_write -model read_FFT_data.1201 -o /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FFT -vendor xilinx -mg_file /home/anders/master/MFCC/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 659.508 MB.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/MFCC/solution1/syn/systemc/FFT -synmodules scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT 
Execute       gen_rtl FFT -style xilinx -f -lang vhdl -o /home/anders/master/MFCC/solution1/syn/vhdl/FFT 
Execute       gen_rtl FFT -style xilinx -f -lang vlog -o /home/anders/master/MFCC/solution1/syn/verilog/FFT 
Execute       gen_tb_info FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT -p /home/anders/master/MFCC/solution1/.autopilot/db 
Execute       report -model FFT -o /home/anders/master/MFCC/solution1/syn/report/FFT_csynth.rpt -f 
Execute       report -model FFT -o /home/anders/master/MFCC/solution1/syn/report/FFT_csynth.xml -f -x 
Execute       report -model FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT.verbose.rpt -verbose -f 
Execute       db_write -model FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/FFT.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model window_FFT -vendor xilinx -mg_file /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'window_FFT/input_data_M_real' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_FFT/input_data_M_imag' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_FFT/output_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_FFT/peak_value' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_FFT' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_address0' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_we0' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_d0' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_address1' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_we1' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'window_FFT/input_data_M_imag_d1' to 0.
WARNING: [RTGEN 206-101] Port 'window_FFT/input_data_M_imag_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'window_FFT_ddiv_64ns_64ns_64_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_FFT_dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_FFT_dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_FFT_mul_170ns_53ns_223_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_FFT_mux_164_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_FFT_mux_83_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_FFT_sitodp_32ns_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_FFT'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 662.938 MB.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl window_FFT -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/MFCC/solution1/syn/systemc/window_FFT -synmodules scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT 
Execute       gen_rtl window_FFT -istop -style xilinx -f -lang vhdl -o /home/anders/master/MFCC/solution1/syn/vhdl/window_FFT 
Command       gen_rtl done; 0.17 sec.
Execute       gen_rtl window_FFT -istop -style xilinx -f -lang vlog -o /home/anders/master/MFCC/solution1/syn/verilog/window_FFT 
Execute       export_constraint_db -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.constraint.tcl -f -tool general 
Execute       report -model window_FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.design.xml -verbose -f -dv 
Command       report done; 0.24 sec.
Execute       report -model window_FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.26 sec.
Execute       gen_tb_info window_FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT -p /home/anders/master/MFCC/solution1/.autopilot/db 
Execute       report -model window_FFT -o /home/anders/master/MFCC/solution1/syn/report/window_FFT_csynth.rpt -f 
Execute       report -model window_FFT -o /home/anders/master/MFCC/solution1/syn/report/window_FFT_csynth.xml -f -x 
Execute       report -model window_FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.verbose.rpt -verbose -f 
Command       report done; 0.56 sec.
Execute       db_write -model window_FFT -o /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.adb -f 
Command       db_write done; 0.24 sec.
Execute       sc_get_clocks window_FFT 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain window_FFT 
INFO-FLOW: Model list for RTL component generation: scaled_fixed2ieee write_FFT_data.1200 fft<FFT_params> read_FFT_data.1201 FFT window_FFT
INFO-FLOW: Handling components in module [scaled_fixed2ieee] ... 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO-FLOW: Found component scaled_fixed2ieee_out_bits_V.
INFO-FLOW: Append model scaled_fixed2ieee_out_bits_V
INFO-FLOW: Found component scaled_fixed2ieee_c.
INFO-FLOW: Append model scaled_fixed2ieee_c
INFO-FLOW: Handling components in module [write_FFT_data_1200] ... 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.compgen.tcl 
INFO-FLOW: Handling components in module [fft_FFT_params_s] ... 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
INFO-FLOW: Found component fft_FFT_params_s.
INFO-FLOW: Append model fft_FFT_params_s
INFO-FLOW: Handling components in module [read_FFT_data_1201] ... 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.compgen.tcl 
INFO-FLOW: Handling components in module [FFT] ... 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/FFT.compgen.tcl 
INFO-FLOW: Found component fifo_w24_d1_A.
INFO-FLOW: Append model fifo_w24_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_fft_FFT_params_U0.
INFO-FLOW: Append model start_for_fft_FFT_params_U0
INFO-FLOW: Found component start_for_read_FFT_data_1201_U0.
INFO-FLOW: Append model start_for_read_FFT_data_1201_U0
INFO-FLOW: Handling components in module [window_FFT] ... 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.compgen.tcl 
INFO-FLOW: Found component window_FFT_dsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model window_FFT_dsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component window_FFT_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model window_FFT_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component window_FFT_ddiv_64ns_64ns_64_22_1.
INFO-FLOW: Append model window_FFT_ddiv_64ns_64ns_64_22_1
INFO-FLOW: Found component window_FFT_sitodp_32ns_64_4_1.
INFO-FLOW: Append model window_FFT_sitodp_32ns_64_4_1
INFO-FLOW: Found component window_FFT_mul_170ns_53ns_223_2_1.
INFO-FLOW: Append model window_FFT_mul_170ns_53ns_223_2_1
INFO-FLOW: Found component window_FFT_mux_83_1_1_1.
INFO-FLOW: Append model window_FFT_mux_83_1_1_1
INFO-FLOW: Found component window_FFT_mux_164_1_1_1.
INFO-FLOW: Append model window_FFT_mux_164_1_1_1
INFO-FLOW: Found component window_FFT_mux_164_1_1_1.
INFO-FLOW: Append model window_FFT_mux_164_1_1_1
INFO-FLOW: Found component window_FFT_ref_4oPi_table_256_V.
INFO-FLOW: Append model window_FFT_ref_4oPi_table_256_V
INFO-FLOW: Found component window_FFT_fourth_order_double_4.
INFO-FLOW: Append model window_FFT_fourth_order_double_4
INFO-FLOW: Found component window_FFT_fourth_order_double_5.
INFO-FLOW: Append model window_FFT_fourth_order_double_5
INFO-FLOW: Found component window_FFT_fourth_order_double_6.
INFO-FLOW: Append model window_FFT_fourth_order_double_6
INFO-FLOW: Found component window_FFT_fourth_order_double_7.
INFO-FLOW: Append model window_FFT_fourth_order_double_7
INFO-FLOW: Found component window_FFT_fourth_order_double_s.
INFO-FLOW: Append model window_FFT_fourth_order_double_s
INFO-FLOW: Found component window_FFT_hamming_window.
INFO-FLOW: Append model window_FFT_hamming_window
INFO-FLOW: Found component fifo_w64_d1024_A.
INFO-FLOW: Append model fifo_w64_d1024_A
INFO-FLOW: Found component fifo_w64_d1024_A.
INFO-FLOW: Append model fifo_w64_d1024_A
INFO-FLOW: Append model scaled_fixed2ieee
INFO-FLOW: Append model write_FFT_data_1200
INFO-FLOW: Append model fft_FFT_params_s
INFO-FLOW: Append model read_FFT_data_1201
INFO-FLOW: Append model FFT
INFO-FLOW: Append model window_FFT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: scaled_fixed2ieee_out_bits_V scaled_fixed2ieee_c fft_FFT_params_s fifo_w24_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_fft_FFT_params_U0 start_for_read_FFT_data_1201_U0 window_FFT_dsub_64ns_64ns_64_5_full_dsp_1 window_FFT_dmul_64ns_64ns_64_5_max_dsp_1 window_FFT_ddiv_64ns_64ns_64_22_1 window_FFT_sitodp_32ns_64_4_1 window_FFT_mul_170ns_53ns_223_2_1 window_FFT_mux_83_1_1_1 window_FFT_mux_164_1_1_1 window_FFT_mux_164_1_1_1 window_FFT_ref_4oPi_table_256_V window_FFT_fourth_order_double_4 window_FFT_fourth_order_double_5 window_FFT_fourth_order_double_6 window_FFT_fourth_order_double_7 window_FFT_fourth_order_double_s window_FFT_hamming_window fifo_w64_d1024_A fifo_w64_d1024_A scaled_fixed2ieee write_FFT_data_1200 fft_FFT_params_s read_FFT_data_1201 FFT window_FFT
INFO-FLOW: To file: write model scaled_fixed2ieee_out_bits_V
INFO-FLOW: To file: write model scaled_fixed2ieee_c
INFO-FLOW: To file: write model fft_FFT_params_s
INFO-FLOW: To file: write model fifo_w24_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_fft_FFT_params_U0
INFO-FLOW: To file: write model start_for_read_FFT_data_1201_U0
INFO-FLOW: To file: write model window_FFT_dsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model window_FFT_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model window_FFT_ddiv_64ns_64ns_64_22_1
INFO-FLOW: To file: write model window_FFT_sitodp_32ns_64_4_1
INFO-FLOW: To file: write model window_FFT_mul_170ns_53ns_223_2_1
INFO-FLOW: To file: write model window_FFT_mux_83_1_1_1
INFO-FLOW: To file: write model window_FFT_mux_164_1_1_1
INFO-FLOW: To file: write model window_FFT_mux_164_1_1_1
INFO-FLOW: To file: write model window_FFT_ref_4oPi_table_256_V
INFO-FLOW: To file: write model window_FFT_fourth_order_double_4
INFO-FLOW: To file: write model window_FFT_fourth_order_double_5
INFO-FLOW: To file: write model window_FFT_fourth_order_double_6
INFO-FLOW: To file: write model window_FFT_fourth_order_double_7
INFO-FLOW: To file: write model window_FFT_fourth_order_double_s
INFO-FLOW: To file: write model window_FFT_hamming_window
INFO-FLOW: To file: write model fifo_w64_d1024_A
INFO-FLOW: To file: write model fifo_w64_d1024_A
INFO-FLOW: To file: write model scaled_fixed2ieee
INFO-FLOW: To file: write model write_FFT_data_1200
INFO-FLOW: To file: write model fft_FFT_params_s
INFO-FLOW: To file: write model read_FFT_data_1201
INFO-FLOW: To file: write model FFT
INFO-FLOW: To file: write model window_FFT
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/anders/master/MFCC/solution1
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_out_bits_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_FFT_params_U0_U(start_for_fft_FFT_params_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_read_FFT_data_1201_U0_U(start_for_read_FFT_data_1201_U0)' using Shift Registers.
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'window_FFT_mul_170ns_53ns_223_2_1_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'window_FFT_ref_4oPi_table_256_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'window_FFT_fourth_order_double_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'window_FFT_fourth_order_double_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'window_FFT_fourth_order_double_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'window_FFT_fourth_order_double_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'window_FFT_fourth_order_double_s_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'window_FFT_hamming_window_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'to_FFT_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'from_FFT_U(fifo_w64_d1024_A)' using Block RAMs.
Command       ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/anders/master/MFCC/solution1
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=window_FFT xml_exists=0
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.compgen.tcl 
Execute         source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute         source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/write_FFT_data_1200.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/fft_FFT_params_s.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/read_FFT_data_1201.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.compgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.constraint.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=31 #gSsdmPorts=8
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.constraint.tcl 
Execute       sc_get_clocks window_FFT 
Execute       source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/MFCC/solution1/impl/misc/fft_FFT_params_s_core_ip.tcl 
Execute       source /home/anders/master/MFCC/solution1/impl/misc/window_FFT_ap_ddiv_20_no_dsp_64_ip.tcl 
Execute       source /home/anders/master/MFCC/solution1/impl/misc/window_FFT_ap_dmul_3_max_dsp_64_ip.tcl 
Execute       source /home/anders/master/MFCC/solution1/impl/misc/window_FFT_ap_dsub_3_full_dsp_64_ip.tcl 
Execute       source /home/anders/master/MFCC/solution1/impl/misc/window_FFT_ap_sitodp_2_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/anders/master/MFCC/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1115.363 ; gain = 672.004 ; free physical = 115 ; free virtual = 314
INFO: [SYSC 207-301] Generating SystemC RTL for window_FFT.
INFO: [VHDL 208-304] Generating VHDL RTL for window_FFT.
INFO: [VLOG 209-307] Generating Verilog RTL for window_FFT.
Command     autosyn done; 7.09 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 67.35 sec.
Command ap_source done; 67.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/anders/master/MFCC/solution1 opened at Sun Mar 24 20:55:56 CET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -profile=0 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_dataflow -fifo_depth=1 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
Execute     config_dataflow -strict_mode=warning 
Execute     config_bind -effort=medium 
Command   open_solution done; 0.25 sec.
Execute   cosim_design -compiled_library_dir /home/anders/master/MFCC/solution1/sim/verilog -tool xsim 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     is_encrypted /home/anders/speech_commands_v0.01/wav_data.dat 
Execute     is_encrypted /home/anders/speech_commands_v0.01/golden_mel.dat 
Execute     is_encrypted /home/anders/master/MFCC/solution1/fft_tb.cpp 
Execute     is_encrypted /home/anders/master/MFCC/hamming_original.h 
Execute     is_encrypted /home/anders/master/MFCC/hamming_original.cpp 
Execute     is_encrypted /home/anders/master/MFCC/FFT_top.h 
Execute     is_encrypted /home/anders/master/MFCC/FFT_top.cpp 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/anders/master/MFCC/solution1/fft_tb.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.48 sec.
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp.line /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/anders/master/MFCC/hamming_original.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.39 sec.
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp.tb.cpp.line /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/anders/master/MFCC/FFT_top.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.16 sec.
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp.tb.cpp.line /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 5.76 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace /home/anders/master/MFCC/solution1 opened at Sun Mar 24 21:00:15 CET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -profile=0 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_dataflow -fifo_depth=1 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
Execute     config_dataflow -strict_mode=warning 
Execute     config_bind -effort=medium 
Command   open_solution done; 0.38 sec.
Execute   cosim_design -compiled_library_dir /home/anders/master/MFCC/solution1/sim/verilog -tool xsim 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     is_encrypted /home/anders/speech_commands_v0.01/wav_data.dat 
Execute     is_encrypted /home/anders/speech_commands_v0.01/golden_mel.dat 
Execute     is_encrypted /home/anders/master/MFCC/solution1/fft_tb.cpp 
Execute     is_encrypted /home/anders/master/MFCC/hamming_original.h 
Execute     is_encrypted /home/anders/master/MFCC/hamming_original.cpp 
Execute     is_encrypted /home/anders/master/MFCC/FFT_top.h 
Execute     is_encrypted /home/anders/master/MFCC/FFT_top.cpp 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/anders/master/MFCC/solution1/fft_tb.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 8.09 sec.
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp.line /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/anders/master/MFCC/hamming_original.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.13 sec.
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp.tb.cpp.line /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/hamming_original.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/anders/master/MFCC/FFT_top.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.63 sec.
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp.tb.cpp.line /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/FFT_top.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source /home/anders/master/MFCC/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.rtl_wrap.cfg.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 5.37 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source /home/anders/master/MFCC/solution1/.autopilot/db/window_FFT.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
