
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084159                       # Number of seconds simulated
sim_ticks                                 84158530500                       # Number of ticks simulated
final_tick                                84158530500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40982                       # Simulator instruction rate (inst/s)
host_op_rate                                    47514                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17390720                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677620                       # Number of bytes of host memory used
host_seconds                                  4839.28                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1157952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2483072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3630080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7271104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1157952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1157952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2921536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2921536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              113611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           13759176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29504698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      43133833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86397706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      13759176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13759176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        34714675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34714675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        34714675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          13759176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29504698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     43133833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121112381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      113611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45649                       # Number of write requests accepted
system.mem_ctrls.readBursts                    113611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7157056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2920256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7271104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2921536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1782                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3068                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   84158459000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                113611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.001055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.841745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.114777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18689     42.85%     42.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12245     28.08%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4535     10.40%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2275      5.22%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1388      3.18%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          942      2.16%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          616      1.41%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          430      0.99%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2494      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.880524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.630303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2669     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.089513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.034241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.423141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1489     55.77%     55.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.61%     57.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              811     30.37%     87.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      7.19%     94.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      2.51%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      1.24%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.90%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.22%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2670                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4850709602                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6947503352                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  559145000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43376.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62126.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        85.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     528434.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                158979240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 84480495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               422352420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              129925800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5246567040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2719019700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            272081280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12468077400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7625209440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       8228272680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            37357053015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            443.889084                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          77482662534                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    509254252                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2230034000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  30283000250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19857355620                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3936539964                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27342346414                       # Time in different power states
system.mem_ctrls_1.actEnergy                152517540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81034635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               376106640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108257580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5009316000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2715725670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            261559200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11754403770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7269421440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8798120040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            36528696045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.046268                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          77516412145                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    490474993                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2129230000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  32808862250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18930695918                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4022120612                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25777146727                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                46217034                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26645799                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2406449                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26447639                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20971835                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.295679                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6929051                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             191534                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2275549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2236878                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            38671                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        87940                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        168317062                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6499841                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      265809769                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    46217034                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30137764                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     156800129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4833558                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 8343                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           297                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        14653                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  90496659                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 73077                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          165740042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.852319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.083928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18499641     11.16%     11.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 55910794     33.73%     44.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22896152     13.81%     58.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 68433455     41.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            165740042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274583                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.579221                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13428217                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21153535                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 122426673                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6344748                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2386869                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19609138                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31242                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              282682809                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9794518                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2386869                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23315367                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12046758                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         350412                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 118606869                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9033767                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              272869071                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4840864                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2266840                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2290166                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 201679                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2210909                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           364716706                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1287223587                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        360619250                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 58956143                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9295                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6260                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12301176                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             31060017                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24380602                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1162682                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5870508                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  268305774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11999                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 247348016                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2640113                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        38384108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    117369094                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            484                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     165740042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.492385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.049869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            39236945     23.67%     23.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            35602320     21.48%     45.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            62403816     37.65%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27050256     16.32%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1446229      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 476      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       165740042                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                37796627     74.77%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1234      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8110840     16.04%     90.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4642219      9.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             192405452     77.79%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1831071      0.74%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30275317     12.24%     90.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22833193      9.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247348016                       # Type of FU issued
system.cpu.iq.rate                           1.469536                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50550934                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.204372                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          713627075                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         306712786                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    242028765                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              297898909                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           707595                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5448817                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3914                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10959                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2579320                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1017269                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         66311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2386869                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3996038                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                259606                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           268317789                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              31060017                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24380602                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6248                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  19628                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                222309                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10959                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1466845                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1021216                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2488061                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             244158614                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              29242929                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3189402                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            16                       # number of nop insts executed
system.cpu.iew.exec_refs                     51692646                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36326189                       # Number of branches executed
system.cpu.iew.exec_stores                   22449717                       # Number of stores executed
system.cpu.iew.exec_rate                     1.450587                       # Inst execution rate
system.cpu.iew.wb_sent                      242214671                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     242028781                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156238204                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361349631                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.437934                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.432374                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        33880806                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2376548                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    160378794                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.433691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.782420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     56936812     35.50%     35.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50769589     31.66%     67.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25062830     15.63%     82.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9702393      6.05%     88.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6505383      4.06%     92.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3571858      2.23%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2587820      1.61%     96.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1413378      0.88%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3828731      2.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    160378794                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3828731                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    420363571                       # The number of ROB reads
system.cpu.rob.rob_writes                   532997189                       # The number of ROB writes
system.cpu.timesIdled                           34636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2577020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.848705                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.848705                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.178266                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.178266                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                301886548                       # number of integer regfile reads
system.cpu.int_regfile_writes               172973653                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 833403205                       # number of cc regfile reads
system.cpu.cc_regfile_writes                144427974                       # number of cc regfile writes
system.cpu.misc_regfile_reads                49062249                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            690303                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.329869                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46931525                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            691327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.886145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.329869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97351775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97351775                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26214470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26214470                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20705418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20705418                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5868                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5868                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46919888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46919888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46919888                       # number of overall hits
system.cpu.dcache.overall_hits::total        46919888                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       691710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        691710                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       706889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       706889                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          180                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1398599                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1398599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1398599                       # number of overall misses
system.cpu.dcache.overall_misses::total       1398599                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10227866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10227866000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7935422477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7935422477                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1478500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1478500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18163288477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18163288477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18163288477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18163288477                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26906180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26906180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48318487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48318487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48318487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48318487                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025708                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033013                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.029762                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029762                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028945                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028945                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028945                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14786.349771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14786.349771                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11225.839526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11225.839526                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  8213.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8213.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12986.773533                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12986.773533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12986.773533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12986.773533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6898                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       625338                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               491                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56306                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.048880                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.106063                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       690303                       # number of writebacks
system.cpu.dcache.writebacks::total            690303                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       186902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       186902                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       520360                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       520360                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          180                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       707262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       707262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       707262                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       707262                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       504808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186529                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186529                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       691337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       691337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       691337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       691337                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6951241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6951241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2585780161                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2585780161                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9537021661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9537021661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9537021661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9537021661                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014308                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13770.070007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13770.070007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13862.617400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13862.617400                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13795.040134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13795.040134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13795.040134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13795.040134                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            291130                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.957642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            90187837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            291386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            309.513281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.957642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         181284526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        181284526                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     90187837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        90187837                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      90187837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         90187837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     90187837                       # number of overall hits
system.cpu.icache.overall_hits::total        90187837                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       308728                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        308728                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       308728                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         308728                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       308728                       # number of overall misses
system.cpu.icache.overall_misses::total        308728                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4375794194                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4375794194                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4375794194                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4375794194                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4375794194                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4375794194                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     90496565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     90496565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     90496565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     90496565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     90496565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     90496565                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003411                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14173.622716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14173.622716                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14173.622716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14173.622716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14173.622716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14173.622716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       406713                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             16940                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.009032                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       291130                       # number of writebacks
system.cpu.icache.writebacks::total            291130                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        17331                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17331                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        17331                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17331                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        17331                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17331                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       291397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       291397                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       291397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       291397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       291397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       291397                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3927898213                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3927898213                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3927898213                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3927898213                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3927898213                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3927898213                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003220                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13479.542387                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13479.542387                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13479.542387                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13479.542387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13479.542387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13479.542387                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1431759                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1434067                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 2038                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                176037                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103219                       # number of replacements
system.l2.tags.tagsinuse                  3954.638230                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2431000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3669.753425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   284.884804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965488                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           167                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.040771                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.945557                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16705374                       # Number of tag accesses
system.l2.tags.data_accesses                 16705374                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       537732                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           537732                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       438586                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           438586                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172767                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          273288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             273288                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         477050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            477050                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                273288                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                649817                       # number of demand (read+write) hits
system.l2.demand_hits::total                   923105                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               273288                       # number of overall hits
system.l2.overall_hits::cpu.data               649817                       # number of overall hits
system.l2.overall_hits::total                  923105                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13760                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18099                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27750                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18099                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41510                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59609                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18099                       # number of overall misses
system.l2.overall_misses::cpu.data              41510                       # number of overall misses
system.l2.overall_misses::total                 59609                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1156190000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1156190000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1837841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1837841000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3072820500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3072820500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1837841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4229010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6066851500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1837841000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4229010500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6066851500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       537732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       537732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       438586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       438586                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       291387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         291387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       504800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        504800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            291387                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            691327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982714                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           291387                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           691327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982714                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073769                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.062113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062113                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.054972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054972                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062113                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060658                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062113                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060658                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84025.436047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84025.436047                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101543.786950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101543.786950                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 110732.270270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110732.270270                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101543.786950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101879.318237                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101777.441326                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101543.786950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101879.318237                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101777.441326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11386                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45650                       # number of writebacks
system.l2.writebacks::total                     45650                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2211                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          501                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          501                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2717                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2717                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241977                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241977                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11549                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18094                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27249                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56892                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298869                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5233787299                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5233787299                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       157500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       157500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1005134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1005134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1728882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1728882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2878219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2878219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1728882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3883353500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5612236000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1728882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3883353500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5233787299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10846023299                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.062096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.053980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053980                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.304126                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21629.275919                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21629.275919                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 87032.167287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87032.167287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95550.044214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95550.044214                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105626.591802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105626.591802                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95550.044214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 100091.589773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98647.191169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95550.044214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 100091.589773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21629.275919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36290.225145                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        216839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       108317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45649                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11549                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11549                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102062                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       330450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 330450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10192640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10192640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            113621                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  113621    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              113621                       # Request fanout histogram
system.membus.reqLayer0.occupancy           446696656                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          597506086                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1964167                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       981451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185272                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84158530500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            796196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       583382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       443701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57569                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        291397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       504800                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       873913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2072977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2946890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     37281024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88424320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              125705344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          367075                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2922240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1349799                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1158954     85.86%     85.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190845     14.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1349799                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1963516500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         437155377                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1037030430                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
