0.7
2020.2
May 22 2025
00:13:55
C:/Users/andre/Downloads/axis_regslice.sv,1754944501,systemVerilog,C:/Users/andre/Downloads/tb_axis_regslice.sv,C:/Users/andre/Downloads/tb_axis_regslice.sv,C:/Users/andre/Downloads/axis_types.svh,$unit_axis_regslice_sv_2837398374;axis_regslice,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef;../../../../../../../../Downloads,,,,,
C:/Users/andre/Downloads/axis_types.svh,1754944500,verilog,,,,axis_record_pkg,,,,,,,,
C:/Users/andre/Downloads/tb_axis_regslice.sv,1755024946,systemVerilog,,,C:/Users/andre/Downloads/axis_types.svh,tb_axis_regslice,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef;../../../../../../../../Downloads,,,,,
C:/Users/andre/sharedhome/projects/fpga-market-parser/realParser/realParser.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/andre/sharedhome/projects/fpga-market-parser/realParser/realParser.srcs/sources_1/new/passthru.sv,1754947397,systemVerilog,,,,passthru,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef;../../../../../../../../Downloads,,,,,
