set ::env(PROJECT_NAME) QAM_16
set ::env(DESIGN_TOP) QAM_16
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/16_qam_qadm/rtl/QAM_16
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/16_qam_qadm/rtl/QAM_16/QAM_16.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
