// Seed: 3495760890
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input logic [7:0] id_1;
  bit id_3, id_4;
  initial begin : LABEL_0
    id_3 <= -1;
  end
  assign id_4 = id_1[-1] / id_3;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
  assign id_3 = -1;
  logic id_8 = 1'b0;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1
    , id_12,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    input supply0 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
endmodule
