Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep  2 08:48:29 2022
| Host         : LAPTOP-23T3KV5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file teach_soc_top_timing_summary_routed.rpt -pb teach_soc_top_timing_summary_routed.pb -rpx teach_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : teach_soc_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2360 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4980 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.716        0.000                      0                   57        0.185        0.000                      0                   57        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
vga/u_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz          {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz          {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz                1.716        0.000                      0                   57        0.185        0.000                      0                   57        4.196        0.000                       0                    37  
  clkfbout_clk_wiz                                                                                                                                                           30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/u_clk_wiz/inst/clk_in1
  To Clock:  vga/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 1.791ns (24.343%)  route 5.566ns (75.657%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           1.119     8.910    vga/reg_g_reg[3]_0
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.061    10.626    vga/reg_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.791ns (24.417%)  route 5.544ns (75.583%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           1.097     8.888    vga/reg_g_reg[3]_0
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.081    10.606    vga/reg_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 1.791ns (24.343%)  route 5.566ns (75.657%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           1.119     8.910    vga/reg_g_reg[3]_0
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_5/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.045    10.642    vga/reg_g_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 1.791ns (24.559%)  route 5.502ns (75.441%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           1.054     8.846    vga/reg_g_reg[3]_0
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.058    10.629    vga/reg_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.791ns (24.553%)  route 5.503ns (75.447%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           1.056     8.847    vga/reg_g_reg[3]_0
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_6/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.028    10.659    vga/reg_g_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.791ns (24.553%)  route 5.503ns (75.447%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           1.056     8.847    vga/reg_g_reg[3]_0
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_7/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.028    10.659    vga/reg_g_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.791ns (25.064%)  route 5.355ns (74.936%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           0.907     8.699    vga/reg_g_reg[3]_0
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X55Y74         FDRE                                         r  vga/reg_g_reg[3]/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.067    10.620    vga/reg_g_reg[3]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 1.791ns (25.025%)  route 5.366ns (74.975%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.571     7.089    confreg/reg_g_reg[3]_2
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  confreg/reg_g[3]_i_9/O
                         net (fo=1, routed)           0.455     7.667    confreg/reg_g[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.791 r  confreg/reg_g[3]_i_2/O
                         net (fo=8, routed)           0.919     8.710    vga/reg_g_reg[3]_0
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_4/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.031    10.656    vga/reg_g_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.667ns (25.104%)  route 4.974ns (74.896%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.516     7.033    vga/h_cur_reg[9]_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.124     7.157 r  vga/reg_g[3]_i_1/O
                         net (fo=8, routed)           1.036     8.194    vga/reg_g
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_4/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.524    10.163    vga/reg_g_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/reg_g_reg[3]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz rise@9.392ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.667ns (25.104%)  route 4.974ns (74.896%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 10.817 - 9.392 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.575     1.575    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.553     1.553    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419     1.972 f  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          1.235     3.207    vga/h_cur_reg_n_0_[7]
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.322     3.529 f  vga/reg_r[3]_i_38/O
                         net (fo=1, routed)           0.718     4.248    vga/reg_r[3]_i_38_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.328     4.576 r  vga/reg_r[3]_i_34/O
                         net (fo=2, routed)           1.000     5.576    vga/reg_r[3]_i_34_n_0
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.146     5.722 f  vga/reg_r[3]_i_14/O
                         net (fo=2, routed)           0.468     6.190    vga/h_cur_reg[9]_2
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.328     6.518 r  vga/reg_g[3]_i_6/O
                         net (fo=2, routed)           0.516     7.033    vga/h_cur_reg[9]_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I3_O)        0.124     7.157 r  vga/reg_g[3]_i_1/O
                         net (fo=8, routed)           1.036     8.194    vga/reg_g
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        1.457    10.850    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.720 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.301    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.392 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.425    10.817    vga/clk_vga
    SLICE_X54Y74         FDRE                                         r  vga/reg_g_reg[3]_lopt_replica_5/C
                         clock pessimism              0.078    10.895    
                         clock uncertainty           -0.208    10.687    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.524    10.163    vga/reg_g_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/v_cur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.453%)  route 0.132ns (41.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.556     0.556    vga/clk_vga
    SLICE_X51Y69         FDRE                                         r  vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga/v_cur_reg[5]/Q
                         net (fo=13, routed)          0.132     0.829    vga/v_cur_reg_n_0_[5]
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.874 r  vga/v_cur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.874    vga/v_cur[6]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  vga/v_cur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.824     0.824    vga/clk_vga
    SLICE_X50Y69         FDRE                                         r  vga/v_cur_reg[6]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120     0.689    vga/v_cur_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/h_cur_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560     0.560    vga/clk_vga
    SLICE_X51Y63         FDRE                                         r  vga/h_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vga/h_cur_reg[3]/Q
                         net (fo=12, routed)          0.146     0.847    vga/h_cur_reg_n_0_[3]
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.892 r  vga/h_cur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.892    vga/h_cur[4]
    SLICE_X50Y63         FDRE                                         r  vga/h_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829     0.829    vga/clk_vga
    SLICE_X50Y63         FDRE                                         r  vga/h_cur_reg[4]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.120     0.693    vga/h_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/h_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.870%)  route 0.165ns (44.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560     0.560    vga/clk_vga
    SLICE_X50Y63         FDRE                                         r  vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  vga/h_cur_reg[4]/Q
                         net (fo=15, routed)          0.165     0.889    vga/h_cur_reg_n_0_[4]
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.934 r  vga/h_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.934    vga/h_cur[5]
    SLICE_X51Y63         FDRE                                         r  vga/h_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829     0.829    vga/clk_vga
    SLICE_X51Y63         FDRE                                         r  vga/h_cur_reg[5]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.092     0.665    vga/h_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/h_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560     0.560    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vga/h_cur_reg[10]/Q
                         net (fo=12, routed)          0.182     0.883    vga/h_cur_reg_n_0_[10]
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.045     0.928 r  vga/h_cur[10]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga/h_cur[10]
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828     0.828    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[10]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     0.652    vga/h_cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/v_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.331%)  route 0.224ns (54.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.557     0.557    vga/clk_vga
    SLICE_X48Y68         FDRE                                         r  vga/v_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga/v_cur_reg[4]/Q
                         net (fo=14, routed)          0.224     0.922    vga/v_cur_reg_n_0_[4]
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.045     0.967 r  vga/v_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.967    vga/v_cur[5]_i_1_n_0
    SLICE_X51Y69         FDRE                                         r  vga/v_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.824     0.824    vga/clk_vga
    SLICE_X51Y69         FDRE                                         r  vga/v_cur_reg[5]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.091     0.682    vga/v_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/v_cur_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.189ns (46.098%)  route 0.221ns (53.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.556     0.556    vga/clk_vga
    SLICE_X48Y69         FDRE                                         r  vga/v_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga/v_cur_reg[3]/Q
                         net (fo=14, routed)          0.221     0.918    vga/v_cur_reg_n_0_[3]
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.048     0.966 r  vga/v_cur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.966    vga/v_cur[4]_i_1_n_0
    SLICE_X48Y68         FDRE                                         r  vga/v_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.824     0.824    vga/clk_vga
    SLICE_X48Y68         FDRE                                         r  vga/v_cur_reg[4]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.105     0.676    vga/v_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/h_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.183%)  route 0.162ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560     0.560    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  vga/h_cur_reg[7]/Q
                         net (fo=16, routed)          0.162     0.850    vga/h_cur_reg_n_0_[7]
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.098     0.948 r  vga/h_cur[9]_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga/h_cur[9]
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828     0.828    vga/clk_vga
    SLICE_X49Y64         FDRE                                         r  vga/h_cur_reg[9]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     0.652    vga/h_cur_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/h_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.876%)  route 0.194ns (48.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560     0.560    vga/clk_vga
    SLICE_X50Y64         FDRE                                         r  vga/h_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  vga/h_cur_reg[0]/Q
                         net (fo=11, routed)          0.194     0.918    vga/h_cur_reg_n_0_[0]
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.963 r  vga/h_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.963    vga/h_cur[3]
    SLICE_X51Y63         FDRE                                         r  vga/h_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829     0.829    vga/clk_vga
    SLICE_X51Y63         FDRE                                         r  vga/h_cur_reg[3]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.091     0.666    vga/h_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/h_cur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.207ns (48.269%)  route 0.222ns (51.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560     0.560    vga/clk_vga
    SLICE_X50Y64         FDRE                                         r  vga/h_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  vga/h_cur_reg[0]/Q
                         net (fo=11, routed)          0.222     0.946    vga/h_cur_reg_n_0_[0]
    SLICE_X50Y64         LUT2 (Prop_lut2_I0_O)        0.043     0.989 r  vga/h_cur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.989    vga/h_cur[1]
    SLICE_X50Y64         FDRE                                         r  vga/h_cur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829     0.829    vga/clk_vga
    SLICE_X50Y64         FDRE                                         r  vga/h_cur_reg[1]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.131     0.691    vga/h_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga/v_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.788%)  route 0.220ns (54.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.549     0.549    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.557     0.557    vga/clk_vga
    SLICE_X48Y68         FDRE                                         r  vga/v_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga/v_cur_reg[0]/Q
                         net (fo=11, routed)          0.220     0.918    vga/v_cur_reg_n_0_[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.045     0.963 r  vga/v_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.963    vga/v_cur[3]_i_1_n_0
    SLICE_X48Y69         FDRE                                         r  vga/v_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2361, routed)        0.817     0.817    vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.823     0.823    vga/clk_vga
    SLICE_X48Y69         FDRE                                         r  vga/v_cur_reg[3]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.091     0.661    vga/v_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y1    vga/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X50Y64     vga/h_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X49Y64     vga/h_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X50Y64     vga/h_cur_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X49Y63     vga/h_cur_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X51Y63     vga/h_cur_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X50Y63     vga/h_cur_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X51Y63     vga/h_cur_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X49Y64     vga/h_cur_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y64     vga/h_cur_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y64     vga/h_cur_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X51Y63     vga/h_cur_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y63     vga/h_cur_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X51Y63     vga/h_cur_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y64     vga/reg_hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y72     vga/reg_vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y68     vga/v_cur_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y68     vga/v_cur_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X51Y68     vga/v_cur_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.696       4.196      SLICE_X51Y61     vga/reg_r_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.696       4.196      SLICE_X51Y61     vga/reg_r_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.696       4.196      SLICE_X51Y61     vga/reg_r_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y69     vga/v_cur_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X51Y69     vga/v_cur_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y69     vga/v_cur_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y64     vga/h_cur_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y64     vga/h_cur_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X49Y64     vga/h_cur_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X49Y64     vga/h_cur_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y2    vga/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



