// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module LSUexe(	// ventus/src/pipeline/LSU.scala:530:7
  input         clock,	// ventus/src/pipeline/LSU.scala:530:7
                reset,	// ventus/src/pipeline/LSU.scala:530:7
  output        io_lsu_req_ready,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_valid,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_lsu_req_bits_in1_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in1_31,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in2_31,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_in3_31,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_mask_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_mask_31,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_lsu_req_bits_ctrl_inst,	// ventus/src/pipeline/LSU.scala:532:14
  input  [2:0]  io_lsu_req_bits_ctrl_wid,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_fp,	// ventus/src/pipeline/LSU.scala:532:14
  input  [1:0]  io_lsu_req_bits_ctrl_branch,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_simt_stack,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_barrier,	// ventus/src/pipeline/LSU.scala:532:14
  input  [1:0]  io_lsu_req_bits_ctrl_csr,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_reverse,	// ventus/src/pipeline/LSU.scala:532:14
  input  [1:0]  io_lsu_req_bits_ctrl_sel_alu2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_sel_alu1,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_isvec,	// ventus/src/pipeline/LSU.scala:532:14
  input  [1:0]  io_lsu_req_bits_ctrl_sel_alu3,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_mask,	// ventus/src/pipeline/LSU.scala:532:14
  input  [3:0]  io_lsu_req_bits_ctrl_sel_imm,	// ventus/src/pipeline/LSU.scala:532:14
  input  [1:0]  io_lsu_req_bits_ctrl_mem_whb,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/LSU.scala:532:14
  input  [5:0]  io_lsu_req_bits_ctrl_alu_fn,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_is_vls12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_mem,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_mul,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_tc,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_disable_mask,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/LSU.scala:532:14
  input  [1:0]  io_lsu_req_bits_ctrl_mem_cmd,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_mop,	// ventus/src/pipeline/LSU.scala:532:14
  input  [7:0]  io_lsu_req_bits_ctrl_reg_idx1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_reg_idx2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_reg_idx3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_reg_idxw,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_wvd,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_fence,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_sfu,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_readmask,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_writemask,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_wxd,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_lsu_req_bits_ctrl_pc,	// ventus/src/pipeline/LSU.scala:532:14
  input  [6:0]  io_lsu_req_bits_ctrl_imm_ext,	// ventus/src/pipeline/LSU.scala:532:14
  input  [7:0]  io_lsu_req_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_lsu_req_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_lsu_req_bits_ctrl_atomic,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_aq,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_req_bits_ctrl_rl,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_rsp_ready,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_dcache_rsp_valid,	// ventus/src/pipeline/LSU.scala:532:14
  input  [2:0]  io_dcache_rsp_bits_instrId,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_dcache_rsp_bits_data_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_data_31,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_dcache_rsp_bits_activeMask_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_rsp_bits_activeMask_31,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_ready,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_lsu_rsp_valid,	// ventus/src/pipeline/LSU.scala:532:14
  output [2:0]  io_lsu_rsp_bits_tag_warp_id,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_lsu_rsp_bits_tag_wfd,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_wxd,	// ventus/src/pipeline/LSU.scala:532:14
  output [7:0]  io_lsu_rsp_bits_tag_reg_idxw,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_lsu_rsp_bits_tag_mask_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_mask_31,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_isWrite,	// ventus/src/pipeline/LSU.scala:532:14
  output [7:0]  io_lsu_rsp_bits_tag_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:532:14
  output [31:0] io_lsu_rsp_bits_tag_spike_info_pc,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_tag_spike_info_inst,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_lsu_rsp_bits_data_31,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_dcache_req_ready,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_valid,	// ventus/src/pipeline/LSU.scala:532:14
  output [2:0]  io_dcache_req_bits_instrId,	// ventus/src/pipeline/LSU.scala:532:14
  output [16:0] io_dcache_req_bits_tag,	// ventus/src/pipeline/LSU.scala:532:14
  output [7:0]  io_dcache_req_bits_setIdx,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_0_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_0_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_1_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_1_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_2_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_2_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_3_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_3_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_4_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_4_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_5_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_5_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_6_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_6_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_7_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_7_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_8_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_8_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_8_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_9_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_9_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_9_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_10_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_10_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_10_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_11_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_11_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_11_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_12_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_12_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_12_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_13_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_13_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_13_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_14_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_14_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_14_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_15_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_15_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_15_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_16_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_16_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_16_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_17_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_17_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_17_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_18_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_18_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_18_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_19_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_19_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_19_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_20_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_20_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_20_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_21_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_21_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_21_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_22_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_22_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_22_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_23_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_23_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_23_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_24_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_24_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_24_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_25_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_25_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_25_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_26_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_26_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_26_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_27_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_27_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_27_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_28_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_28_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_28_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_29_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_29_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_29_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_30_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_30_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_30_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_dcache_req_bits_perLaneAddr_31_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_dcache_req_bits_perLaneAddr_31_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_perLaneAddr_31_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output [31:0] io_dcache_req_bits_data_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_data_31,	// ventus/src/pipeline/LSU.scala:532:14
  output [2:0]  io_dcache_req_bits_opcode,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_dcache_req_bits_param,	// ventus/src/pipeline/LSU.scala:532:14
  output [31:0] io_dcache_req_bits_spike_info_pc,	// ventus/src/pipeline/LSU.scala:532:14
                io_dcache_req_bits_spike_info_vaddr,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_shared_req_ready,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_valid,	// ventus/src/pipeline/LSU.scala:532:14
  output [2:0]  io_shared_req_bits_instrId,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_isWrite,	// ventus/src/pipeline/LSU.scala:532:14
  output [7:0]  io_shared_req_bits_setIdx,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_0_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_0_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_1_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_1_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_2_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_2_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_3_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_3_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_4_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_4_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_5_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_5_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_6_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_6_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_7_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_7_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_8_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_8_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_8_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_9_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_9_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_9_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_10_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_10_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_10_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_11_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_11_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_11_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_12_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_12_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_12_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_13_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_13_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_13_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_14_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_14_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_14_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_15_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_15_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_15_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_16_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_16_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_16_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_17_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_17_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_17_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_18_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_18_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_18_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_19_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_19_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_19_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_20_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_20_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_20_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_21_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_21_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_21_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_22_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_22_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_22_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_23_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_23_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_23_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_24_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_24_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_24_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_25_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_25_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_25_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_26_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_26_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_26_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_27_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_27_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_27_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_28_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_28_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_28_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_29_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_29_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_29_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_30_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_30_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_30_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_req_bits_perLaneAddr_31_activeMask,	// ventus/src/pipeline/LSU.scala:532:14
  output [4:0]  io_shared_req_bits_perLaneAddr_31_blockOffset,	// ventus/src/pipeline/LSU.scala:532:14
  output [3:0]  io_shared_req_bits_perLaneAddr_31_wordOffset1H,	// ventus/src/pipeline/LSU.scala:532:14
  output [31:0] io_shared_req_bits_data_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_req_bits_data_31,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_shared_rsp_ready,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_shared_rsp_valid,	// ventus/src/pipeline/LSU.scala:532:14
  input  [2:0]  io_shared_rsp_bits_instrId,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_shared_rsp_bits_data_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_data_31,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_shared_rsp_bits_activeMask_0,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_1,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_2,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_3,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_4,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_5,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_6,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_7,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_8,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_9,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_10,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_11,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_12,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_13,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_14,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_15,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_16,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_17,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_18,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_19,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_20,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_21,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_22,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_23,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_24,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_25,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_26,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_27,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_28,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_29,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_30,	// ventus/src/pipeline/LSU.scala:532:14
                io_shared_rsp_bits_activeMask_31,	// ventus/src/pipeline/LSU.scala:532:14
  output [7:0]  io_fence_end,	// ventus/src/pipeline/LSU.scala:532:14
  output        io_flush_dcache_ready,	// ventus/src/pipeline/LSU.scala:532:14
  input         io_flush_dcache_valid,	// ventus/src/pipeline/LSU.scala:532:14
  output [2:0]  io_csr_wid,	// ventus/src/pipeline/LSU.scala:532:14
  input  [31:0] io_csr_pds,	// ventus/src/pipeline/LSU.scala:532:14
                io_csr_numw,	// ventus/src/pipeline/LSU.scala:532:14
                io_csr_tid	// ventus/src/pipeline/LSU.scala:532:14
);

  wire        io_lsu_req_ready_0;	// ventus/src/pipeline/LSU.scala:578:24
  wire        _ShiftBoard_7_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_7_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_6_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_6_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_5_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_5_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_4_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_4_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_3_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_3_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_2_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_2_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_1_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_1_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_io_full;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _ShiftBoard_io_empty;	// ventus/src/pipeline/LSU.scala:572:51
  wire        _Coalscer_io_from_addr_ready;	// ventus/src/pipeline/LSU.scala:565:24
  wire [2:0]  _Coalscer_io_idx_entry;	// ventus/src/pipeline/LSU.scala:565:24
  wire        _Coalscer_io_from_dcache_ready;	// ventus/src/pipeline/LSU.scala:565:24
  wire        _Coalscer_io_to_pipe_valid;	// ventus/src/pipeline/LSU.scala:565:24
  wire [2:0]  _Coalscer_io_to_pipe_bits_tag_warp_id;	// ventus/src/pipeline/LSU.scala:565:24
  wire        _rspArbiter_io_out_valid;	// ventus/src/pipeline/LSU.scala:560:26
  wire [2:0]  _rspArbiter_io_out_bits_instrId;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_0;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_1;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_2;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_3;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_4;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_5;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_6;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_7;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_8;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_9;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_10;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_11;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_12;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_13;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_14;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_15;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_16;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_17;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_18;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_19;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_20;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_21;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_22;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_23;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_24;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_25;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_26;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_27;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_28;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_29;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_30;	// ventus/src/pipeline/LSU.scala:560:26
  wire [31:0] _rspArbiter_io_out_bits_data_31;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_0;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_1;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_2;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_3;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_4;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_5;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_6;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_7;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_8;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_9;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_10;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_11;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_12;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_13;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_14;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_15;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_16;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_17;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_18;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_19;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_20;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_21;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_22;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_23;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_24;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_25;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_26;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_27;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_28;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_29;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_30;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _rspArbiter_io_out_bits_activeMask_31;	// ventus/src/pipeline/LSU.scala:560:26
  wire        _AddrCalc_io_from_fifo_ready;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_valid;	// ventus/src/pipeline/LSU.scala:554:24
  wire [2:0]  _AddrCalc_io_to_mshr_bits_tag_warp_id;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_wfd;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_wxd;	// ventus/src/pipeline/LSU.scala:554:24
  wire [7:0]  _AddrCalc_io_to_mshr_bits_tag_reg_idxw;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_0;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_1;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_2;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_3;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_4;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_5;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_6;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_7;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_8;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_9;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_10;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_11;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_12;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_13;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_14;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_15;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_16;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_17;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_18;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_19;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_20;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_21;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_22;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_23;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_24;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_25;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_26;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_27;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_28;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_29;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_30;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_mask_31;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_unsigned;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_isvec;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_0;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_1;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_2;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_3;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_4;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_5;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_6;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_7;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_8;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_9;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_10;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_11;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_12;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_13;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_14;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_15;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_16;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_17;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_18;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_19;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_20;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_21;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_22;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_23;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_24;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_25;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_26;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_27;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_28;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_29;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_30;	// ventus/src/pipeline/LSU.scala:554:24
  wire [3:0]  _AddrCalc_io_to_mshr_bits_tag_wordOffset1H_31;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _AddrCalc_io_to_mshr_bits_tag_isWrite;	// ventus/src/pipeline/LSU.scala:554:24
  wire [7:0]  _AddrCalc_io_to_mshr_bits_tag_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:554:24
  wire [31:0] _AddrCalc_io_to_mshr_bits_tag_spike_info_pc;	// ventus/src/pipeline/LSU.scala:554:24
  wire [31:0] _AddrCalc_io_to_mshr_bits_tag_spike_info_inst;	// ventus/src/pipeline/LSU.scala:554:24
  wire        _InputFIFO_io_enq_ready;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_valid;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_0;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_1;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_2;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_3;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_4;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_5;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_6;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_7;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_8;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_9;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_10;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_11;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_12;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_13;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_14;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_15;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_16;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_17;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_18;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_19;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_20;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_21;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_22;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_23;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_24;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_25;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_26;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_27;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_28;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_29;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_30;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in1_31;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_0;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_1;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_2;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_3;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_4;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_5;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_6;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_7;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_8;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_9;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_10;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_11;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_12;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_13;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_14;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_15;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_16;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_17;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_18;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_19;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_20;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_21;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_22;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_23;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_24;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_25;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_26;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_27;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_28;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_29;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_30;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in2_31;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_0;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_1;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_2;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_3;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_4;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_5;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_6;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_7;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_8;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_9;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_10;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_11;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_12;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_13;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_14;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_15;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_16;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_17;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_18;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_19;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_20;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_21;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_22;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_23;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_24;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_25;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_26;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_27;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_28;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_29;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_30;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_in3_31;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_0;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_1;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_2;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_3;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_4;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_5;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_6;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_7;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_8;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_9;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_10;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_11;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_12;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_13;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_14;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_15;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_16;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_17;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_18;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_19;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_20;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_21;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_22;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_23;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_24;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_25;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_26;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_27;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_28;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_29;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_30;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_mask_31;	// ventus/src/pipeline/LSU.scala:551:25
  wire [2:0]  _InputFIFO_io_deq_bits_ctrl_wid;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_isvec;	// ventus/src/pipeline/LSU.scala:551:25
  wire [1:0]  _InputFIFO_io_deq_bits_ctrl_mem_whb;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_mem_unsigned;	// ventus/src/pipeline/LSU.scala:551:25
  wire [5:0]  _InputFIFO_io_deq_bits_ctrl_alu_fn;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_is_vls12;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_mem;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_disable_mask;	// ventus/src/pipeline/LSU.scala:551:25
  wire [1:0]  _InputFIFO_io_deq_bits_ctrl_mem_cmd;	// ventus/src/pipeline/LSU.scala:551:25
  wire [1:0]  _InputFIFO_io_deq_bits_ctrl_mop;	// ventus/src/pipeline/LSU.scala:551:25
  wire [7:0]  _InputFIFO_io_deq_bits_ctrl_reg_idx2;	// ventus/src/pipeline/LSU.scala:551:25
  wire [7:0]  _InputFIFO_io_deq_bits_ctrl_reg_idx3;	// ventus/src/pipeline/LSU.scala:551:25
  wire [7:0]  _InputFIFO_io_deq_bits_ctrl_reg_idxw;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_wvd;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_fence;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_wxd;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_ctrl_pc;	// ventus/src/pipeline/LSU.scala:551:25
  wire [7:0]  _InputFIFO_io_deq_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/LSU.scala:551:25
  wire [31:0] _InputFIFO_io_deq_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_atomic;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_aq;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _InputFIFO_io_deq_bits_ctrl_rl;	// ventus/src/pipeline/LSU.scala:551:25
  wire        _shiftBoard_7_left_T = io_lsu_req_ready_0 & io_lsu_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:578:24
  wire        _shiftBoard_7_right_T = io_lsu_rsp_ready & _Coalscer_io_to_pipe_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24
  wire [7:0]  _GEN =
    {{_ShiftBoard_7_io_full},
     {_ShiftBoard_6_io_full},
     {_ShiftBoard_5_io_full},
     {_ShiftBoard_4_io_full},
     {_ShiftBoard_3_io_full},
     {_ShiftBoard_2_io_full},
     {_ShiftBoard_1_io_full},
     {_ShiftBoard_io_full}};	// ventus/src/pipeline/LSU.scala:572:51, :578:24
  assign io_lsu_req_ready_0 = ~_GEN[io_lsu_req_bits_ctrl_wid] & _InputFIFO_io_enq_ready;	// ventus/src/pipeline/LSU.scala:551:25, :578:24
  Queue1_vExeData InputFIFO (	// ventus/src/pipeline/LSU.scala:551:25
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_ready                      (_InputFIFO_io_enq_ready),
    .io_enq_valid
      (~_GEN[io_lsu_req_bits_ctrl_wid] & io_lsu_req_valid),	// ventus/src/pipeline/LSU.scala:578:24, :579:30
    .io_enq_bits_in1_0                 (io_lsu_req_bits_in1_0),
    .io_enq_bits_in1_1                 (io_lsu_req_bits_in1_1),
    .io_enq_bits_in1_2                 (io_lsu_req_bits_in1_2),
    .io_enq_bits_in1_3                 (io_lsu_req_bits_in1_3),
    .io_enq_bits_in1_4                 (io_lsu_req_bits_in1_4),
    .io_enq_bits_in1_5                 (io_lsu_req_bits_in1_5),
    .io_enq_bits_in1_6                 (io_lsu_req_bits_in1_6),
    .io_enq_bits_in1_7                 (io_lsu_req_bits_in1_7),
    .io_enq_bits_in1_8                 (io_lsu_req_bits_in1_8),
    .io_enq_bits_in1_9                 (io_lsu_req_bits_in1_9),
    .io_enq_bits_in1_10                (io_lsu_req_bits_in1_10),
    .io_enq_bits_in1_11                (io_lsu_req_bits_in1_11),
    .io_enq_bits_in1_12                (io_lsu_req_bits_in1_12),
    .io_enq_bits_in1_13                (io_lsu_req_bits_in1_13),
    .io_enq_bits_in1_14                (io_lsu_req_bits_in1_14),
    .io_enq_bits_in1_15                (io_lsu_req_bits_in1_15),
    .io_enq_bits_in1_16                (io_lsu_req_bits_in1_16),
    .io_enq_bits_in1_17                (io_lsu_req_bits_in1_17),
    .io_enq_bits_in1_18                (io_lsu_req_bits_in1_18),
    .io_enq_bits_in1_19                (io_lsu_req_bits_in1_19),
    .io_enq_bits_in1_20                (io_lsu_req_bits_in1_20),
    .io_enq_bits_in1_21                (io_lsu_req_bits_in1_21),
    .io_enq_bits_in1_22                (io_lsu_req_bits_in1_22),
    .io_enq_bits_in1_23                (io_lsu_req_bits_in1_23),
    .io_enq_bits_in1_24                (io_lsu_req_bits_in1_24),
    .io_enq_bits_in1_25                (io_lsu_req_bits_in1_25),
    .io_enq_bits_in1_26                (io_lsu_req_bits_in1_26),
    .io_enq_bits_in1_27                (io_lsu_req_bits_in1_27),
    .io_enq_bits_in1_28                (io_lsu_req_bits_in1_28),
    .io_enq_bits_in1_29                (io_lsu_req_bits_in1_29),
    .io_enq_bits_in1_30                (io_lsu_req_bits_in1_30),
    .io_enq_bits_in1_31                (io_lsu_req_bits_in1_31),
    .io_enq_bits_in2_0                 (io_lsu_req_bits_in2_0),
    .io_enq_bits_in2_1                 (io_lsu_req_bits_in2_1),
    .io_enq_bits_in2_2                 (io_lsu_req_bits_in2_2),
    .io_enq_bits_in2_3                 (io_lsu_req_bits_in2_3),
    .io_enq_bits_in2_4                 (io_lsu_req_bits_in2_4),
    .io_enq_bits_in2_5                 (io_lsu_req_bits_in2_5),
    .io_enq_bits_in2_6                 (io_lsu_req_bits_in2_6),
    .io_enq_bits_in2_7                 (io_lsu_req_bits_in2_7),
    .io_enq_bits_in2_8                 (io_lsu_req_bits_in2_8),
    .io_enq_bits_in2_9                 (io_lsu_req_bits_in2_9),
    .io_enq_bits_in2_10                (io_lsu_req_bits_in2_10),
    .io_enq_bits_in2_11                (io_lsu_req_bits_in2_11),
    .io_enq_bits_in2_12                (io_lsu_req_bits_in2_12),
    .io_enq_bits_in2_13                (io_lsu_req_bits_in2_13),
    .io_enq_bits_in2_14                (io_lsu_req_bits_in2_14),
    .io_enq_bits_in2_15                (io_lsu_req_bits_in2_15),
    .io_enq_bits_in2_16                (io_lsu_req_bits_in2_16),
    .io_enq_bits_in2_17                (io_lsu_req_bits_in2_17),
    .io_enq_bits_in2_18                (io_lsu_req_bits_in2_18),
    .io_enq_bits_in2_19                (io_lsu_req_bits_in2_19),
    .io_enq_bits_in2_20                (io_lsu_req_bits_in2_20),
    .io_enq_bits_in2_21                (io_lsu_req_bits_in2_21),
    .io_enq_bits_in2_22                (io_lsu_req_bits_in2_22),
    .io_enq_bits_in2_23                (io_lsu_req_bits_in2_23),
    .io_enq_bits_in2_24                (io_lsu_req_bits_in2_24),
    .io_enq_bits_in2_25                (io_lsu_req_bits_in2_25),
    .io_enq_bits_in2_26                (io_lsu_req_bits_in2_26),
    .io_enq_bits_in2_27                (io_lsu_req_bits_in2_27),
    .io_enq_bits_in2_28                (io_lsu_req_bits_in2_28),
    .io_enq_bits_in2_29                (io_lsu_req_bits_in2_29),
    .io_enq_bits_in2_30                (io_lsu_req_bits_in2_30),
    .io_enq_bits_in2_31                (io_lsu_req_bits_in2_31),
    .io_enq_bits_in3_0                 (io_lsu_req_bits_in3_0),
    .io_enq_bits_in3_1                 (io_lsu_req_bits_in3_1),
    .io_enq_bits_in3_2                 (io_lsu_req_bits_in3_2),
    .io_enq_bits_in3_3                 (io_lsu_req_bits_in3_3),
    .io_enq_bits_in3_4                 (io_lsu_req_bits_in3_4),
    .io_enq_bits_in3_5                 (io_lsu_req_bits_in3_5),
    .io_enq_bits_in3_6                 (io_lsu_req_bits_in3_6),
    .io_enq_bits_in3_7                 (io_lsu_req_bits_in3_7),
    .io_enq_bits_in3_8                 (io_lsu_req_bits_in3_8),
    .io_enq_bits_in3_9                 (io_lsu_req_bits_in3_9),
    .io_enq_bits_in3_10                (io_lsu_req_bits_in3_10),
    .io_enq_bits_in3_11                (io_lsu_req_bits_in3_11),
    .io_enq_bits_in3_12                (io_lsu_req_bits_in3_12),
    .io_enq_bits_in3_13                (io_lsu_req_bits_in3_13),
    .io_enq_bits_in3_14                (io_lsu_req_bits_in3_14),
    .io_enq_bits_in3_15                (io_lsu_req_bits_in3_15),
    .io_enq_bits_in3_16                (io_lsu_req_bits_in3_16),
    .io_enq_bits_in3_17                (io_lsu_req_bits_in3_17),
    .io_enq_bits_in3_18                (io_lsu_req_bits_in3_18),
    .io_enq_bits_in3_19                (io_lsu_req_bits_in3_19),
    .io_enq_bits_in3_20                (io_lsu_req_bits_in3_20),
    .io_enq_bits_in3_21                (io_lsu_req_bits_in3_21),
    .io_enq_bits_in3_22                (io_lsu_req_bits_in3_22),
    .io_enq_bits_in3_23                (io_lsu_req_bits_in3_23),
    .io_enq_bits_in3_24                (io_lsu_req_bits_in3_24),
    .io_enq_bits_in3_25                (io_lsu_req_bits_in3_25),
    .io_enq_bits_in3_26                (io_lsu_req_bits_in3_26),
    .io_enq_bits_in3_27                (io_lsu_req_bits_in3_27),
    .io_enq_bits_in3_28                (io_lsu_req_bits_in3_28),
    .io_enq_bits_in3_29                (io_lsu_req_bits_in3_29),
    .io_enq_bits_in3_30                (io_lsu_req_bits_in3_30),
    .io_enq_bits_in3_31                (io_lsu_req_bits_in3_31),
    .io_enq_bits_mask_0                (io_lsu_req_bits_mask_0),
    .io_enq_bits_mask_1                (io_lsu_req_bits_mask_1),
    .io_enq_bits_mask_2                (io_lsu_req_bits_mask_2),
    .io_enq_bits_mask_3                (io_lsu_req_bits_mask_3),
    .io_enq_bits_mask_4                (io_lsu_req_bits_mask_4),
    .io_enq_bits_mask_5                (io_lsu_req_bits_mask_5),
    .io_enq_bits_mask_6                (io_lsu_req_bits_mask_6),
    .io_enq_bits_mask_7                (io_lsu_req_bits_mask_7),
    .io_enq_bits_mask_8                (io_lsu_req_bits_mask_8),
    .io_enq_bits_mask_9                (io_lsu_req_bits_mask_9),
    .io_enq_bits_mask_10               (io_lsu_req_bits_mask_10),
    .io_enq_bits_mask_11               (io_lsu_req_bits_mask_11),
    .io_enq_bits_mask_12               (io_lsu_req_bits_mask_12),
    .io_enq_bits_mask_13               (io_lsu_req_bits_mask_13),
    .io_enq_bits_mask_14               (io_lsu_req_bits_mask_14),
    .io_enq_bits_mask_15               (io_lsu_req_bits_mask_15),
    .io_enq_bits_mask_16               (io_lsu_req_bits_mask_16),
    .io_enq_bits_mask_17               (io_lsu_req_bits_mask_17),
    .io_enq_bits_mask_18               (io_lsu_req_bits_mask_18),
    .io_enq_bits_mask_19               (io_lsu_req_bits_mask_19),
    .io_enq_bits_mask_20               (io_lsu_req_bits_mask_20),
    .io_enq_bits_mask_21               (io_lsu_req_bits_mask_21),
    .io_enq_bits_mask_22               (io_lsu_req_bits_mask_22),
    .io_enq_bits_mask_23               (io_lsu_req_bits_mask_23),
    .io_enq_bits_mask_24               (io_lsu_req_bits_mask_24),
    .io_enq_bits_mask_25               (io_lsu_req_bits_mask_25),
    .io_enq_bits_mask_26               (io_lsu_req_bits_mask_26),
    .io_enq_bits_mask_27               (io_lsu_req_bits_mask_27),
    .io_enq_bits_mask_28               (io_lsu_req_bits_mask_28),
    .io_enq_bits_mask_29               (io_lsu_req_bits_mask_29),
    .io_enq_bits_mask_30               (io_lsu_req_bits_mask_30),
    .io_enq_bits_mask_31               (io_lsu_req_bits_mask_31),
    .io_enq_bits_ctrl_inst             (io_lsu_req_bits_ctrl_inst),
    .io_enq_bits_ctrl_wid              (io_lsu_req_bits_ctrl_wid),
    .io_enq_bits_ctrl_fp               (io_lsu_req_bits_ctrl_fp),
    .io_enq_bits_ctrl_branch           (io_lsu_req_bits_ctrl_branch),
    .io_enq_bits_ctrl_simt_stack       (io_lsu_req_bits_ctrl_simt_stack),
    .io_enq_bits_ctrl_simt_stack_op    (io_lsu_req_bits_ctrl_simt_stack_op),
    .io_enq_bits_ctrl_barrier          (io_lsu_req_bits_ctrl_barrier),
    .io_enq_bits_ctrl_csr              (io_lsu_req_bits_ctrl_csr),
    .io_enq_bits_ctrl_reverse          (io_lsu_req_bits_ctrl_reverse),
    .io_enq_bits_ctrl_sel_alu2         (io_lsu_req_bits_ctrl_sel_alu2),
    .io_enq_bits_ctrl_sel_alu1         (io_lsu_req_bits_ctrl_sel_alu1),
    .io_enq_bits_ctrl_isvec            (io_lsu_req_bits_ctrl_isvec),
    .io_enq_bits_ctrl_sel_alu3         (io_lsu_req_bits_ctrl_sel_alu3),
    .io_enq_bits_ctrl_mask             (io_lsu_req_bits_ctrl_mask),
    .io_enq_bits_ctrl_sel_imm          (io_lsu_req_bits_ctrl_sel_imm),
    .io_enq_bits_ctrl_mem_whb          (io_lsu_req_bits_ctrl_mem_whb),
    .io_enq_bits_ctrl_mem_unsigned     (io_lsu_req_bits_ctrl_mem_unsigned),
    .io_enq_bits_ctrl_alu_fn           (io_lsu_req_bits_ctrl_alu_fn),
    .io_enq_bits_ctrl_force_rm_rtz     (io_lsu_req_bits_ctrl_force_rm_rtz),
    .io_enq_bits_ctrl_is_vls12         (io_lsu_req_bits_ctrl_is_vls12),
    .io_enq_bits_ctrl_mem              (io_lsu_req_bits_ctrl_mem),
    .io_enq_bits_ctrl_mul              (io_lsu_req_bits_ctrl_mul),
    .io_enq_bits_ctrl_tc               (io_lsu_req_bits_ctrl_tc),
    .io_enq_bits_ctrl_disable_mask     (io_lsu_req_bits_ctrl_disable_mask),
    .io_enq_bits_ctrl_custom_signal_0  (io_lsu_req_bits_ctrl_custom_signal_0),
    .io_enq_bits_ctrl_mem_cmd          (io_lsu_req_bits_ctrl_mem_cmd),
    .io_enq_bits_ctrl_mop              (io_lsu_req_bits_ctrl_mop),
    .io_enq_bits_ctrl_reg_idx1         (io_lsu_req_bits_ctrl_reg_idx1),
    .io_enq_bits_ctrl_reg_idx2         (io_lsu_req_bits_ctrl_reg_idx2),
    .io_enq_bits_ctrl_reg_idx3         (io_lsu_req_bits_ctrl_reg_idx3),
    .io_enq_bits_ctrl_reg_idxw         (io_lsu_req_bits_ctrl_reg_idxw),
    .io_enq_bits_ctrl_wvd              (io_lsu_req_bits_ctrl_wvd),
    .io_enq_bits_ctrl_fence            (io_lsu_req_bits_ctrl_fence),
    .io_enq_bits_ctrl_sfu              (io_lsu_req_bits_ctrl_sfu),
    .io_enq_bits_ctrl_readmask         (io_lsu_req_bits_ctrl_readmask),
    .io_enq_bits_ctrl_writemask        (io_lsu_req_bits_ctrl_writemask),
    .io_enq_bits_ctrl_wxd              (io_lsu_req_bits_ctrl_wxd),
    .io_enq_bits_ctrl_pc               (io_lsu_req_bits_ctrl_pc),
    .io_enq_bits_ctrl_imm_ext          (io_lsu_req_bits_ctrl_imm_ext),
    .io_enq_bits_ctrl_spike_info_sm_id (io_lsu_req_bits_ctrl_spike_info_sm_id),
    .io_enq_bits_ctrl_spike_info_pc    (io_lsu_req_bits_ctrl_spike_info_pc),
    .io_enq_bits_ctrl_spike_info_inst  (io_lsu_req_bits_ctrl_spike_info_inst),
    .io_enq_bits_ctrl_atomic           (io_lsu_req_bits_ctrl_atomic),
    .io_enq_bits_ctrl_aq               (io_lsu_req_bits_ctrl_aq),
    .io_enq_bits_ctrl_rl               (io_lsu_req_bits_ctrl_rl),
    .io_deq_ready                      (_AddrCalc_io_from_fifo_ready),	// ventus/src/pipeline/LSU.scala:554:24
    .io_deq_valid                      (_InputFIFO_io_deq_valid),
    .io_deq_bits_in1_0                 (_InputFIFO_io_deq_bits_in1_0),
    .io_deq_bits_in1_1                 (_InputFIFO_io_deq_bits_in1_1),
    .io_deq_bits_in1_2                 (_InputFIFO_io_deq_bits_in1_2),
    .io_deq_bits_in1_3                 (_InputFIFO_io_deq_bits_in1_3),
    .io_deq_bits_in1_4                 (_InputFIFO_io_deq_bits_in1_4),
    .io_deq_bits_in1_5                 (_InputFIFO_io_deq_bits_in1_5),
    .io_deq_bits_in1_6                 (_InputFIFO_io_deq_bits_in1_6),
    .io_deq_bits_in1_7                 (_InputFIFO_io_deq_bits_in1_7),
    .io_deq_bits_in1_8                 (_InputFIFO_io_deq_bits_in1_8),
    .io_deq_bits_in1_9                 (_InputFIFO_io_deq_bits_in1_9),
    .io_deq_bits_in1_10                (_InputFIFO_io_deq_bits_in1_10),
    .io_deq_bits_in1_11                (_InputFIFO_io_deq_bits_in1_11),
    .io_deq_bits_in1_12                (_InputFIFO_io_deq_bits_in1_12),
    .io_deq_bits_in1_13                (_InputFIFO_io_deq_bits_in1_13),
    .io_deq_bits_in1_14                (_InputFIFO_io_deq_bits_in1_14),
    .io_deq_bits_in1_15                (_InputFIFO_io_deq_bits_in1_15),
    .io_deq_bits_in1_16                (_InputFIFO_io_deq_bits_in1_16),
    .io_deq_bits_in1_17                (_InputFIFO_io_deq_bits_in1_17),
    .io_deq_bits_in1_18                (_InputFIFO_io_deq_bits_in1_18),
    .io_deq_bits_in1_19                (_InputFIFO_io_deq_bits_in1_19),
    .io_deq_bits_in1_20                (_InputFIFO_io_deq_bits_in1_20),
    .io_deq_bits_in1_21                (_InputFIFO_io_deq_bits_in1_21),
    .io_deq_bits_in1_22                (_InputFIFO_io_deq_bits_in1_22),
    .io_deq_bits_in1_23                (_InputFIFO_io_deq_bits_in1_23),
    .io_deq_bits_in1_24                (_InputFIFO_io_deq_bits_in1_24),
    .io_deq_bits_in1_25                (_InputFIFO_io_deq_bits_in1_25),
    .io_deq_bits_in1_26                (_InputFIFO_io_deq_bits_in1_26),
    .io_deq_bits_in1_27                (_InputFIFO_io_deq_bits_in1_27),
    .io_deq_bits_in1_28                (_InputFIFO_io_deq_bits_in1_28),
    .io_deq_bits_in1_29                (_InputFIFO_io_deq_bits_in1_29),
    .io_deq_bits_in1_30                (_InputFIFO_io_deq_bits_in1_30),
    .io_deq_bits_in1_31                (_InputFIFO_io_deq_bits_in1_31),
    .io_deq_bits_in2_0                 (_InputFIFO_io_deq_bits_in2_0),
    .io_deq_bits_in2_1                 (_InputFIFO_io_deq_bits_in2_1),
    .io_deq_bits_in2_2                 (_InputFIFO_io_deq_bits_in2_2),
    .io_deq_bits_in2_3                 (_InputFIFO_io_deq_bits_in2_3),
    .io_deq_bits_in2_4                 (_InputFIFO_io_deq_bits_in2_4),
    .io_deq_bits_in2_5                 (_InputFIFO_io_deq_bits_in2_5),
    .io_deq_bits_in2_6                 (_InputFIFO_io_deq_bits_in2_6),
    .io_deq_bits_in2_7                 (_InputFIFO_io_deq_bits_in2_7),
    .io_deq_bits_in2_8                 (_InputFIFO_io_deq_bits_in2_8),
    .io_deq_bits_in2_9                 (_InputFIFO_io_deq_bits_in2_9),
    .io_deq_bits_in2_10                (_InputFIFO_io_deq_bits_in2_10),
    .io_deq_bits_in2_11                (_InputFIFO_io_deq_bits_in2_11),
    .io_deq_bits_in2_12                (_InputFIFO_io_deq_bits_in2_12),
    .io_deq_bits_in2_13                (_InputFIFO_io_deq_bits_in2_13),
    .io_deq_bits_in2_14                (_InputFIFO_io_deq_bits_in2_14),
    .io_deq_bits_in2_15                (_InputFIFO_io_deq_bits_in2_15),
    .io_deq_bits_in2_16                (_InputFIFO_io_deq_bits_in2_16),
    .io_deq_bits_in2_17                (_InputFIFO_io_deq_bits_in2_17),
    .io_deq_bits_in2_18                (_InputFIFO_io_deq_bits_in2_18),
    .io_deq_bits_in2_19                (_InputFIFO_io_deq_bits_in2_19),
    .io_deq_bits_in2_20                (_InputFIFO_io_deq_bits_in2_20),
    .io_deq_bits_in2_21                (_InputFIFO_io_deq_bits_in2_21),
    .io_deq_bits_in2_22                (_InputFIFO_io_deq_bits_in2_22),
    .io_deq_bits_in2_23                (_InputFIFO_io_deq_bits_in2_23),
    .io_deq_bits_in2_24                (_InputFIFO_io_deq_bits_in2_24),
    .io_deq_bits_in2_25                (_InputFIFO_io_deq_bits_in2_25),
    .io_deq_bits_in2_26                (_InputFIFO_io_deq_bits_in2_26),
    .io_deq_bits_in2_27                (_InputFIFO_io_deq_bits_in2_27),
    .io_deq_bits_in2_28                (_InputFIFO_io_deq_bits_in2_28),
    .io_deq_bits_in2_29                (_InputFIFO_io_deq_bits_in2_29),
    .io_deq_bits_in2_30                (_InputFIFO_io_deq_bits_in2_30),
    .io_deq_bits_in2_31                (_InputFIFO_io_deq_bits_in2_31),
    .io_deq_bits_in3_0                 (_InputFIFO_io_deq_bits_in3_0),
    .io_deq_bits_in3_1                 (_InputFIFO_io_deq_bits_in3_1),
    .io_deq_bits_in3_2                 (_InputFIFO_io_deq_bits_in3_2),
    .io_deq_bits_in3_3                 (_InputFIFO_io_deq_bits_in3_3),
    .io_deq_bits_in3_4                 (_InputFIFO_io_deq_bits_in3_4),
    .io_deq_bits_in3_5                 (_InputFIFO_io_deq_bits_in3_5),
    .io_deq_bits_in3_6                 (_InputFIFO_io_deq_bits_in3_6),
    .io_deq_bits_in3_7                 (_InputFIFO_io_deq_bits_in3_7),
    .io_deq_bits_in3_8                 (_InputFIFO_io_deq_bits_in3_8),
    .io_deq_bits_in3_9                 (_InputFIFO_io_deq_bits_in3_9),
    .io_deq_bits_in3_10                (_InputFIFO_io_deq_bits_in3_10),
    .io_deq_bits_in3_11                (_InputFIFO_io_deq_bits_in3_11),
    .io_deq_bits_in3_12                (_InputFIFO_io_deq_bits_in3_12),
    .io_deq_bits_in3_13                (_InputFIFO_io_deq_bits_in3_13),
    .io_deq_bits_in3_14                (_InputFIFO_io_deq_bits_in3_14),
    .io_deq_bits_in3_15                (_InputFIFO_io_deq_bits_in3_15),
    .io_deq_bits_in3_16                (_InputFIFO_io_deq_bits_in3_16),
    .io_deq_bits_in3_17                (_InputFIFO_io_deq_bits_in3_17),
    .io_deq_bits_in3_18                (_InputFIFO_io_deq_bits_in3_18),
    .io_deq_bits_in3_19                (_InputFIFO_io_deq_bits_in3_19),
    .io_deq_bits_in3_20                (_InputFIFO_io_deq_bits_in3_20),
    .io_deq_bits_in3_21                (_InputFIFO_io_deq_bits_in3_21),
    .io_deq_bits_in3_22                (_InputFIFO_io_deq_bits_in3_22),
    .io_deq_bits_in3_23                (_InputFIFO_io_deq_bits_in3_23),
    .io_deq_bits_in3_24                (_InputFIFO_io_deq_bits_in3_24),
    .io_deq_bits_in3_25                (_InputFIFO_io_deq_bits_in3_25),
    .io_deq_bits_in3_26                (_InputFIFO_io_deq_bits_in3_26),
    .io_deq_bits_in3_27                (_InputFIFO_io_deq_bits_in3_27),
    .io_deq_bits_in3_28                (_InputFIFO_io_deq_bits_in3_28),
    .io_deq_bits_in3_29                (_InputFIFO_io_deq_bits_in3_29),
    .io_deq_bits_in3_30                (_InputFIFO_io_deq_bits_in3_30),
    .io_deq_bits_in3_31                (_InputFIFO_io_deq_bits_in3_31),
    .io_deq_bits_mask_0                (_InputFIFO_io_deq_bits_mask_0),
    .io_deq_bits_mask_1                (_InputFIFO_io_deq_bits_mask_1),
    .io_deq_bits_mask_2                (_InputFIFO_io_deq_bits_mask_2),
    .io_deq_bits_mask_3                (_InputFIFO_io_deq_bits_mask_3),
    .io_deq_bits_mask_4                (_InputFIFO_io_deq_bits_mask_4),
    .io_deq_bits_mask_5                (_InputFIFO_io_deq_bits_mask_5),
    .io_deq_bits_mask_6                (_InputFIFO_io_deq_bits_mask_6),
    .io_deq_bits_mask_7                (_InputFIFO_io_deq_bits_mask_7),
    .io_deq_bits_mask_8                (_InputFIFO_io_deq_bits_mask_8),
    .io_deq_bits_mask_9                (_InputFIFO_io_deq_bits_mask_9),
    .io_deq_bits_mask_10               (_InputFIFO_io_deq_bits_mask_10),
    .io_deq_bits_mask_11               (_InputFIFO_io_deq_bits_mask_11),
    .io_deq_bits_mask_12               (_InputFIFO_io_deq_bits_mask_12),
    .io_deq_bits_mask_13               (_InputFIFO_io_deq_bits_mask_13),
    .io_deq_bits_mask_14               (_InputFIFO_io_deq_bits_mask_14),
    .io_deq_bits_mask_15               (_InputFIFO_io_deq_bits_mask_15),
    .io_deq_bits_mask_16               (_InputFIFO_io_deq_bits_mask_16),
    .io_deq_bits_mask_17               (_InputFIFO_io_deq_bits_mask_17),
    .io_deq_bits_mask_18               (_InputFIFO_io_deq_bits_mask_18),
    .io_deq_bits_mask_19               (_InputFIFO_io_deq_bits_mask_19),
    .io_deq_bits_mask_20               (_InputFIFO_io_deq_bits_mask_20),
    .io_deq_bits_mask_21               (_InputFIFO_io_deq_bits_mask_21),
    .io_deq_bits_mask_22               (_InputFIFO_io_deq_bits_mask_22),
    .io_deq_bits_mask_23               (_InputFIFO_io_deq_bits_mask_23),
    .io_deq_bits_mask_24               (_InputFIFO_io_deq_bits_mask_24),
    .io_deq_bits_mask_25               (_InputFIFO_io_deq_bits_mask_25),
    .io_deq_bits_mask_26               (_InputFIFO_io_deq_bits_mask_26),
    .io_deq_bits_mask_27               (_InputFIFO_io_deq_bits_mask_27),
    .io_deq_bits_mask_28               (_InputFIFO_io_deq_bits_mask_28),
    .io_deq_bits_mask_29               (_InputFIFO_io_deq_bits_mask_29),
    .io_deq_bits_mask_30               (_InputFIFO_io_deq_bits_mask_30),
    .io_deq_bits_mask_31               (_InputFIFO_io_deq_bits_mask_31),
    .io_deq_bits_ctrl_wid              (_InputFIFO_io_deq_bits_ctrl_wid),
    .io_deq_bits_ctrl_isvec            (_InputFIFO_io_deq_bits_ctrl_isvec),
    .io_deq_bits_ctrl_mem_whb          (_InputFIFO_io_deq_bits_ctrl_mem_whb),
    .io_deq_bits_ctrl_mem_unsigned     (_InputFIFO_io_deq_bits_ctrl_mem_unsigned),
    .io_deq_bits_ctrl_alu_fn           (_InputFIFO_io_deq_bits_ctrl_alu_fn),
    .io_deq_bits_ctrl_is_vls12         (_InputFIFO_io_deq_bits_ctrl_is_vls12),
    .io_deq_bits_ctrl_mem              (_InputFIFO_io_deq_bits_ctrl_mem),
    .io_deq_bits_ctrl_disable_mask     (_InputFIFO_io_deq_bits_ctrl_disable_mask),
    .io_deq_bits_ctrl_mem_cmd          (_InputFIFO_io_deq_bits_ctrl_mem_cmd),
    .io_deq_bits_ctrl_mop              (_InputFIFO_io_deq_bits_ctrl_mop),
    .io_deq_bits_ctrl_reg_idx2         (_InputFIFO_io_deq_bits_ctrl_reg_idx2),
    .io_deq_bits_ctrl_reg_idx3         (_InputFIFO_io_deq_bits_ctrl_reg_idx3),
    .io_deq_bits_ctrl_reg_idxw         (_InputFIFO_io_deq_bits_ctrl_reg_idxw),
    .io_deq_bits_ctrl_wvd              (_InputFIFO_io_deq_bits_ctrl_wvd),
    .io_deq_bits_ctrl_fence            (_InputFIFO_io_deq_bits_ctrl_fence),
    .io_deq_bits_ctrl_wxd              (_InputFIFO_io_deq_bits_ctrl_wxd),
    .io_deq_bits_ctrl_pc               (_InputFIFO_io_deq_bits_ctrl_pc),
    .io_deq_bits_ctrl_spike_info_sm_id (_InputFIFO_io_deq_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc    (_InputFIFO_io_deq_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst  (_InputFIFO_io_deq_bits_ctrl_spike_info_inst),
    .io_deq_bits_ctrl_atomic           (_InputFIFO_io_deq_bits_ctrl_atomic),
    .io_deq_bits_ctrl_aq               (_InputFIFO_io_deq_bits_ctrl_aq),
    .io_deq_bits_ctrl_rl               (_InputFIFO_io_deq_bits_ctrl_rl)
  );
  AddrCalculate AddrCalc (	// ventus/src/pipeline/LSU.scala:554:24
    .clock                                         (clock),
    .reset                                         (reset),
    .io_from_fifo_ready                            (_AddrCalc_io_from_fifo_ready),
    .io_from_fifo_valid                            (_InputFIFO_io_deq_valid),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_0                       (_InputFIFO_io_deq_bits_in1_0),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_1                       (_InputFIFO_io_deq_bits_in1_1),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_2                       (_InputFIFO_io_deq_bits_in1_2),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_3                       (_InputFIFO_io_deq_bits_in1_3),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_4                       (_InputFIFO_io_deq_bits_in1_4),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_5                       (_InputFIFO_io_deq_bits_in1_5),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_6                       (_InputFIFO_io_deq_bits_in1_6),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_7                       (_InputFIFO_io_deq_bits_in1_7),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_8                       (_InputFIFO_io_deq_bits_in1_8),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_9                       (_InputFIFO_io_deq_bits_in1_9),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_10                      (_InputFIFO_io_deq_bits_in1_10),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_11                      (_InputFIFO_io_deq_bits_in1_11),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_12                      (_InputFIFO_io_deq_bits_in1_12),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_13                      (_InputFIFO_io_deq_bits_in1_13),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_14                      (_InputFIFO_io_deq_bits_in1_14),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_15                      (_InputFIFO_io_deq_bits_in1_15),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_16                      (_InputFIFO_io_deq_bits_in1_16),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_17                      (_InputFIFO_io_deq_bits_in1_17),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_18                      (_InputFIFO_io_deq_bits_in1_18),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_19                      (_InputFIFO_io_deq_bits_in1_19),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_20                      (_InputFIFO_io_deq_bits_in1_20),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_21                      (_InputFIFO_io_deq_bits_in1_21),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_22                      (_InputFIFO_io_deq_bits_in1_22),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_23                      (_InputFIFO_io_deq_bits_in1_23),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_24                      (_InputFIFO_io_deq_bits_in1_24),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_25                      (_InputFIFO_io_deq_bits_in1_25),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_26                      (_InputFIFO_io_deq_bits_in1_26),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_27                      (_InputFIFO_io_deq_bits_in1_27),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_28                      (_InputFIFO_io_deq_bits_in1_28),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_29                      (_InputFIFO_io_deq_bits_in1_29),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_30                      (_InputFIFO_io_deq_bits_in1_30),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in1_31                      (_InputFIFO_io_deq_bits_in1_31),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_0                       (_InputFIFO_io_deq_bits_in2_0),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_1                       (_InputFIFO_io_deq_bits_in2_1),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_2                       (_InputFIFO_io_deq_bits_in2_2),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_3                       (_InputFIFO_io_deq_bits_in2_3),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_4                       (_InputFIFO_io_deq_bits_in2_4),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_5                       (_InputFIFO_io_deq_bits_in2_5),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_6                       (_InputFIFO_io_deq_bits_in2_6),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_7                       (_InputFIFO_io_deq_bits_in2_7),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_8                       (_InputFIFO_io_deq_bits_in2_8),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_9                       (_InputFIFO_io_deq_bits_in2_9),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_10                      (_InputFIFO_io_deq_bits_in2_10),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_11                      (_InputFIFO_io_deq_bits_in2_11),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_12                      (_InputFIFO_io_deq_bits_in2_12),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_13                      (_InputFIFO_io_deq_bits_in2_13),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_14                      (_InputFIFO_io_deq_bits_in2_14),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_15                      (_InputFIFO_io_deq_bits_in2_15),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_16                      (_InputFIFO_io_deq_bits_in2_16),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_17                      (_InputFIFO_io_deq_bits_in2_17),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_18                      (_InputFIFO_io_deq_bits_in2_18),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_19                      (_InputFIFO_io_deq_bits_in2_19),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_20                      (_InputFIFO_io_deq_bits_in2_20),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_21                      (_InputFIFO_io_deq_bits_in2_21),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_22                      (_InputFIFO_io_deq_bits_in2_22),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_23                      (_InputFIFO_io_deq_bits_in2_23),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_24                      (_InputFIFO_io_deq_bits_in2_24),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_25                      (_InputFIFO_io_deq_bits_in2_25),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_26                      (_InputFIFO_io_deq_bits_in2_26),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_27                      (_InputFIFO_io_deq_bits_in2_27),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_28                      (_InputFIFO_io_deq_bits_in2_28),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_29                      (_InputFIFO_io_deq_bits_in2_29),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_30                      (_InputFIFO_io_deq_bits_in2_30),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in2_31                      (_InputFIFO_io_deq_bits_in2_31),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_0                       (_InputFIFO_io_deq_bits_in3_0),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_1                       (_InputFIFO_io_deq_bits_in3_1),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_2                       (_InputFIFO_io_deq_bits_in3_2),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_3                       (_InputFIFO_io_deq_bits_in3_3),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_4                       (_InputFIFO_io_deq_bits_in3_4),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_5                       (_InputFIFO_io_deq_bits_in3_5),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_6                       (_InputFIFO_io_deq_bits_in3_6),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_7                       (_InputFIFO_io_deq_bits_in3_7),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_8                       (_InputFIFO_io_deq_bits_in3_8),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_9                       (_InputFIFO_io_deq_bits_in3_9),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_10                      (_InputFIFO_io_deq_bits_in3_10),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_11                      (_InputFIFO_io_deq_bits_in3_11),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_12                      (_InputFIFO_io_deq_bits_in3_12),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_13                      (_InputFIFO_io_deq_bits_in3_13),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_14                      (_InputFIFO_io_deq_bits_in3_14),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_15                      (_InputFIFO_io_deq_bits_in3_15),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_16                      (_InputFIFO_io_deq_bits_in3_16),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_17                      (_InputFIFO_io_deq_bits_in3_17),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_18                      (_InputFIFO_io_deq_bits_in3_18),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_19                      (_InputFIFO_io_deq_bits_in3_19),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_20                      (_InputFIFO_io_deq_bits_in3_20),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_21                      (_InputFIFO_io_deq_bits_in3_21),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_22                      (_InputFIFO_io_deq_bits_in3_22),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_23                      (_InputFIFO_io_deq_bits_in3_23),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_24                      (_InputFIFO_io_deq_bits_in3_24),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_25                      (_InputFIFO_io_deq_bits_in3_25),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_26                      (_InputFIFO_io_deq_bits_in3_26),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_27                      (_InputFIFO_io_deq_bits_in3_27),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_28                      (_InputFIFO_io_deq_bits_in3_28),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_29                      (_InputFIFO_io_deq_bits_in3_29),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_30                      (_InputFIFO_io_deq_bits_in3_30),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_in3_31                      (_InputFIFO_io_deq_bits_in3_31),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_0                      (_InputFIFO_io_deq_bits_mask_0),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_1                      (_InputFIFO_io_deq_bits_mask_1),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_2                      (_InputFIFO_io_deq_bits_mask_2),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_3                      (_InputFIFO_io_deq_bits_mask_3),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_4                      (_InputFIFO_io_deq_bits_mask_4),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_5                      (_InputFIFO_io_deq_bits_mask_5),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_6                      (_InputFIFO_io_deq_bits_mask_6),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_7                      (_InputFIFO_io_deq_bits_mask_7),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_8                      (_InputFIFO_io_deq_bits_mask_8),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_9                      (_InputFIFO_io_deq_bits_mask_9),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_10                     (_InputFIFO_io_deq_bits_mask_10),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_11                     (_InputFIFO_io_deq_bits_mask_11),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_12                     (_InputFIFO_io_deq_bits_mask_12),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_13                     (_InputFIFO_io_deq_bits_mask_13),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_14                     (_InputFIFO_io_deq_bits_mask_14),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_15                     (_InputFIFO_io_deq_bits_mask_15),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_16                     (_InputFIFO_io_deq_bits_mask_16),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_17                     (_InputFIFO_io_deq_bits_mask_17),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_18                     (_InputFIFO_io_deq_bits_mask_18),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_19                     (_InputFIFO_io_deq_bits_mask_19),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_20                     (_InputFIFO_io_deq_bits_mask_20),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_21                     (_InputFIFO_io_deq_bits_mask_21),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_22                     (_InputFIFO_io_deq_bits_mask_22),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_23                     (_InputFIFO_io_deq_bits_mask_23),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_24                     (_InputFIFO_io_deq_bits_mask_24),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_25                     (_InputFIFO_io_deq_bits_mask_25),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_26                     (_InputFIFO_io_deq_bits_mask_26),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_27                     (_InputFIFO_io_deq_bits_mask_27),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_28                     (_InputFIFO_io_deq_bits_mask_28),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_29                     (_InputFIFO_io_deq_bits_mask_29),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_30                     (_InputFIFO_io_deq_bits_mask_30),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_mask_31                     (_InputFIFO_io_deq_bits_mask_31),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_wid                    (_InputFIFO_io_deq_bits_ctrl_wid),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_isvec                  (_InputFIFO_io_deq_bits_ctrl_isvec),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_mem_whb                (_InputFIFO_io_deq_bits_ctrl_mem_whb),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_mem_unsigned
      (_InputFIFO_io_deq_bits_ctrl_mem_unsigned),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_alu_fn                 (_InputFIFO_io_deq_bits_ctrl_alu_fn),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_is_vls12               (_InputFIFO_io_deq_bits_ctrl_is_vls12),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_mem                    (_InputFIFO_io_deq_bits_ctrl_mem),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_disable_mask
      (_InputFIFO_io_deq_bits_ctrl_disable_mask),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_mem_cmd                (_InputFIFO_io_deq_bits_ctrl_mem_cmd),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_mop                    (_InputFIFO_io_deq_bits_ctrl_mop),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_reg_idx2               (_InputFIFO_io_deq_bits_ctrl_reg_idx2),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_reg_idx3               (_InputFIFO_io_deq_bits_ctrl_reg_idx3),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_reg_idxw               (_InputFIFO_io_deq_bits_ctrl_reg_idxw),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_wvd                    (_InputFIFO_io_deq_bits_ctrl_wvd),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_fence                  (_InputFIFO_io_deq_bits_ctrl_fence),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_wxd                    (_InputFIFO_io_deq_bits_ctrl_wxd),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_pc                     (_InputFIFO_io_deq_bits_ctrl_pc),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_spike_info_sm_id
      (_InputFIFO_io_deq_bits_ctrl_spike_info_sm_id),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_spike_info_pc
      (_InputFIFO_io_deq_bits_ctrl_spike_info_pc),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_spike_info_inst
      (_InputFIFO_io_deq_bits_ctrl_spike_info_inst),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_atomic                 (_InputFIFO_io_deq_bits_ctrl_atomic),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_aq                     (_InputFIFO_io_deq_bits_ctrl_aq),	// ventus/src/pipeline/LSU.scala:551:25
    .io_from_fifo_bits_ctrl_rl                     (_InputFIFO_io_deq_bits_ctrl_rl),	// ventus/src/pipeline/LSU.scala:551:25
    .io_csr_wid                                    (io_csr_wid),
    .io_csr_pds                                    (io_csr_pds),
    .io_csr_numw                                   (io_csr_numw),
    .io_csr_tid                                    (io_csr_tid),
    .io_to_mshr_ready                              (_Coalscer_io_from_addr_ready),	// ventus/src/pipeline/LSU.scala:565:24
    .io_to_mshr_valid                              (_AddrCalc_io_to_mshr_valid),
    .io_to_mshr_bits_tag_warp_id
      (_AddrCalc_io_to_mshr_bits_tag_warp_id),
    .io_to_mshr_bits_tag_wfd                       (_AddrCalc_io_to_mshr_bits_tag_wfd),
    .io_to_mshr_bits_tag_wxd                       (_AddrCalc_io_to_mshr_bits_tag_wxd),
    .io_to_mshr_bits_tag_reg_idxw
      (_AddrCalc_io_to_mshr_bits_tag_reg_idxw),
    .io_to_mshr_bits_tag_mask_0                    (_AddrCalc_io_to_mshr_bits_tag_mask_0),
    .io_to_mshr_bits_tag_mask_1                    (_AddrCalc_io_to_mshr_bits_tag_mask_1),
    .io_to_mshr_bits_tag_mask_2                    (_AddrCalc_io_to_mshr_bits_tag_mask_2),
    .io_to_mshr_bits_tag_mask_3                    (_AddrCalc_io_to_mshr_bits_tag_mask_3),
    .io_to_mshr_bits_tag_mask_4                    (_AddrCalc_io_to_mshr_bits_tag_mask_4),
    .io_to_mshr_bits_tag_mask_5                    (_AddrCalc_io_to_mshr_bits_tag_mask_5),
    .io_to_mshr_bits_tag_mask_6                    (_AddrCalc_io_to_mshr_bits_tag_mask_6),
    .io_to_mshr_bits_tag_mask_7                    (_AddrCalc_io_to_mshr_bits_tag_mask_7),
    .io_to_mshr_bits_tag_mask_8                    (_AddrCalc_io_to_mshr_bits_tag_mask_8),
    .io_to_mshr_bits_tag_mask_9                    (_AddrCalc_io_to_mshr_bits_tag_mask_9),
    .io_to_mshr_bits_tag_mask_10
      (_AddrCalc_io_to_mshr_bits_tag_mask_10),
    .io_to_mshr_bits_tag_mask_11
      (_AddrCalc_io_to_mshr_bits_tag_mask_11),
    .io_to_mshr_bits_tag_mask_12
      (_AddrCalc_io_to_mshr_bits_tag_mask_12),
    .io_to_mshr_bits_tag_mask_13
      (_AddrCalc_io_to_mshr_bits_tag_mask_13),
    .io_to_mshr_bits_tag_mask_14
      (_AddrCalc_io_to_mshr_bits_tag_mask_14),
    .io_to_mshr_bits_tag_mask_15
      (_AddrCalc_io_to_mshr_bits_tag_mask_15),
    .io_to_mshr_bits_tag_mask_16
      (_AddrCalc_io_to_mshr_bits_tag_mask_16),
    .io_to_mshr_bits_tag_mask_17
      (_AddrCalc_io_to_mshr_bits_tag_mask_17),
    .io_to_mshr_bits_tag_mask_18
      (_AddrCalc_io_to_mshr_bits_tag_mask_18),
    .io_to_mshr_bits_tag_mask_19
      (_AddrCalc_io_to_mshr_bits_tag_mask_19),
    .io_to_mshr_bits_tag_mask_20
      (_AddrCalc_io_to_mshr_bits_tag_mask_20),
    .io_to_mshr_bits_tag_mask_21
      (_AddrCalc_io_to_mshr_bits_tag_mask_21),
    .io_to_mshr_bits_tag_mask_22
      (_AddrCalc_io_to_mshr_bits_tag_mask_22),
    .io_to_mshr_bits_tag_mask_23
      (_AddrCalc_io_to_mshr_bits_tag_mask_23),
    .io_to_mshr_bits_tag_mask_24
      (_AddrCalc_io_to_mshr_bits_tag_mask_24),
    .io_to_mshr_bits_tag_mask_25
      (_AddrCalc_io_to_mshr_bits_tag_mask_25),
    .io_to_mshr_bits_tag_mask_26
      (_AddrCalc_io_to_mshr_bits_tag_mask_26),
    .io_to_mshr_bits_tag_mask_27
      (_AddrCalc_io_to_mshr_bits_tag_mask_27),
    .io_to_mshr_bits_tag_mask_28
      (_AddrCalc_io_to_mshr_bits_tag_mask_28),
    .io_to_mshr_bits_tag_mask_29
      (_AddrCalc_io_to_mshr_bits_tag_mask_29),
    .io_to_mshr_bits_tag_mask_30
      (_AddrCalc_io_to_mshr_bits_tag_mask_30),
    .io_to_mshr_bits_tag_mask_31
      (_AddrCalc_io_to_mshr_bits_tag_mask_31),
    .io_to_mshr_bits_tag_unsigned
      (_AddrCalc_io_to_mshr_bits_tag_unsigned),
    .io_to_mshr_bits_tag_isvec                     (_AddrCalc_io_to_mshr_bits_tag_isvec),
    .io_to_mshr_bits_tag_wordOffset1H_0
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_0),
    .io_to_mshr_bits_tag_wordOffset1H_1
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_1),
    .io_to_mshr_bits_tag_wordOffset1H_2
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_2),
    .io_to_mshr_bits_tag_wordOffset1H_3
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_3),
    .io_to_mshr_bits_tag_wordOffset1H_4
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_4),
    .io_to_mshr_bits_tag_wordOffset1H_5
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_5),
    .io_to_mshr_bits_tag_wordOffset1H_6
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_6),
    .io_to_mshr_bits_tag_wordOffset1H_7
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_7),
    .io_to_mshr_bits_tag_wordOffset1H_8
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_8),
    .io_to_mshr_bits_tag_wordOffset1H_9
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_9),
    .io_to_mshr_bits_tag_wordOffset1H_10
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_10),
    .io_to_mshr_bits_tag_wordOffset1H_11
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_11),
    .io_to_mshr_bits_tag_wordOffset1H_12
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_12),
    .io_to_mshr_bits_tag_wordOffset1H_13
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_13),
    .io_to_mshr_bits_tag_wordOffset1H_14
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_14),
    .io_to_mshr_bits_tag_wordOffset1H_15
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_15),
    .io_to_mshr_bits_tag_wordOffset1H_16
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_16),
    .io_to_mshr_bits_tag_wordOffset1H_17
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_17),
    .io_to_mshr_bits_tag_wordOffset1H_18
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_18),
    .io_to_mshr_bits_tag_wordOffset1H_19
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_19),
    .io_to_mshr_bits_tag_wordOffset1H_20
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_20),
    .io_to_mshr_bits_tag_wordOffset1H_21
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_21),
    .io_to_mshr_bits_tag_wordOffset1H_22
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_22),
    .io_to_mshr_bits_tag_wordOffset1H_23
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_23),
    .io_to_mshr_bits_tag_wordOffset1H_24
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_24),
    .io_to_mshr_bits_tag_wordOffset1H_25
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_25),
    .io_to_mshr_bits_tag_wordOffset1H_26
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_26),
    .io_to_mshr_bits_tag_wordOffset1H_27
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_27),
    .io_to_mshr_bits_tag_wordOffset1H_28
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_28),
    .io_to_mshr_bits_tag_wordOffset1H_29
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_29),
    .io_to_mshr_bits_tag_wordOffset1H_30
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_30),
    .io_to_mshr_bits_tag_wordOffset1H_31
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_31),
    .io_to_mshr_bits_tag_isWrite
      (_AddrCalc_io_to_mshr_bits_tag_isWrite),
    .io_to_mshr_bits_tag_spike_info_sm_id
      (_AddrCalc_io_to_mshr_bits_tag_spike_info_sm_id),
    .io_to_mshr_bits_tag_spike_info_pc
      (_AddrCalc_io_to_mshr_bits_tag_spike_info_pc),
    .io_to_mshr_bits_tag_spike_info_inst
      (_AddrCalc_io_to_mshr_bits_tag_spike_info_inst),
    .io_idx_entry                                  (_Coalscer_io_idx_entry),	// ventus/src/pipeline/LSU.scala:565:24
    .io_flush_dcache_ready                         (io_flush_dcache_ready),
    .io_flush_dcache_valid                         (io_flush_dcache_valid),
    .io_to_dcache_ready                            (io_dcache_req_ready),
    .io_to_dcache_valid                            (io_dcache_req_valid),
    .io_to_dcache_bits_instrId                     (io_dcache_req_bits_instrId),
    .io_to_dcache_bits_tag                         (io_dcache_req_bits_tag),
    .io_to_dcache_bits_setIdx                      (io_dcache_req_bits_setIdx),
    .io_to_dcache_bits_perLaneAddr_0_activeMask
      (io_dcache_req_bits_perLaneAddr_0_activeMask),
    .io_to_dcache_bits_perLaneAddr_0_blockOffset
      (io_dcache_req_bits_perLaneAddr_0_blockOffset),
    .io_to_dcache_bits_perLaneAddr_0_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_0_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_1_activeMask
      (io_dcache_req_bits_perLaneAddr_1_activeMask),
    .io_to_dcache_bits_perLaneAddr_1_blockOffset
      (io_dcache_req_bits_perLaneAddr_1_blockOffset),
    .io_to_dcache_bits_perLaneAddr_1_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_1_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_2_activeMask
      (io_dcache_req_bits_perLaneAddr_2_activeMask),
    .io_to_dcache_bits_perLaneAddr_2_blockOffset
      (io_dcache_req_bits_perLaneAddr_2_blockOffset),
    .io_to_dcache_bits_perLaneAddr_2_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_2_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_3_activeMask
      (io_dcache_req_bits_perLaneAddr_3_activeMask),
    .io_to_dcache_bits_perLaneAddr_3_blockOffset
      (io_dcache_req_bits_perLaneAddr_3_blockOffset),
    .io_to_dcache_bits_perLaneAddr_3_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_3_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_4_activeMask
      (io_dcache_req_bits_perLaneAddr_4_activeMask),
    .io_to_dcache_bits_perLaneAddr_4_blockOffset
      (io_dcache_req_bits_perLaneAddr_4_blockOffset),
    .io_to_dcache_bits_perLaneAddr_4_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_4_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_5_activeMask
      (io_dcache_req_bits_perLaneAddr_5_activeMask),
    .io_to_dcache_bits_perLaneAddr_5_blockOffset
      (io_dcache_req_bits_perLaneAddr_5_blockOffset),
    .io_to_dcache_bits_perLaneAddr_5_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_5_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_6_activeMask
      (io_dcache_req_bits_perLaneAddr_6_activeMask),
    .io_to_dcache_bits_perLaneAddr_6_blockOffset
      (io_dcache_req_bits_perLaneAddr_6_blockOffset),
    .io_to_dcache_bits_perLaneAddr_6_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_6_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_7_activeMask
      (io_dcache_req_bits_perLaneAddr_7_activeMask),
    .io_to_dcache_bits_perLaneAddr_7_blockOffset
      (io_dcache_req_bits_perLaneAddr_7_blockOffset),
    .io_to_dcache_bits_perLaneAddr_7_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_7_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_8_activeMask
      (io_dcache_req_bits_perLaneAddr_8_activeMask),
    .io_to_dcache_bits_perLaneAddr_8_blockOffset
      (io_dcache_req_bits_perLaneAddr_8_blockOffset),
    .io_to_dcache_bits_perLaneAddr_8_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_8_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_9_activeMask
      (io_dcache_req_bits_perLaneAddr_9_activeMask),
    .io_to_dcache_bits_perLaneAddr_9_blockOffset
      (io_dcache_req_bits_perLaneAddr_9_blockOffset),
    .io_to_dcache_bits_perLaneAddr_9_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_9_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_10_activeMask
      (io_dcache_req_bits_perLaneAddr_10_activeMask),
    .io_to_dcache_bits_perLaneAddr_10_blockOffset
      (io_dcache_req_bits_perLaneAddr_10_blockOffset),
    .io_to_dcache_bits_perLaneAddr_10_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_10_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_11_activeMask
      (io_dcache_req_bits_perLaneAddr_11_activeMask),
    .io_to_dcache_bits_perLaneAddr_11_blockOffset
      (io_dcache_req_bits_perLaneAddr_11_blockOffset),
    .io_to_dcache_bits_perLaneAddr_11_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_11_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_12_activeMask
      (io_dcache_req_bits_perLaneAddr_12_activeMask),
    .io_to_dcache_bits_perLaneAddr_12_blockOffset
      (io_dcache_req_bits_perLaneAddr_12_blockOffset),
    .io_to_dcache_bits_perLaneAddr_12_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_12_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_13_activeMask
      (io_dcache_req_bits_perLaneAddr_13_activeMask),
    .io_to_dcache_bits_perLaneAddr_13_blockOffset
      (io_dcache_req_bits_perLaneAddr_13_blockOffset),
    .io_to_dcache_bits_perLaneAddr_13_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_13_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_14_activeMask
      (io_dcache_req_bits_perLaneAddr_14_activeMask),
    .io_to_dcache_bits_perLaneAddr_14_blockOffset
      (io_dcache_req_bits_perLaneAddr_14_blockOffset),
    .io_to_dcache_bits_perLaneAddr_14_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_14_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_15_activeMask
      (io_dcache_req_bits_perLaneAddr_15_activeMask),
    .io_to_dcache_bits_perLaneAddr_15_blockOffset
      (io_dcache_req_bits_perLaneAddr_15_blockOffset),
    .io_to_dcache_bits_perLaneAddr_15_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_15_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_16_activeMask
      (io_dcache_req_bits_perLaneAddr_16_activeMask),
    .io_to_dcache_bits_perLaneAddr_16_blockOffset
      (io_dcache_req_bits_perLaneAddr_16_blockOffset),
    .io_to_dcache_bits_perLaneAddr_16_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_16_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_17_activeMask
      (io_dcache_req_bits_perLaneAddr_17_activeMask),
    .io_to_dcache_bits_perLaneAddr_17_blockOffset
      (io_dcache_req_bits_perLaneAddr_17_blockOffset),
    .io_to_dcache_bits_perLaneAddr_17_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_17_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_18_activeMask
      (io_dcache_req_bits_perLaneAddr_18_activeMask),
    .io_to_dcache_bits_perLaneAddr_18_blockOffset
      (io_dcache_req_bits_perLaneAddr_18_blockOffset),
    .io_to_dcache_bits_perLaneAddr_18_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_18_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_19_activeMask
      (io_dcache_req_bits_perLaneAddr_19_activeMask),
    .io_to_dcache_bits_perLaneAddr_19_blockOffset
      (io_dcache_req_bits_perLaneAddr_19_blockOffset),
    .io_to_dcache_bits_perLaneAddr_19_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_19_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_20_activeMask
      (io_dcache_req_bits_perLaneAddr_20_activeMask),
    .io_to_dcache_bits_perLaneAddr_20_blockOffset
      (io_dcache_req_bits_perLaneAddr_20_blockOffset),
    .io_to_dcache_bits_perLaneAddr_20_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_20_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_21_activeMask
      (io_dcache_req_bits_perLaneAddr_21_activeMask),
    .io_to_dcache_bits_perLaneAddr_21_blockOffset
      (io_dcache_req_bits_perLaneAddr_21_blockOffset),
    .io_to_dcache_bits_perLaneAddr_21_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_21_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_22_activeMask
      (io_dcache_req_bits_perLaneAddr_22_activeMask),
    .io_to_dcache_bits_perLaneAddr_22_blockOffset
      (io_dcache_req_bits_perLaneAddr_22_blockOffset),
    .io_to_dcache_bits_perLaneAddr_22_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_22_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_23_activeMask
      (io_dcache_req_bits_perLaneAddr_23_activeMask),
    .io_to_dcache_bits_perLaneAddr_23_blockOffset
      (io_dcache_req_bits_perLaneAddr_23_blockOffset),
    .io_to_dcache_bits_perLaneAddr_23_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_23_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_24_activeMask
      (io_dcache_req_bits_perLaneAddr_24_activeMask),
    .io_to_dcache_bits_perLaneAddr_24_blockOffset
      (io_dcache_req_bits_perLaneAddr_24_blockOffset),
    .io_to_dcache_bits_perLaneAddr_24_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_24_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_25_activeMask
      (io_dcache_req_bits_perLaneAddr_25_activeMask),
    .io_to_dcache_bits_perLaneAddr_25_blockOffset
      (io_dcache_req_bits_perLaneAddr_25_blockOffset),
    .io_to_dcache_bits_perLaneAddr_25_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_25_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_26_activeMask
      (io_dcache_req_bits_perLaneAddr_26_activeMask),
    .io_to_dcache_bits_perLaneAddr_26_blockOffset
      (io_dcache_req_bits_perLaneAddr_26_blockOffset),
    .io_to_dcache_bits_perLaneAddr_26_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_26_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_27_activeMask
      (io_dcache_req_bits_perLaneAddr_27_activeMask),
    .io_to_dcache_bits_perLaneAddr_27_blockOffset
      (io_dcache_req_bits_perLaneAddr_27_blockOffset),
    .io_to_dcache_bits_perLaneAddr_27_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_27_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_28_activeMask
      (io_dcache_req_bits_perLaneAddr_28_activeMask),
    .io_to_dcache_bits_perLaneAddr_28_blockOffset
      (io_dcache_req_bits_perLaneAddr_28_blockOffset),
    .io_to_dcache_bits_perLaneAddr_28_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_28_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_29_activeMask
      (io_dcache_req_bits_perLaneAddr_29_activeMask),
    .io_to_dcache_bits_perLaneAddr_29_blockOffset
      (io_dcache_req_bits_perLaneAddr_29_blockOffset),
    .io_to_dcache_bits_perLaneAddr_29_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_29_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_30_activeMask
      (io_dcache_req_bits_perLaneAddr_30_activeMask),
    .io_to_dcache_bits_perLaneAddr_30_blockOffset
      (io_dcache_req_bits_perLaneAddr_30_blockOffset),
    .io_to_dcache_bits_perLaneAddr_30_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_30_wordOffset1H),
    .io_to_dcache_bits_perLaneAddr_31_activeMask
      (io_dcache_req_bits_perLaneAddr_31_activeMask),
    .io_to_dcache_bits_perLaneAddr_31_blockOffset
      (io_dcache_req_bits_perLaneAddr_31_blockOffset),
    .io_to_dcache_bits_perLaneAddr_31_wordOffset1H
      (io_dcache_req_bits_perLaneAddr_31_wordOffset1H),
    .io_to_dcache_bits_data_0                      (io_dcache_req_bits_data_0),
    .io_to_dcache_bits_data_1                      (io_dcache_req_bits_data_1),
    .io_to_dcache_bits_data_2                      (io_dcache_req_bits_data_2),
    .io_to_dcache_bits_data_3                      (io_dcache_req_bits_data_3),
    .io_to_dcache_bits_data_4                      (io_dcache_req_bits_data_4),
    .io_to_dcache_bits_data_5                      (io_dcache_req_bits_data_5),
    .io_to_dcache_bits_data_6                      (io_dcache_req_bits_data_6),
    .io_to_dcache_bits_data_7                      (io_dcache_req_bits_data_7),
    .io_to_dcache_bits_data_8                      (io_dcache_req_bits_data_8),
    .io_to_dcache_bits_data_9                      (io_dcache_req_bits_data_9),
    .io_to_dcache_bits_data_10                     (io_dcache_req_bits_data_10),
    .io_to_dcache_bits_data_11                     (io_dcache_req_bits_data_11),
    .io_to_dcache_bits_data_12                     (io_dcache_req_bits_data_12),
    .io_to_dcache_bits_data_13                     (io_dcache_req_bits_data_13),
    .io_to_dcache_bits_data_14                     (io_dcache_req_bits_data_14),
    .io_to_dcache_bits_data_15                     (io_dcache_req_bits_data_15),
    .io_to_dcache_bits_data_16                     (io_dcache_req_bits_data_16),
    .io_to_dcache_bits_data_17                     (io_dcache_req_bits_data_17),
    .io_to_dcache_bits_data_18                     (io_dcache_req_bits_data_18),
    .io_to_dcache_bits_data_19                     (io_dcache_req_bits_data_19),
    .io_to_dcache_bits_data_20                     (io_dcache_req_bits_data_20),
    .io_to_dcache_bits_data_21                     (io_dcache_req_bits_data_21),
    .io_to_dcache_bits_data_22                     (io_dcache_req_bits_data_22),
    .io_to_dcache_bits_data_23                     (io_dcache_req_bits_data_23),
    .io_to_dcache_bits_data_24                     (io_dcache_req_bits_data_24),
    .io_to_dcache_bits_data_25                     (io_dcache_req_bits_data_25),
    .io_to_dcache_bits_data_26                     (io_dcache_req_bits_data_26),
    .io_to_dcache_bits_data_27                     (io_dcache_req_bits_data_27),
    .io_to_dcache_bits_data_28                     (io_dcache_req_bits_data_28),
    .io_to_dcache_bits_data_29                     (io_dcache_req_bits_data_29),
    .io_to_dcache_bits_data_30                     (io_dcache_req_bits_data_30),
    .io_to_dcache_bits_data_31                     (io_dcache_req_bits_data_31),
    .io_to_dcache_bits_opcode                      (io_dcache_req_bits_opcode),
    .io_to_dcache_bits_param                       (io_dcache_req_bits_param),
    .io_to_dcache_bits_spike_info_pc               (io_dcache_req_bits_spike_info_pc),
    .io_to_dcache_bits_spike_info_vaddr            (io_dcache_req_bits_spike_info_vaddr),
    .io_to_shared_ready                            (io_shared_req_ready),
    .io_to_shared_valid                            (io_shared_req_valid),
    .io_to_shared_bits_instrId                     (io_shared_req_bits_instrId),
    .io_to_shared_bits_isWrite                     (io_shared_req_bits_isWrite),
    .io_to_shared_bits_setIdx                      (io_shared_req_bits_setIdx),
    .io_to_shared_bits_perLaneAddr_0_activeMask
      (io_shared_req_bits_perLaneAddr_0_activeMask),
    .io_to_shared_bits_perLaneAddr_0_blockOffset
      (io_shared_req_bits_perLaneAddr_0_blockOffset),
    .io_to_shared_bits_perLaneAddr_0_wordOffset1H
      (io_shared_req_bits_perLaneAddr_0_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_1_activeMask
      (io_shared_req_bits_perLaneAddr_1_activeMask),
    .io_to_shared_bits_perLaneAddr_1_blockOffset
      (io_shared_req_bits_perLaneAddr_1_blockOffset),
    .io_to_shared_bits_perLaneAddr_1_wordOffset1H
      (io_shared_req_bits_perLaneAddr_1_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_2_activeMask
      (io_shared_req_bits_perLaneAddr_2_activeMask),
    .io_to_shared_bits_perLaneAddr_2_blockOffset
      (io_shared_req_bits_perLaneAddr_2_blockOffset),
    .io_to_shared_bits_perLaneAddr_2_wordOffset1H
      (io_shared_req_bits_perLaneAddr_2_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_3_activeMask
      (io_shared_req_bits_perLaneAddr_3_activeMask),
    .io_to_shared_bits_perLaneAddr_3_blockOffset
      (io_shared_req_bits_perLaneAddr_3_blockOffset),
    .io_to_shared_bits_perLaneAddr_3_wordOffset1H
      (io_shared_req_bits_perLaneAddr_3_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_4_activeMask
      (io_shared_req_bits_perLaneAddr_4_activeMask),
    .io_to_shared_bits_perLaneAddr_4_blockOffset
      (io_shared_req_bits_perLaneAddr_4_blockOffset),
    .io_to_shared_bits_perLaneAddr_4_wordOffset1H
      (io_shared_req_bits_perLaneAddr_4_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_5_activeMask
      (io_shared_req_bits_perLaneAddr_5_activeMask),
    .io_to_shared_bits_perLaneAddr_5_blockOffset
      (io_shared_req_bits_perLaneAddr_5_blockOffset),
    .io_to_shared_bits_perLaneAddr_5_wordOffset1H
      (io_shared_req_bits_perLaneAddr_5_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_6_activeMask
      (io_shared_req_bits_perLaneAddr_6_activeMask),
    .io_to_shared_bits_perLaneAddr_6_blockOffset
      (io_shared_req_bits_perLaneAddr_6_blockOffset),
    .io_to_shared_bits_perLaneAddr_6_wordOffset1H
      (io_shared_req_bits_perLaneAddr_6_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_7_activeMask
      (io_shared_req_bits_perLaneAddr_7_activeMask),
    .io_to_shared_bits_perLaneAddr_7_blockOffset
      (io_shared_req_bits_perLaneAddr_7_blockOffset),
    .io_to_shared_bits_perLaneAddr_7_wordOffset1H
      (io_shared_req_bits_perLaneAddr_7_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_8_activeMask
      (io_shared_req_bits_perLaneAddr_8_activeMask),
    .io_to_shared_bits_perLaneAddr_8_blockOffset
      (io_shared_req_bits_perLaneAddr_8_blockOffset),
    .io_to_shared_bits_perLaneAddr_8_wordOffset1H
      (io_shared_req_bits_perLaneAddr_8_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_9_activeMask
      (io_shared_req_bits_perLaneAddr_9_activeMask),
    .io_to_shared_bits_perLaneAddr_9_blockOffset
      (io_shared_req_bits_perLaneAddr_9_blockOffset),
    .io_to_shared_bits_perLaneAddr_9_wordOffset1H
      (io_shared_req_bits_perLaneAddr_9_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_10_activeMask
      (io_shared_req_bits_perLaneAddr_10_activeMask),
    .io_to_shared_bits_perLaneAddr_10_blockOffset
      (io_shared_req_bits_perLaneAddr_10_blockOffset),
    .io_to_shared_bits_perLaneAddr_10_wordOffset1H
      (io_shared_req_bits_perLaneAddr_10_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_11_activeMask
      (io_shared_req_bits_perLaneAddr_11_activeMask),
    .io_to_shared_bits_perLaneAddr_11_blockOffset
      (io_shared_req_bits_perLaneAddr_11_blockOffset),
    .io_to_shared_bits_perLaneAddr_11_wordOffset1H
      (io_shared_req_bits_perLaneAddr_11_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_12_activeMask
      (io_shared_req_bits_perLaneAddr_12_activeMask),
    .io_to_shared_bits_perLaneAddr_12_blockOffset
      (io_shared_req_bits_perLaneAddr_12_blockOffset),
    .io_to_shared_bits_perLaneAddr_12_wordOffset1H
      (io_shared_req_bits_perLaneAddr_12_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_13_activeMask
      (io_shared_req_bits_perLaneAddr_13_activeMask),
    .io_to_shared_bits_perLaneAddr_13_blockOffset
      (io_shared_req_bits_perLaneAddr_13_blockOffset),
    .io_to_shared_bits_perLaneAddr_13_wordOffset1H
      (io_shared_req_bits_perLaneAddr_13_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_14_activeMask
      (io_shared_req_bits_perLaneAddr_14_activeMask),
    .io_to_shared_bits_perLaneAddr_14_blockOffset
      (io_shared_req_bits_perLaneAddr_14_blockOffset),
    .io_to_shared_bits_perLaneAddr_14_wordOffset1H
      (io_shared_req_bits_perLaneAddr_14_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_15_activeMask
      (io_shared_req_bits_perLaneAddr_15_activeMask),
    .io_to_shared_bits_perLaneAddr_15_blockOffset
      (io_shared_req_bits_perLaneAddr_15_blockOffset),
    .io_to_shared_bits_perLaneAddr_15_wordOffset1H
      (io_shared_req_bits_perLaneAddr_15_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_16_activeMask
      (io_shared_req_bits_perLaneAddr_16_activeMask),
    .io_to_shared_bits_perLaneAddr_16_blockOffset
      (io_shared_req_bits_perLaneAddr_16_blockOffset),
    .io_to_shared_bits_perLaneAddr_16_wordOffset1H
      (io_shared_req_bits_perLaneAddr_16_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_17_activeMask
      (io_shared_req_bits_perLaneAddr_17_activeMask),
    .io_to_shared_bits_perLaneAddr_17_blockOffset
      (io_shared_req_bits_perLaneAddr_17_blockOffset),
    .io_to_shared_bits_perLaneAddr_17_wordOffset1H
      (io_shared_req_bits_perLaneAddr_17_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_18_activeMask
      (io_shared_req_bits_perLaneAddr_18_activeMask),
    .io_to_shared_bits_perLaneAddr_18_blockOffset
      (io_shared_req_bits_perLaneAddr_18_blockOffset),
    .io_to_shared_bits_perLaneAddr_18_wordOffset1H
      (io_shared_req_bits_perLaneAddr_18_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_19_activeMask
      (io_shared_req_bits_perLaneAddr_19_activeMask),
    .io_to_shared_bits_perLaneAddr_19_blockOffset
      (io_shared_req_bits_perLaneAddr_19_blockOffset),
    .io_to_shared_bits_perLaneAddr_19_wordOffset1H
      (io_shared_req_bits_perLaneAddr_19_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_20_activeMask
      (io_shared_req_bits_perLaneAddr_20_activeMask),
    .io_to_shared_bits_perLaneAddr_20_blockOffset
      (io_shared_req_bits_perLaneAddr_20_blockOffset),
    .io_to_shared_bits_perLaneAddr_20_wordOffset1H
      (io_shared_req_bits_perLaneAddr_20_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_21_activeMask
      (io_shared_req_bits_perLaneAddr_21_activeMask),
    .io_to_shared_bits_perLaneAddr_21_blockOffset
      (io_shared_req_bits_perLaneAddr_21_blockOffset),
    .io_to_shared_bits_perLaneAddr_21_wordOffset1H
      (io_shared_req_bits_perLaneAddr_21_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_22_activeMask
      (io_shared_req_bits_perLaneAddr_22_activeMask),
    .io_to_shared_bits_perLaneAddr_22_blockOffset
      (io_shared_req_bits_perLaneAddr_22_blockOffset),
    .io_to_shared_bits_perLaneAddr_22_wordOffset1H
      (io_shared_req_bits_perLaneAddr_22_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_23_activeMask
      (io_shared_req_bits_perLaneAddr_23_activeMask),
    .io_to_shared_bits_perLaneAddr_23_blockOffset
      (io_shared_req_bits_perLaneAddr_23_blockOffset),
    .io_to_shared_bits_perLaneAddr_23_wordOffset1H
      (io_shared_req_bits_perLaneAddr_23_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_24_activeMask
      (io_shared_req_bits_perLaneAddr_24_activeMask),
    .io_to_shared_bits_perLaneAddr_24_blockOffset
      (io_shared_req_bits_perLaneAddr_24_blockOffset),
    .io_to_shared_bits_perLaneAddr_24_wordOffset1H
      (io_shared_req_bits_perLaneAddr_24_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_25_activeMask
      (io_shared_req_bits_perLaneAddr_25_activeMask),
    .io_to_shared_bits_perLaneAddr_25_blockOffset
      (io_shared_req_bits_perLaneAddr_25_blockOffset),
    .io_to_shared_bits_perLaneAddr_25_wordOffset1H
      (io_shared_req_bits_perLaneAddr_25_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_26_activeMask
      (io_shared_req_bits_perLaneAddr_26_activeMask),
    .io_to_shared_bits_perLaneAddr_26_blockOffset
      (io_shared_req_bits_perLaneAddr_26_blockOffset),
    .io_to_shared_bits_perLaneAddr_26_wordOffset1H
      (io_shared_req_bits_perLaneAddr_26_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_27_activeMask
      (io_shared_req_bits_perLaneAddr_27_activeMask),
    .io_to_shared_bits_perLaneAddr_27_blockOffset
      (io_shared_req_bits_perLaneAddr_27_blockOffset),
    .io_to_shared_bits_perLaneAddr_27_wordOffset1H
      (io_shared_req_bits_perLaneAddr_27_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_28_activeMask
      (io_shared_req_bits_perLaneAddr_28_activeMask),
    .io_to_shared_bits_perLaneAddr_28_blockOffset
      (io_shared_req_bits_perLaneAddr_28_blockOffset),
    .io_to_shared_bits_perLaneAddr_28_wordOffset1H
      (io_shared_req_bits_perLaneAddr_28_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_29_activeMask
      (io_shared_req_bits_perLaneAddr_29_activeMask),
    .io_to_shared_bits_perLaneAddr_29_blockOffset
      (io_shared_req_bits_perLaneAddr_29_blockOffset),
    .io_to_shared_bits_perLaneAddr_29_wordOffset1H
      (io_shared_req_bits_perLaneAddr_29_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_30_activeMask
      (io_shared_req_bits_perLaneAddr_30_activeMask),
    .io_to_shared_bits_perLaneAddr_30_blockOffset
      (io_shared_req_bits_perLaneAddr_30_blockOffset),
    .io_to_shared_bits_perLaneAddr_30_wordOffset1H
      (io_shared_req_bits_perLaneAddr_30_wordOffset1H),
    .io_to_shared_bits_perLaneAddr_31_activeMask
      (io_shared_req_bits_perLaneAddr_31_activeMask),
    .io_to_shared_bits_perLaneAddr_31_blockOffset
      (io_shared_req_bits_perLaneAddr_31_blockOffset),
    .io_to_shared_bits_perLaneAddr_31_wordOffset1H
      (io_shared_req_bits_perLaneAddr_31_wordOffset1H),
    .io_to_shared_bits_data_0                      (io_shared_req_bits_data_0),
    .io_to_shared_bits_data_1                      (io_shared_req_bits_data_1),
    .io_to_shared_bits_data_2                      (io_shared_req_bits_data_2),
    .io_to_shared_bits_data_3                      (io_shared_req_bits_data_3),
    .io_to_shared_bits_data_4                      (io_shared_req_bits_data_4),
    .io_to_shared_bits_data_5                      (io_shared_req_bits_data_5),
    .io_to_shared_bits_data_6                      (io_shared_req_bits_data_6),
    .io_to_shared_bits_data_7                      (io_shared_req_bits_data_7),
    .io_to_shared_bits_data_8                      (io_shared_req_bits_data_8),
    .io_to_shared_bits_data_9                      (io_shared_req_bits_data_9),
    .io_to_shared_bits_data_10                     (io_shared_req_bits_data_10),
    .io_to_shared_bits_data_11                     (io_shared_req_bits_data_11),
    .io_to_shared_bits_data_12                     (io_shared_req_bits_data_12),
    .io_to_shared_bits_data_13                     (io_shared_req_bits_data_13),
    .io_to_shared_bits_data_14                     (io_shared_req_bits_data_14),
    .io_to_shared_bits_data_15                     (io_shared_req_bits_data_15),
    .io_to_shared_bits_data_16                     (io_shared_req_bits_data_16),
    .io_to_shared_bits_data_17                     (io_shared_req_bits_data_17),
    .io_to_shared_bits_data_18                     (io_shared_req_bits_data_18),
    .io_to_shared_bits_data_19                     (io_shared_req_bits_data_19),
    .io_to_shared_bits_data_20                     (io_shared_req_bits_data_20),
    .io_to_shared_bits_data_21                     (io_shared_req_bits_data_21),
    .io_to_shared_bits_data_22                     (io_shared_req_bits_data_22),
    .io_to_shared_bits_data_23                     (io_shared_req_bits_data_23),
    .io_to_shared_bits_data_24                     (io_shared_req_bits_data_24),
    .io_to_shared_bits_data_25                     (io_shared_req_bits_data_25),
    .io_to_shared_bits_data_26                     (io_shared_req_bits_data_26),
    .io_to_shared_bits_data_27                     (io_shared_req_bits_data_27),
    .io_to_shared_bits_data_28                     (io_shared_req_bits_data_28),
    .io_to_shared_bits_data_29                     (io_shared_req_bits_data_29),
    .io_to_shared_bits_data_30                     (io_shared_req_bits_data_30),
    .io_to_shared_bits_data_31                     (io_shared_req_bits_data_31)
  );
  Arbiter2_DCacheCoreRsp_np rspArbiter (	// ventus/src/pipeline/LSU.scala:560:26
    .io_in_0_ready              (io_dcache_rsp_ready),
    .io_in_0_valid              (io_dcache_rsp_valid),
    .io_in_0_bits_instrId       (io_dcache_rsp_bits_instrId),
    .io_in_0_bits_data_0        (io_dcache_rsp_bits_data_0),
    .io_in_0_bits_data_1        (io_dcache_rsp_bits_data_1),
    .io_in_0_bits_data_2        (io_dcache_rsp_bits_data_2),
    .io_in_0_bits_data_3        (io_dcache_rsp_bits_data_3),
    .io_in_0_bits_data_4        (io_dcache_rsp_bits_data_4),
    .io_in_0_bits_data_5        (io_dcache_rsp_bits_data_5),
    .io_in_0_bits_data_6        (io_dcache_rsp_bits_data_6),
    .io_in_0_bits_data_7        (io_dcache_rsp_bits_data_7),
    .io_in_0_bits_data_8        (io_dcache_rsp_bits_data_8),
    .io_in_0_bits_data_9        (io_dcache_rsp_bits_data_9),
    .io_in_0_bits_data_10       (io_dcache_rsp_bits_data_10),
    .io_in_0_bits_data_11       (io_dcache_rsp_bits_data_11),
    .io_in_0_bits_data_12       (io_dcache_rsp_bits_data_12),
    .io_in_0_bits_data_13       (io_dcache_rsp_bits_data_13),
    .io_in_0_bits_data_14       (io_dcache_rsp_bits_data_14),
    .io_in_0_bits_data_15       (io_dcache_rsp_bits_data_15),
    .io_in_0_bits_data_16       (io_dcache_rsp_bits_data_16),
    .io_in_0_bits_data_17       (io_dcache_rsp_bits_data_17),
    .io_in_0_bits_data_18       (io_dcache_rsp_bits_data_18),
    .io_in_0_bits_data_19       (io_dcache_rsp_bits_data_19),
    .io_in_0_bits_data_20       (io_dcache_rsp_bits_data_20),
    .io_in_0_bits_data_21       (io_dcache_rsp_bits_data_21),
    .io_in_0_bits_data_22       (io_dcache_rsp_bits_data_22),
    .io_in_0_bits_data_23       (io_dcache_rsp_bits_data_23),
    .io_in_0_bits_data_24       (io_dcache_rsp_bits_data_24),
    .io_in_0_bits_data_25       (io_dcache_rsp_bits_data_25),
    .io_in_0_bits_data_26       (io_dcache_rsp_bits_data_26),
    .io_in_0_bits_data_27       (io_dcache_rsp_bits_data_27),
    .io_in_0_bits_data_28       (io_dcache_rsp_bits_data_28),
    .io_in_0_bits_data_29       (io_dcache_rsp_bits_data_29),
    .io_in_0_bits_data_30       (io_dcache_rsp_bits_data_30),
    .io_in_0_bits_data_31       (io_dcache_rsp_bits_data_31),
    .io_in_0_bits_activeMask_0  (io_dcache_rsp_bits_activeMask_0),
    .io_in_0_bits_activeMask_1  (io_dcache_rsp_bits_activeMask_1),
    .io_in_0_bits_activeMask_2  (io_dcache_rsp_bits_activeMask_2),
    .io_in_0_bits_activeMask_3  (io_dcache_rsp_bits_activeMask_3),
    .io_in_0_bits_activeMask_4  (io_dcache_rsp_bits_activeMask_4),
    .io_in_0_bits_activeMask_5  (io_dcache_rsp_bits_activeMask_5),
    .io_in_0_bits_activeMask_6  (io_dcache_rsp_bits_activeMask_6),
    .io_in_0_bits_activeMask_7  (io_dcache_rsp_bits_activeMask_7),
    .io_in_0_bits_activeMask_8  (io_dcache_rsp_bits_activeMask_8),
    .io_in_0_bits_activeMask_9  (io_dcache_rsp_bits_activeMask_9),
    .io_in_0_bits_activeMask_10 (io_dcache_rsp_bits_activeMask_10),
    .io_in_0_bits_activeMask_11 (io_dcache_rsp_bits_activeMask_11),
    .io_in_0_bits_activeMask_12 (io_dcache_rsp_bits_activeMask_12),
    .io_in_0_bits_activeMask_13 (io_dcache_rsp_bits_activeMask_13),
    .io_in_0_bits_activeMask_14 (io_dcache_rsp_bits_activeMask_14),
    .io_in_0_bits_activeMask_15 (io_dcache_rsp_bits_activeMask_15),
    .io_in_0_bits_activeMask_16 (io_dcache_rsp_bits_activeMask_16),
    .io_in_0_bits_activeMask_17 (io_dcache_rsp_bits_activeMask_17),
    .io_in_0_bits_activeMask_18 (io_dcache_rsp_bits_activeMask_18),
    .io_in_0_bits_activeMask_19 (io_dcache_rsp_bits_activeMask_19),
    .io_in_0_bits_activeMask_20 (io_dcache_rsp_bits_activeMask_20),
    .io_in_0_bits_activeMask_21 (io_dcache_rsp_bits_activeMask_21),
    .io_in_0_bits_activeMask_22 (io_dcache_rsp_bits_activeMask_22),
    .io_in_0_bits_activeMask_23 (io_dcache_rsp_bits_activeMask_23),
    .io_in_0_bits_activeMask_24 (io_dcache_rsp_bits_activeMask_24),
    .io_in_0_bits_activeMask_25 (io_dcache_rsp_bits_activeMask_25),
    .io_in_0_bits_activeMask_26 (io_dcache_rsp_bits_activeMask_26),
    .io_in_0_bits_activeMask_27 (io_dcache_rsp_bits_activeMask_27),
    .io_in_0_bits_activeMask_28 (io_dcache_rsp_bits_activeMask_28),
    .io_in_0_bits_activeMask_29 (io_dcache_rsp_bits_activeMask_29),
    .io_in_0_bits_activeMask_30 (io_dcache_rsp_bits_activeMask_30),
    .io_in_0_bits_activeMask_31 (io_dcache_rsp_bits_activeMask_31),
    .io_in_1_ready              (io_shared_rsp_ready),
    .io_in_1_valid              (io_shared_rsp_valid),
    .io_in_1_bits_instrId       (io_shared_rsp_bits_instrId),
    .io_in_1_bits_data_0        (io_shared_rsp_bits_data_0),
    .io_in_1_bits_data_1        (io_shared_rsp_bits_data_1),
    .io_in_1_bits_data_2        (io_shared_rsp_bits_data_2),
    .io_in_1_bits_data_3        (io_shared_rsp_bits_data_3),
    .io_in_1_bits_data_4        (io_shared_rsp_bits_data_4),
    .io_in_1_bits_data_5        (io_shared_rsp_bits_data_5),
    .io_in_1_bits_data_6        (io_shared_rsp_bits_data_6),
    .io_in_1_bits_data_7        (io_shared_rsp_bits_data_7),
    .io_in_1_bits_data_8        (io_shared_rsp_bits_data_8),
    .io_in_1_bits_data_9        (io_shared_rsp_bits_data_9),
    .io_in_1_bits_data_10       (io_shared_rsp_bits_data_10),
    .io_in_1_bits_data_11       (io_shared_rsp_bits_data_11),
    .io_in_1_bits_data_12       (io_shared_rsp_bits_data_12),
    .io_in_1_bits_data_13       (io_shared_rsp_bits_data_13),
    .io_in_1_bits_data_14       (io_shared_rsp_bits_data_14),
    .io_in_1_bits_data_15       (io_shared_rsp_bits_data_15),
    .io_in_1_bits_data_16       (io_shared_rsp_bits_data_16),
    .io_in_1_bits_data_17       (io_shared_rsp_bits_data_17),
    .io_in_1_bits_data_18       (io_shared_rsp_bits_data_18),
    .io_in_1_bits_data_19       (io_shared_rsp_bits_data_19),
    .io_in_1_bits_data_20       (io_shared_rsp_bits_data_20),
    .io_in_1_bits_data_21       (io_shared_rsp_bits_data_21),
    .io_in_1_bits_data_22       (io_shared_rsp_bits_data_22),
    .io_in_1_bits_data_23       (io_shared_rsp_bits_data_23),
    .io_in_1_bits_data_24       (io_shared_rsp_bits_data_24),
    .io_in_1_bits_data_25       (io_shared_rsp_bits_data_25),
    .io_in_1_bits_data_26       (io_shared_rsp_bits_data_26),
    .io_in_1_bits_data_27       (io_shared_rsp_bits_data_27),
    .io_in_1_bits_data_28       (io_shared_rsp_bits_data_28),
    .io_in_1_bits_data_29       (io_shared_rsp_bits_data_29),
    .io_in_1_bits_data_30       (io_shared_rsp_bits_data_30),
    .io_in_1_bits_data_31       (io_shared_rsp_bits_data_31),
    .io_in_1_bits_activeMask_0  (io_shared_rsp_bits_activeMask_0),
    .io_in_1_bits_activeMask_1  (io_shared_rsp_bits_activeMask_1),
    .io_in_1_bits_activeMask_2  (io_shared_rsp_bits_activeMask_2),
    .io_in_1_bits_activeMask_3  (io_shared_rsp_bits_activeMask_3),
    .io_in_1_bits_activeMask_4  (io_shared_rsp_bits_activeMask_4),
    .io_in_1_bits_activeMask_5  (io_shared_rsp_bits_activeMask_5),
    .io_in_1_bits_activeMask_6  (io_shared_rsp_bits_activeMask_6),
    .io_in_1_bits_activeMask_7  (io_shared_rsp_bits_activeMask_7),
    .io_in_1_bits_activeMask_8  (io_shared_rsp_bits_activeMask_8),
    .io_in_1_bits_activeMask_9  (io_shared_rsp_bits_activeMask_9),
    .io_in_1_bits_activeMask_10 (io_shared_rsp_bits_activeMask_10),
    .io_in_1_bits_activeMask_11 (io_shared_rsp_bits_activeMask_11),
    .io_in_1_bits_activeMask_12 (io_shared_rsp_bits_activeMask_12),
    .io_in_1_bits_activeMask_13 (io_shared_rsp_bits_activeMask_13),
    .io_in_1_bits_activeMask_14 (io_shared_rsp_bits_activeMask_14),
    .io_in_1_bits_activeMask_15 (io_shared_rsp_bits_activeMask_15),
    .io_in_1_bits_activeMask_16 (io_shared_rsp_bits_activeMask_16),
    .io_in_1_bits_activeMask_17 (io_shared_rsp_bits_activeMask_17),
    .io_in_1_bits_activeMask_18 (io_shared_rsp_bits_activeMask_18),
    .io_in_1_bits_activeMask_19 (io_shared_rsp_bits_activeMask_19),
    .io_in_1_bits_activeMask_20 (io_shared_rsp_bits_activeMask_20),
    .io_in_1_bits_activeMask_21 (io_shared_rsp_bits_activeMask_21),
    .io_in_1_bits_activeMask_22 (io_shared_rsp_bits_activeMask_22),
    .io_in_1_bits_activeMask_23 (io_shared_rsp_bits_activeMask_23),
    .io_in_1_bits_activeMask_24 (io_shared_rsp_bits_activeMask_24),
    .io_in_1_bits_activeMask_25 (io_shared_rsp_bits_activeMask_25),
    .io_in_1_bits_activeMask_26 (io_shared_rsp_bits_activeMask_26),
    .io_in_1_bits_activeMask_27 (io_shared_rsp_bits_activeMask_27),
    .io_in_1_bits_activeMask_28 (io_shared_rsp_bits_activeMask_28),
    .io_in_1_bits_activeMask_29 (io_shared_rsp_bits_activeMask_29),
    .io_in_1_bits_activeMask_30 (io_shared_rsp_bits_activeMask_30),
    .io_in_1_bits_activeMask_31 (io_shared_rsp_bits_activeMask_31),
    .io_out_ready               (_Coalscer_io_from_dcache_ready),	// ventus/src/pipeline/LSU.scala:565:24
    .io_out_valid               (_rspArbiter_io_out_valid),
    .io_out_bits_instrId        (_rspArbiter_io_out_bits_instrId),
    .io_out_bits_data_0         (_rspArbiter_io_out_bits_data_0),
    .io_out_bits_data_1         (_rspArbiter_io_out_bits_data_1),
    .io_out_bits_data_2         (_rspArbiter_io_out_bits_data_2),
    .io_out_bits_data_3         (_rspArbiter_io_out_bits_data_3),
    .io_out_bits_data_4         (_rspArbiter_io_out_bits_data_4),
    .io_out_bits_data_5         (_rspArbiter_io_out_bits_data_5),
    .io_out_bits_data_6         (_rspArbiter_io_out_bits_data_6),
    .io_out_bits_data_7         (_rspArbiter_io_out_bits_data_7),
    .io_out_bits_data_8         (_rspArbiter_io_out_bits_data_8),
    .io_out_bits_data_9         (_rspArbiter_io_out_bits_data_9),
    .io_out_bits_data_10        (_rspArbiter_io_out_bits_data_10),
    .io_out_bits_data_11        (_rspArbiter_io_out_bits_data_11),
    .io_out_bits_data_12        (_rspArbiter_io_out_bits_data_12),
    .io_out_bits_data_13        (_rspArbiter_io_out_bits_data_13),
    .io_out_bits_data_14        (_rspArbiter_io_out_bits_data_14),
    .io_out_bits_data_15        (_rspArbiter_io_out_bits_data_15),
    .io_out_bits_data_16        (_rspArbiter_io_out_bits_data_16),
    .io_out_bits_data_17        (_rspArbiter_io_out_bits_data_17),
    .io_out_bits_data_18        (_rspArbiter_io_out_bits_data_18),
    .io_out_bits_data_19        (_rspArbiter_io_out_bits_data_19),
    .io_out_bits_data_20        (_rspArbiter_io_out_bits_data_20),
    .io_out_bits_data_21        (_rspArbiter_io_out_bits_data_21),
    .io_out_bits_data_22        (_rspArbiter_io_out_bits_data_22),
    .io_out_bits_data_23        (_rspArbiter_io_out_bits_data_23),
    .io_out_bits_data_24        (_rspArbiter_io_out_bits_data_24),
    .io_out_bits_data_25        (_rspArbiter_io_out_bits_data_25),
    .io_out_bits_data_26        (_rspArbiter_io_out_bits_data_26),
    .io_out_bits_data_27        (_rspArbiter_io_out_bits_data_27),
    .io_out_bits_data_28        (_rspArbiter_io_out_bits_data_28),
    .io_out_bits_data_29        (_rspArbiter_io_out_bits_data_29),
    .io_out_bits_data_30        (_rspArbiter_io_out_bits_data_30),
    .io_out_bits_data_31        (_rspArbiter_io_out_bits_data_31),
    .io_out_bits_activeMask_0   (_rspArbiter_io_out_bits_activeMask_0),
    .io_out_bits_activeMask_1   (_rspArbiter_io_out_bits_activeMask_1),
    .io_out_bits_activeMask_2   (_rspArbiter_io_out_bits_activeMask_2),
    .io_out_bits_activeMask_3   (_rspArbiter_io_out_bits_activeMask_3),
    .io_out_bits_activeMask_4   (_rspArbiter_io_out_bits_activeMask_4),
    .io_out_bits_activeMask_5   (_rspArbiter_io_out_bits_activeMask_5),
    .io_out_bits_activeMask_6   (_rspArbiter_io_out_bits_activeMask_6),
    .io_out_bits_activeMask_7   (_rspArbiter_io_out_bits_activeMask_7),
    .io_out_bits_activeMask_8   (_rspArbiter_io_out_bits_activeMask_8),
    .io_out_bits_activeMask_9   (_rspArbiter_io_out_bits_activeMask_9),
    .io_out_bits_activeMask_10  (_rspArbiter_io_out_bits_activeMask_10),
    .io_out_bits_activeMask_11  (_rspArbiter_io_out_bits_activeMask_11),
    .io_out_bits_activeMask_12  (_rspArbiter_io_out_bits_activeMask_12),
    .io_out_bits_activeMask_13  (_rspArbiter_io_out_bits_activeMask_13),
    .io_out_bits_activeMask_14  (_rspArbiter_io_out_bits_activeMask_14),
    .io_out_bits_activeMask_15  (_rspArbiter_io_out_bits_activeMask_15),
    .io_out_bits_activeMask_16  (_rspArbiter_io_out_bits_activeMask_16),
    .io_out_bits_activeMask_17  (_rspArbiter_io_out_bits_activeMask_17),
    .io_out_bits_activeMask_18  (_rspArbiter_io_out_bits_activeMask_18),
    .io_out_bits_activeMask_19  (_rspArbiter_io_out_bits_activeMask_19),
    .io_out_bits_activeMask_20  (_rspArbiter_io_out_bits_activeMask_20),
    .io_out_bits_activeMask_21  (_rspArbiter_io_out_bits_activeMask_21),
    .io_out_bits_activeMask_22  (_rspArbiter_io_out_bits_activeMask_22),
    .io_out_bits_activeMask_23  (_rspArbiter_io_out_bits_activeMask_23),
    .io_out_bits_activeMask_24  (_rspArbiter_io_out_bits_activeMask_24),
    .io_out_bits_activeMask_25  (_rspArbiter_io_out_bits_activeMask_25),
    .io_out_bits_activeMask_26  (_rspArbiter_io_out_bits_activeMask_26),
    .io_out_bits_activeMask_27  (_rspArbiter_io_out_bits_activeMask_27),
    .io_out_bits_activeMask_28  (_rspArbiter_io_out_bits_activeMask_28),
    .io_out_bits_activeMask_29  (_rspArbiter_io_out_bits_activeMask_29),
    .io_out_bits_activeMask_30  (_rspArbiter_io_out_bits_activeMask_30),
    .io_out_bits_activeMask_31  (_rspArbiter_io_out_bits_activeMask_31)
  );
  MSHRv2 Coalscer (	// ventus/src/pipeline/LSU.scala:565:24
    .clock                                  (clock),
    .reset                                  (reset),
    .io_from_addr_ready                     (_Coalscer_io_from_addr_ready),
    .io_from_addr_valid                     (_AddrCalc_io_to_mshr_valid),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_warp_id          (_AddrCalc_io_to_mshr_bits_tag_warp_id),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wfd              (_AddrCalc_io_to_mshr_bits_tag_wfd),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wxd              (_AddrCalc_io_to_mshr_bits_tag_wxd),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_reg_idxw         (_AddrCalc_io_to_mshr_bits_tag_reg_idxw),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_0           (_AddrCalc_io_to_mshr_bits_tag_mask_0),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_1           (_AddrCalc_io_to_mshr_bits_tag_mask_1),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_2           (_AddrCalc_io_to_mshr_bits_tag_mask_2),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_3           (_AddrCalc_io_to_mshr_bits_tag_mask_3),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_4           (_AddrCalc_io_to_mshr_bits_tag_mask_4),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_5           (_AddrCalc_io_to_mshr_bits_tag_mask_5),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_6           (_AddrCalc_io_to_mshr_bits_tag_mask_6),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_7           (_AddrCalc_io_to_mshr_bits_tag_mask_7),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_8           (_AddrCalc_io_to_mshr_bits_tag_mask_8),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_9           (_AddrCalc_io_to_mshr_bits_tag_mask_9),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_10          (_AddrCalc_io_to_mshr_bits_tag_mask_10),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_11          (_AddrCalc_io_to_mshr_bits_tag_mask_11),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_12          (_AddrCalc_io_to_mshr_bits_tag_mask_12),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_13          (_AddrCalc_io_to_mshr_bits_tag_mask_13),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_14          (_AddrCalc_io_to_mshr_bits_tag_mask_14),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_15          (_AddrCalc_io_to_mshr_bits_tag_mask_15),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_16          (_AddrCalc_io_to_mshr_bits_tag_mask_16),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_17          (_AddrCalc_io_to_mshr_bits_tag_mask_17),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_18          (_AddrCalc_io_to_mshr_bits_tag_mask_18),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_19          (_AddrCalc_io_to_mshr_bits_tag_mask_19),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_20          (_AddrCalc_io_to_mshr_bits_tag_mask_20),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_21          (_AddrCalc_io_to_mshr_bits_tag_mask_21),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_22          (_AddrCalc_io_to_mshr_bits_tag_mask_22),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_23          (_AddrCalc_io_to_mshr_bits_tag_mask_23),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_24          (_AddrCalc_io_to_mshr_bits_tag_mask_24),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_25          (_AddrCalc_io_to_mshr_bits_tag_mask_25),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_26          (_AddrCalc_io_to_mshr_bits_tag_mask_26),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_27          (_AddrCalc_io_to_mshr_bits_tag_mask_27),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_28          (_AddrCalc_io_to_mshr_bits_tag_mask_28),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_29          (_AddrCalc_io_to_mshr_bits_tag_mask_29),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_30          (_AddrCalc_io_to_mshr_bits_tag_mask_30),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_mask_31          (_AddrCalc_io_to_mshr_bits_tag_mask_31),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_unsigned         (_AddrCalc_io_to_mshr_bits_tag_unsigned),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_isvec            (_AddrCalc_io_to_mshr_bits_tag_isvec),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_0
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_0),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_1
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_1),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_2
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_2),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_3
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_3),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_4
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_4),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_5
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_5),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_6
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_6),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_7
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_7),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_8
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_8),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_9
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_9),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_10
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_10),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_11
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_11),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_12
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_12),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_13
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_13),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_14
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_14),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_15
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_15),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_16
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_16),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_17
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_17),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_18
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_18),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_19
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_19),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_20
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_20),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_21
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_21),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_22
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_22),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_23
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_23),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_24
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_24),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_25
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_25),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_26
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_26),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_27
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_27),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_28
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_28),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_29
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_29),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_30
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_30),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_wordOffset1H_31
      (_AddrCalc_io_to_mshr_bits_tag_wordOffset1H_31),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_isWrite          (_AddrCalc_io_to_mshr_bits_tag_isWrite),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_spike_info_sm_id
      (_AddrCalc_io_to_mshr_bits_tag_spike_info_sm_id),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_spike_info_pc    (_AddrCalc_io_to_mshr_bits_tag_spike_info_pc),	// ventus/src/pipeline/LSU.scala:554:24
    .io_from_addr_bits_tag_spike_info_inst
      (_AddrCalc_io_to_mshr_bits_tag_spike_info_inst),	// ventus/src/pipeline/LSU.scala:554:24
    .io_idx_entry                           (_Coalscer_io_idx_entry),
    .io_from_dcache_ready                   (_Coalscer_io_from_dcache_ready),
    .io_from_dcache_valid                   (_rspArbiter_io_out_valid),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_instrId            (_rspArbiter_io_out_bits_instrId),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_0             (_rspArbiter_io_out_bits_data_0),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_1             (_rspArbiter_io_out_bits_data_1),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_2             (_rspArbiter_io_out_bits_data_2),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_3             (_rspArbiter_io_out_bits_data_3),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_4             (_rspArbiter_io_out_bits_data_4),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_5             (_rspArbiter_io_out_bits_data_5),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_6             (_rspArbiter_io_out_bits_data_6),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_7             (_rspArbiter_io_out_bits_data_7),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_8             (_rspArbiter_io_out_bits_data_8),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_9             (_rspArbiter_io_out_bits_data_9),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_10            (_rspArbiter_io_out_bits_data_10),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_11            (_rspArbiter_io_out_bits_data_11),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_12            (_rspArbiter_io_out_bits_data_12),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_13            (_rspArbiter_io_out_bits_data_13),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_14            (_rspArbiter_io_out_bits_data_14),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_15            (_rspArbiter_io_out_bits_data_15),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_16            (_rspArbiter_io_out_bits_data_16),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_17            (_rspArbiter_io_out_bits_data_17),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_18            (_rspArbiter_io_out_bits_data_18),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_19            (_rspArbiter_io_out_bits_data_19),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_20            (_rspArbiter_io_out_bits_data_20),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_21            (_rspArbiter_io_out_bits_data_21),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_22            (_rspArbiter_io_out_bits_data_22),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_23            (_rspArbiter_io_out_bits_data_23),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_24            (_rspArbiter_io_out_bits_data_24),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_25            (_rspArbiter_io_out_bits_data_25),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_26            (_rspArbiter_io_out_bits_data_26),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_27            (_rspArbiter_io_out_bits_data_27),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_28            (_rspArbiter_io_out_bits_data_28),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_29            (_rspArbiter_io_out_bits_data_29),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_30            (_rspArbiter_io_out_bits_data_30),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_data_31            (_rspArbiter_io_out_bits_data_31),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_0       (_rspArbiter_io_out_bits_activeMask_0),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_1       (_rspArbiter_io_out_bits_activeMask_1),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_2       (_rspArbiter_io_out_bits_activeMask_2),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_3       (_rspArbiter_io_out_bits_activeMask_3),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_4       (_rspArbiter_io_out_bits_activeMask_4),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_5       (_rspArbiter_io_out_bits_activeMask_5),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_6       (_rspArbiter_io_out_bits_activeMask_6),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_7       (_rspArbiter_io_out_bits_activeMask_7),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_8       (_rspArbiter_io_out_bits_activeMask_8),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_9       (_rspArbiter_io_out_bits_activeMask_9),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_10      (_rspArbiter_io_out_bits_activeMask_10),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_11      (_rspArbiter_io_out_bits_activeMask_11),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_12      (_rspArbiter_io_out_bits_activeMask_12),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_13      (_rspArbiter_io_out_bits_activeMask_13),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_14      (_rspArbiter_io_out_bits_activeMask_14),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_15      (_rspArbiter_io_out_bits_activeMask_15),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_16      (_rspArbiter_io_out_bits_activeMask_16),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_17      (_rspArbiter_io_out_bits_activeMask_17),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_18      (_rspArbiter_io_out_bits_activeMask_18),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_19      (_rspArbiter_io_out_bits_activeMask_19),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_20      (_rspArbiter_io_out_bits_activeMask_20),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_21      (_rspArbiter_io_out_bits_activeMask_21),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_22      (_rspArbiter_io_out_bits_activeMask_22),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_23      (_rspArbiter_io_out_bits_activeMask_23),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_24      (_rspArbiter_io_out_bits_activeMask_24),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_25      (_rspArbiter_io_out_bits_activeMask_25),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_26      (_rspArbiter_io_out_bits_activeMask_26),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_27      (_rspArbiter_io_out_bits_activeMask_27),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_28      (_rspArbiter_io_out_bits_activeMask_28),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_29      (_rspArbiter_io_out_bits_activeMask_29),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_30      (_rspArbiter_io_out_bits_activeMask_30),	// ventus/src/pipeline/LSU.scala:560:26
    .io_from_dcache_bits_activeMask_31      (_rspArbiter_io_out_bits_activeMask_31),	// ventus/src/pipeline/LSU.scala:560:26
    .io_to_pipe_ready                       (io_lsu_rsp_ready),
    .io_to_pipe_valid                       (_Coalscer_io_to_pipe_valid),
    .io_to_pipe_bits_tag_warp_id            (_Coalscer_io_to_pipe_bits_tag_warp_id),
    .io_to_pipe_bits_tag_wfd                (io_lsu_rsp_bits_tag_wfd),
    .io_to_pipe_bits_tag_wxd                (io_lsu_rsp_bits_tag_wxd),
    .io_to_pipe_bits_tag_reg_idxw           (io_lsu_rsp_bits_tag_reg_idxw),
    .io_to_pipe_bits_tag_mask_0             (io_lsu_rsp_bits_tag_mask_0),
    .io_to_pipe_bits_tag_mask_1             (io_lsu_rsp_bits_tag_mask_1),
    .io_to_pipe_bits_tag_mask_2             (io_lsu_rsp_bits_tag_mask_2),
    .io_to_pipe_bits_tag_mask_3             (io_lsu_rsp_bits_tag_mask_3),
    .io_to_pipe_bits_tag_mask_4             (io_lsu_rsp_bits_tag_mask_4),
    .io_to_pipe_bits_tag_mask_5             (io_lsu_rsp_bits_tag_mask_5),
    .io_to_pipe_bits_tag_mask_6             (io_lsu_rsp_bits_tag_mask_6),
    .io_to_pipe_bits_tag_mask_7             (io_lsu_rsp_bits_tag_mask_7),
    .io_to_pipe_bits_tag_mask_8             (io_lsu_rsp_bits_tag_mask_8),
    .io_to_pipe_bits_tag_mask_9             (io_lsu_rsp_bits_tag_mask_9),
    .io_to_pipe_bits_tag_mask_10            (io_lsu_rsp_bits_tag_mask_10),
    .io_to_pipe_bits_tag_mask_11            (io_lsu_rsp_bits_tag_mask_11),
    .io_to_pipe_bits_tag_mask_12            (io_lsu_rsp_bits_tag_mask_12),
    .io_to_pipe_bits_tag_mask_13            (io_lsu_rsp_bits_tag_mask_13),
    .io_to_pipe_bits_tag_mask_14            (io_lsu_rsp_bits_tag_mask_14),
    .io_to_pipe_bits_tag_mask_15            (io_lsu_rsp_bits_tag_mask_15),
    .io_to_pipe_bits_tag_mask_16            (io_lsu_rsp_bits_tag_mask_16),
    .io_to_pipe_bits_tag_mask_17            (io_lsu_rsp_bits_tag_mask_17),
    .io_to_pipe_bits_tag_mask_18            (io_lsu_rsp_bits_tag_mask_18),
    .io_to_pipe_bits_tag_mask_19            (io_lsu_rsp_bits_tag_mask_19),
    .io_to_pipe_bits_tag_mask_20            (io_lsu_rsp_bits_tag_mask_20),
    .io_to_pipe_bits_tag_mask_21            (io_lsu_rsp_bits_tag_mask_21),
    .io_to_pipe_bits_tag_mask_22            (io_lsu_rsp_bits_tag_mask_22),
    .io_to_pipe_bits_tag_mask_23            (io_lsu_rsp_bits_tag_mask_23),
    .io_to_pipe_bits_tag_mask_24            (io_lsu_rsp_bits_tag_mask_24),
    .io_to_pipe_bits_tag_mask_25            (io_lsu_rsp_bits_tag_mask_25),
    .io_to_pipe_bits_tag_mask_26            (io_lsu_rsp_bits_tag_mask_26),
    .io_to_pipe_bits_tag_mask_27            (io_lsu_rsp_bits_tag_mask_27),
    .io_to_pipe_bits_tag_mask_28            (io_lsu_rsp_bits_tag_mask_28),
    .io_to_pipe_bits_tag_mask_29            (io_lsu_rsp_bits_tag_mask_29),
    .io_to_pipe_bits_tag_mask_30            (io_lsu_rsp_bits_tag_mask_30),
    .io_to_pipe_bits_tag_mask_31            (io_lsu_rsp_bits_tag_mask_31),
    .io_to_pipe_bits_tag_isWrite            (io_lsu_rsp_bits_tag_isWrite),
    .io_to_pipe_bits_tag_spike_info_sm_id   (io_lsu_rsp_bits_tag_spike_info_sm_id),
    .io_to_pipe_bits_tag_spike_info_pc      (io_lsu_rsp_bits_tag_spike_info_pc),
    .io_to_pipe_bits_tag_spike_info_inst    (io_lsu_rsp_bits_tag_spike_info_inst),
    .io_to_pipe_bits_data_0                 (io_lsu_rsp_bits_data_0),
    .io_to_pipe_bits_data_1                 (io_lsu_rsp_bits_data_1),
    .io_to_pipe_bits_data_2                 (io_lsu_rsp_bits_data_2),
    .io_to_pipe_bits_data_3                 (io_lsu_rsp_bits_data_3),
    .io_to_pipe_bits_data_4                 (io_lsu_rsp_bits_data_4),
    .io_to_pipe_bits_data_5                 (io_lsu_rsp_bits_data_5),
    .io_to_pipe_bits_data_6                 (io_lsu_rsp_bits_data_6),
    .io_to_pipe_bits_data_7                 (io_lsu_rsp_bits_data_7),
    .io_to_pipe_bits_data_8                 (io_lsu_rsp_bits_data_8),
    .io_to_pipe_bits_data_9                 (io_lsu_rsp_bits_data_9),
    .io_to_pipe_bits_data_10                (io_lsu_rsp_bits_data_10),
    .io_to_pipe_bits_data_11                (io_lsu_rsp_bits_data_11),
    .io_to_pipe_bits_data_12                (io_lsu_rsp_bits_data_12),
    .io_to_pipe_bits_data_13                (io_lsu_rsp_bits_data_13),
    .io_to_pipe_bits_data_14                (io_lsu_rsp_bits_data_14),
    .io_to_pipe_bits_data_15                (io_lsu_rsp_bits_data_15),
    .io_to_pipe_bits_data_16                (io_lsu_rsp_bits_data_16),
    .io_to_pipe_bits_data_17                (io_lsu_rsp_bits_data_17),
    .io_to_pipe_bits_data_18                (io_lsu_rsp_bits_data_18),
    .io_to_pipe_bits_data_19                (io_lsu_rsp_bits_data_19),
    .io_to_pipe_bits_data_20                (io_lsu_rsp_bits_data_20),
    .io_to_pipe_bits_data_21                (io_lsu_rsp_bits_data_21),
    .io_to_pipe_bits_data_22                (io_lsu_rsp_bits_data_22),
    .io_to_pipe_bits_data_23                (io_lsu_rsp_bits_data_23),
    .io_to_pipe_bits_data_24                (io_lsu_rsp_bits_data_24),
    .io_to_pipe_bits_data_25                (io_lsu_rsp_bits_data_25),
    .io_to_pipe_bits_data_26                (io_lsu_rsp_bits_data_26),
    .io_to_pipe_bits_data_27                (io_lsu_rsp_bits_data_27),
    .io_to_pipe_bits_data_28                (io_lsu_rsp_bits_data_28),
    .io_to_pipe_bits_data_29                (io_lsu_rsp_bits_data_29),
    .io_to_pipe_bits_data_30                (io_lsu_rsp_bits_data_30),
    .io_to_pipe_bits_data_31                (io_lsu_rsp_bits_data_31)
  );
  ShiftBoard ShiftBoard (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h0),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h0),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_io_full),
    .io_empty (_ShiftBoard_io_empty)
  );
  ShiftBoard ShiftBoard_1 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_1_io_full),
    .io_empty (_ShiftBoard_1_io_empty)
  );
  ShiftBoard ShiftBoard_2 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h2),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h2),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_2_io_full),
    .io_empty (_ShiftBoard_2_io_empty)
  );
  ShiftBoard ShiftBoard_3 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h3),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h3),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_3_io_full),
    .io_empty (_ShiftBoard_3_io_empty)
  );
  ShiftBoard ShiftBoard_4 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h4),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h4),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_4_io_full),
    .io_empty (_ShiftBoard_4_io_empty)
  );
  ShiftBoard ShiftBoard_5 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h5),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h5),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_5_io_full),
    .io_empty (_ShiftBoard_5_io_empty)
  );
  ShiftBoard ShiftBoard_6 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & io_lsu_req_bits_ctrl_wid == 3'h6),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & _Coalscer_io_to_pipe_bits_tag_warp_id == 3'h6),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :574:55, :575:{30,59}
    .io_full  (_ShiftBoard_6_io_full),
    .io_empty (_ShiftBoard_6_io_empty)
  );
  ShiftBoard ShiftBoard_7 (	// ventus/src/pipeline/LSU.scala:572:51
    .clock    (clock),
    .reset    (reset),
    .io_left  (_shiftBoard_7_left_T & (&io_lsu_req_bits_ctrl_wid)),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:574:{29,55}
    .io_right (_shiftBoard_7_right_T & (&_Coalscer_io_to_pipe_bits_tag_warp_id)),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:565:24, :575:{30,59}
    .io_full  (_ShiftBoard_7_io_full),
    .io_empty (_ShiftBoard_7_io_empty)
  );
  assign io_lsu_req_ready = io_lsu_req_ready_0;	// ventus/src/pipeline/LSU.scala:530:7, :578:24
  assign io_lsu_rsp_valid = _Coalscer_io_to_pipe_valid;	// ventus/src/pipeline/LSU.scala:530:7, :565:24
  assign io_lsu_rsp_bits_tag_warp_id = _Coalscer_io_to_pipe_bits_tag_warp_id;	// ventus/src/pipeline/LSU.scala:530:7, :565:24
  assign io_fence_end =
    {_ShiftBoard_7_io_empty,
     _ShiftBoard_6_io_empty,
     _ShiftBoard_5_io_empty,
     _ShiftBoard_4_io_empty,
     _ShiftBoard_3_io_empty,
     _ShiftBoard_2_io_empty,
     _ShiftBoard_1_io_empty,
     _ShiftBoard_io_empty};	// ventus/src/pipeline/LSU.scala:530:7, :572:51, :577:53
endmodule

