-- Izbor_Prikaza_Slike.vhd

-- This file was auto-generated as a prototype implementation of a module
-- created in component editor.  It ties off all outputs to ground and
-- ignores all inputs.  It needs to be edited to make it do something
-- useful.
-- 
-- This file will not be automatically regenerated.  You should check it in
-- to your version control system if you want to keep it.

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Izbor_Prikaza_Slike is
	port (
		out_data              : out std_logic_vector(15 downto 0);                    --            out.data
		out_endofpacket       : out std_logic;                                        --               .endofpacket
		out_ready             : in  std_logic                     := '0';             --               .ready
		out_startofpacket     : out std_logic;                                        --               .startofpacket
		out_valid             : out std_logic;                                        --               .valid
		in1_valid             : in  std_logic                     := '0';             --            in1.valid
		in1_startofpacket     : in  std_logic                     := '0';             --               .startofpacket
		in1_ready             : out std_logic;                                        --               .ready
		in1_endofpacket       : in  std_logic                     := '0';             --               .endofpacket
		in1_data              : in  std_logic_vector(15 downto 0) := (others => '0'); --               .data
		in2_data              : in  std_logic_vector(15 downto 0) := (others => '0'); --            in2.data
		in2_ready             : out std_logic;                                        --               .ready
		in2_valid             : in  std_logic                     := '0';             --               .valid
		in2_startofpacket     : in  std_logic                     := '0';             --               .startofpacket
		in2_endofpacket       : in  std_logic                     := '0';             --               .endofpacket
		clock_clk             : in  std_logic                     := '0';             --          clock.clk
		reset_reset           : in  std_logic                     := '0';             --          reset.reset
		izbor_slike_address   : in  std_logic_vector(7 downto 0)  := (others => '0'); --    izbor_slike.address
		izbor_slike_write     : in  std_logic                     := '0';             --               .write
		izbor_slike_writedata : in  std_logic_vector(31 downto 0) := (others => '0'); --               .writedata
		izbor_slike_read      : in  std_logic                     := '0';             --               .read
		izbor_slike_readdata  : out std_logic_vector(31 downto 0)                     --               .readdata
	);
end entity Izbor_Prikaza_Slike;

architecture rtl of Izbor_Prikaza_Slike is
begin

	-- TODO: Auto-generated HDL template

	out_valid <= '0';

	out_data <= "0000000000000000";

	out_startofpacket <= '0';

	out_endofpacket <= '0';

	in1_ready <= '0';

	in2_ready <= '0';

	izbor_slike_readdata <= "00000000000000000000000000000000";

end architecture rtl; -- of Izbor_Prikaza_Slike
