// Seed: 2305322836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  final $signed(2);
  ;
  wire id_6;
  ;
  assign id_6 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_5,
      id_9,
      id_3
  );
  output logic [7:0] id_2;
  output wire id_1;
  wire id_11;
  assign id_2[id_4] = 1'b0;
endmodule
