Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 14:59:51 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  185         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (84)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (84)
--------------------------------
 There are 84 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.138        0.000                      0                 3442        0.035        0.000                      0                 3442        3.458        0.000                       0                  1626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.138        0.000                      0                 3442        0.035        0.000                      0                 3442        3.458        0.000                       0                  1626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/i_2_reg_450_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.408ns (16.023%)  route 2.138ns (83.977%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/i_2_reg_450_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/i_2_reg_450_reg[0]/Q
                         net (fo=49, routed)          1.073     1.179    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/tmp_18_fu_1272_p3[7]
    SLICE_X32Y45         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     1.275 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_199/O
                         net (fo=3, routed)           0.250     1.525    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_13
    SLICE_X33Y44         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     1.671 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_93/O
                         net (fo=1, routed)           0.192     1.863    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_45
    SLICE_X34Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.953 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_12__0/O
                         net (fo=1, routed)           0.624     2.576    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[8]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     7.715    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.369ns (14.816%)  route 2.121ns (85.184%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.094     1.201    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X34Y48         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     1.269 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_206/O
                         net (fo=8, routed)           0.315     1.584    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_14
    SLICE_X35Y45         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     1.706 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_105__0/O
                         net (fo=1, routed)           0.187     1.893    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_105__0_n_8
    SLICE_X34Y45         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.993 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_17__0/O
                         net (fo=1, routed)           0.526     2.518    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[3]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     7.699    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.267ns (11.509%)  route 2.053ns (88.491%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.094     1.201    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X34Y48         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     1.269 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_206/O
                         net (fo=8, routed)           0.303     1.572    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_14
    SLICE_X36Y45         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.621 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_231/O
                         net (fo=1, routed)           0.039     1.660    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_231_n_8
    SLICE_X36Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     1.696 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_117__0/O
                         net (fo=1, routed)           0.190     1.886    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_decrypt_fu_50_word_address1[0]
    SLICE_X36Y42         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.921 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_20__0/O
                         net (fo=1, routed)           0.427     2.348    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[0]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.643    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.258ns (10.843%)  route 2.121ns (89.157%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.377     1.484    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X35Y46         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.521 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_227/O
                         net (fo=1, routed)           0.091     1.612    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_24
    SLICE_X35Y46         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     1.702 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_113__0/O
                         net (fo=1, routed)           0.143     1.845    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_decrypt_fu_50_word_address1[1]
    SLICE_X35Y42         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.897 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_19__0/O
                         net (fo=1, routed)           0.511     2.407    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[1]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     7.718    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.418ns (17.831%)  route 1.926ns (82.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.094     1.201    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X34Y48         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     1.269 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_206/O
                         net (fo=8, routed)           0.149     1.418    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_14
    SLICE_X34Y47         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     1.509 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_223/O
                         net (fo=1, routed)           0.091     1.600    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_223_n_8
    SLICE_X34Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     1.690 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_109__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_decrypt_fu_50_word_address1[2]
    SLICE_X34Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     1.926 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_18__0/O
                         net (fo=1, routed)           0.446     2.372    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[2]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.720    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.228ns (9.068%)  route 2.286ns (90.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.044     2.543    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X34Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X34Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X34Y70         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.912    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                  5.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[9]/Q
                         net (fo=2, routed)           0.049     0.100    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506[9]
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y54         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X38Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]/Q
                         net (fo=3, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Q[6]
    SLICE_X38Y44         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.091 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm[18]_i_1/O
                         net (fo=1, routed)           0.015     0.106    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_NS_fsm[18]
    SLICE_X38Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X38Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y44         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.224%)  route 0.059ns (59.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506_reg[9]/Q
                         net (fo=2, routed)           0.059     0.111    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506[9]
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y53         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.901%)  route 0.060ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X35Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[18]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506[18]
    SLICE_X36Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y56         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_3_reg_1757_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X38Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg/Q
                         net (fo=8, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/grp_ByteSub_ShiftRow_fu_461_ap_start_reg
    SLICE_X38Y44         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.017     0.113    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_n_32
    SLICE_X38Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X38Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y44         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (52.800%)  route 0.047ns (47.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg
    SLICE_X36Y40         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.016     0.112    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_NS_fsm[0]
    SLICE_X36Y40         FDSE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_clk
    SLICE_X36Y40         FDSE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y40         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (38.016%)  route 0.064ns (61.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506_reg[27]/Q
                         net (fo=2, routed)           0.064     0.115    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_506[27]
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y68         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/tmp_reg_1785_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[12]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737[12]
    SLICE_X32Y68         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/tmp_reg_1785[12]_i_1/O
                         net (fo=1, routed)           0.016     0.113    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/tmp_fu_1313_p6[12]
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/tmp_reg_1785_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/tmp_reg_1785_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y68         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/tmp_reg_1785_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.279%)  route 0.048ns (47.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/Q
                         net (fo=5, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg
    SLICE_X36Y40         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.017     0.113    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_n_40
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y40         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.041ns (39.635%)  route 0.062ns (60.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506_reg[16]/Q
                         net (fo=2, routed)           0.062     0.115    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_506[16]
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y53         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/temp_1_2_reg_1736_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y12  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y12  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y11  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB18_X2Y21  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB18_X2Y21  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X2Y11  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y21  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y21  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y20  bd_0_i/hls_inst/inst/Sbox_U/q0_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X3Y20  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y21  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/q0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X2Y21  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/q0_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X35Y39         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.037    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.014ns  (logic 0.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X35Y39         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.014    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.508ns  (logic 0.486ns (19.380%)  route 2.022ns (80.620%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_clk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/Q
                         net (fo=23, routed)          1.329     1.435    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_state6
    SLICE_X37Y47         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     1.602 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16/O
                         net (fo=2, routed)           0.537     2.139    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16_n_8
    SLICE_X39Y46         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.191 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_ce1_INST_0_i_6/O
                         net (fo=1, routed)           0.104     2.295    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce0_1
    SLICE_X39Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     2.420 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce1_INST_0_i_1/O
                         net (fo=1, routed)           0.014     2.434    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce1_INST_0_i_1_n_8
    SLICE_X39Y46         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     2.500 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce1_INST_0/O
                         net (fo=0)                   0.038     2.538    statemt_ce0
                                                                      r  statemt_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.508ns  (logic 0.486ns (19.380%)  route 2.022ns (80.620%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_clk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/Q
                         net (fo=23, routed)          1.329     1.435    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_state6
    SLICE_X37Y47         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     1.602 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16/O
                         net (fo=2, routed)           0.537     2.139    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16_n_8
    SLICE_X39Y46         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.191 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_ce1_INST_0_i_6/O
                         net (fo=1, routed)           0.104     2.295    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce0_1
    SLICE_X39Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     2.420 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce1_INST_0_i_1/O
                         net (fo=1, routed)           0.014     2.434    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce1_INST_0_i_1_n_8
    SLICE_X39Y46         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     2.500 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_ce1_INST_0/O
                         net (fo=0)                   0.038     2.538    statemt_ce1
                                                                      r  statemt_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.496ns  (logic 0.615ns (24.640%)  route 1.881ns (75.360%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_clk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/Q
                         net (fo=23, routed)          1.329     1.435    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_state6
    SLICE_X37Y47         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     1.602 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16/O
                         net (fo=2, routed)           0.131     1.733    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16_n_8
    SLICE_X37Y46         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     1.833 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.146     1.979    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_12_n_8
    SLICE_X36Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     2.102 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.275     2.377    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/grp_encrypt_fu_34_statemt_address0[0]
    SLICE_X37Y45         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     2.526 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address1[1]_INST_0/O
                         net (fo=0)                   0.000     2.526    statemt_address1[1]
                                                                      r  statemt_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.409ns  (logic 0.591ns (24.533%)  route 1.818ns (75.467%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_clk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_reg[5]/Q
                         net (fo=23, routed)          1.329     1.435    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/ap_CS_fsm_state6
    SLICE_X37Y47         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     1.602 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16/O
                         net (fo=2, routed)           0.131     1.733    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_16_n_8
    SLICE_X37Y46         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     1.833 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.146     1.979    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_12_n_8
    SLICE_X36Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     2.102 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.212     2.314    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/grp_encrypt_fu_34_statemt_address0[0]
    SLICE_X37Y45         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     2.439 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address0[1]_INST_0/O
                         net (fo=0)                   0.000     2.439    statemt_address0[1]
                                                                      r  statemt_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 0.765ns (32.449%)  route 1.593ns (67.551%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_clk
    SLICE_X41Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_reg[5]/Q
                         net (fo=22, routed)          0.781     0.887    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_state6
    SLICE_X42Y51         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     1.036 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address0[1]_INST_0_i_13/O
                         net (fo=4, routed)           0.156     1.193    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address0[1]_INST_0_i_13_n_8
    SLICE_X44Y51         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     1.338 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address1[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.052     1.390    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address1[2]_INST_0_i_18_n_8
    SLICE_X44Y51         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     1.535 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_address1[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.306     1.841    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_address1[2]_3
    SLICE_X40Y47         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.990 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_address1[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.297     2.287    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_address1[2]_INST_0_i_2_n_8
    SLICE_X37Y47         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.388 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_address1[2]_INST_0/O
                         net (fo=0)                   0.000     2.388    statemt_address1[2]
                                                                      r  statemt_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.244ns  (logic 1.208ns (53.832%)  route 1.036ns (46.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/ap_clk
    RAMB18_X3Y20         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/DOUTADOUT[1]
                         net (fo=2, routed)           0.535     1.537    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg[1]
    SLICE_X41Y50         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     1.674 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_d1[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.501     2.175    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d1_1_sn_1
    SLICE_X35Y53         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     2.320 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d1[1]_INST_0/O
                         net (fo=0)                   0.000     2.320    statemt_d1[1]
                                                                      r  statemt_d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.218ns  (logic 1.160ns (52.301%)  route 1.058ns (47.699%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/ap_clk
    RAMB18_X3Y20         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg/DOUTADOUT[7]
                         net (fo=2, routed)           0.517     1.483    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/q0_reg[7]
    SLICE_X41Y52         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     1.628 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_d0[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.498     2.126    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_d0[7]_INST_0_i_3_n_8
    SLICE_X36Y55         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.161 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_d0[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.043     2.204    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/statemt_d0[7]_1
    SLICE_X36Y55         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.294 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/statemt_d0[7]_INST_0/O
                         net (fo=0)                   0.000     2.294    statemt_d0[7]
                                                                      r  statemt_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.254ns  (logic 0.469ns (20.807%)  route 1.785ns (79.193%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_CS_fsm_reg[10]/Q
                         net (fo=146, routed)         1.493     1.600    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[6][2]
    SLICE_X35Y65         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     1.698 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.062     1.760    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[11]_INST_0_i_2_n_8
    SLICE_X35Y65         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     1.909 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.230     2.139    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0_11_sn_1
    SLICE_X35Y65         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.284 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[11]_INST_0/O
                         net (fo=0)                   0.000     2.284    statemt_d0[11]
                                                                      r  statemt_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 0.613ns (27.429%)  route 1.622ns (72.571%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X34Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[20]/Q
                         net (fo=22, routed)          0.627     0.733    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_state21
    SLICE_X36Y42         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     0.842 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/statemt_address1[0]_INST_0_i_3/O
                         net (fo=10, routed)          0.176     1.018    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_CS_fsm_reg[19]_0
    SLICE_X35Y43         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     1.142 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/statemt_address1[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.225     1.367    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_address1[2]_2
    SLICE_X35Y43         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     1.457 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/statemt_address0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.532     1.989    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address1[3]
    SLICE_X39Y46         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.134 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.025     2.159    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/grp_encrypt_fu_34_statemt_address0[3]
    SLICE_X39Y46         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.228 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/statemt_address0[3]_INST_0/O
                         net (fo=0)                   0.037     2.265    statemt_address0[3]
                                                                      r  statemt_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.199ns  (logic 0.525ns (23.878%)  route 1.674ns (76.122%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_clk
    SLICE_X40Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_CS_fsm_reg[11]/Q
                         net (fo=27, routed)          0.553     0.663    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/Q[4]
    SLICE_X52Y51         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.824 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_address0[1]_INST_0_i_7/O
                         net (fo=20, routed)          0.465     1.289    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U_n_23
    SLICE_X41Y52         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     1.326 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_d0[6]_INST_0_i_5/O
                         net (fo=16, routed)          0.214     1.540    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_d1[0]
    SLICE_X41Y50         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     1.698 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/invSbox_U/statemt_d1[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.442     2.140    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d1[0]_1
    SLICE_X34Y49         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.228 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d1[0]_INST_0/O
                         net (fo=0)                   0.000     2.228    statemt_d1[0]
                                                                      r  statemt_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.076ns  (logic 0.053ns (69.737%)  route 0.023ns (30.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X33Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[20]/Q
                         net (fo=1, routed)           0.023     0.074    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[12]
    SLICE_X33Y57         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.088 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[20]_INST_0/O
                         net (fo=0)                   0.000     0.088    statemt_d0[20]
                                                                      r  statemt_d0[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.076ns  (logic 0.053ns (69.737%)  route 0.023ns (30.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[31]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[23]
    SLICE_X36Y61         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.089 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_INST_0/O
                         net (fo=0)                   0.000     0.089    statemt_d0[31]
                                                                      r  statemt_d0[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_516_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.053ns (67.089%)  route 0.026ns (32.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X35Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_516_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_516_reg[6]/Q
                         net (fo=1, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[31][6]
    SLICE_X35Y51         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[6]_INST_0/O
                         net (fo=0)                   0.000     0.092    statemt_d0[6]
                                                                      r  statemt_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.061ns (72.619%)  route 0.023ns (27.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X33Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[13]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[5]
    SLICE_X33Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.097    statemt_d0[13]
                                                                      r  statemt_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[7]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/statemt_d0[7][7]
    SLICE_X36Y55         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_ByteSub_ShiftRow_fu_461/Sbox_1_U/statemt_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.097    statemt_d0[7]
                                                                      r  statemt_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[10]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[2]
    SLICE_X35Y61         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.099    statemt_d0[10]
                                                                      r  statemt_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[14]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[6]
    SLICE_X34Y63         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.099    statemt_d0[14]
                                                                      r  statemt_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X35Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[15]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[7]
    SLICE_X35Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[15]_INST_0/O
                         net (fo=0)                   0.000     0.099    statemt_d0[15]
                                                                      r  statemt_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X34Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/reg_516_reg[16]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[31]_1[8]
    SLICE_X34Y58         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ret_U/statemt_d0[16]_INST_0/O
                         net (fo=0)                   0.000     0.099    statemt_d0[16]
                                                                      r  statemt_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_516_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemt_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.062ns (69.663%)  route 0.027ns (30.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_516_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/reg_516_reg[4]/Q
                         net (fo=1, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[31][4]
    SLICE_X34Y52         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     0.102 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_d0[4]_INST_0/O
                         net (fo=0)                   0.000     0.102    statemt_d0[4]
                                                                      r  statemt_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           915 Endpoints
Min Delay           915 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 statemt_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.102ns  (logic 0.483ns (22.978%)  route 1.619ns (77.022%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q1[12] (IN)
                         net (fo=21, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[12]
    SLICE_X37Y64         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     0.135 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_8/O
                         net (fo=2, routed)           0.683     0.818    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_14_sn_1
    SLICE_X37Y64         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     0.929 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13/O
                         net (fo=1, routed)           0.178     1.107    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13_n_8
    SLICE_X37Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.158 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10/O
                         net (fo=3, routed)           0.175     1.333    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10_n_8
    SLICE_X38Y64         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     1.429 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5_i_3/O
                         net (fo=1, routed)           0.199     1.628    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5_i_3_n_8
    SLICE_X38Y64         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.718 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.384     2.102    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/D
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/WCLK
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/DP/CLK

Slack:                    inf
  Source:                 statemt_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.087ns  (logic 0.578ns (27.691%)  route 1.509ns (72.309%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q1[12] (IN)
                         net (fo=21, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[12]
    SLICE_X37Y64         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     0.135 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_8/O
                         net (fo=2, routed)           0.683     0.818    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_14_sn_1
    SLICE_X37Y64         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     0.929 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13/O
                         net (fo=1, routed)           0.178     1.107    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13_n_8
    SLICE_X37Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.158 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10/O
                         net (fo=3, routed)           0.092     1.250    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10_n_8
    SLICE_X38Y64         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.383 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6_i_4/O
                         net (fo=3, routed)           0.182     1.565    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_3_sn_1
    SLICE_X37Y65         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.713 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.374     2.087    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/D
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/WCLK
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/SP/CLK

Slack:                    inf
  Source:                 statemt_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.080ns  (logic 0.578ns (27.784%)  route 1.502ns (72.216%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q1[12] (IN)
                         net (fo=21, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[12]
    SLICE_X37Y64         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     0.135 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_8/O
                         net (fo=2, routed)           0.683     0.818    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_14_sn_1
    SLICE_X37Y64         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     0.929 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13/O
                         net (fo=1, routed)           0.178     1.107    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13_n_8
    SLICE_X37Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.158 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10/O
                         net (fo=3, routed)           0.092     1.250    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10_n_8
    SLICE_X38Y64         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.383 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6_i_4/O
                         net (fo=3, routed)           0.182     1.565    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_3_sn_1
    SLICE_X37Y65         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.713 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.367     2.080    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/D
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/WCLK
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_6_6/DP/CLK

Slack:                    inf
  Source:                 statemt_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.064ns  (logic 0.483ns (23.401%)  route 1.581ns (76.599%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  statemt_q1[12] (IN)
                         net (fo=21, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[12]
    SLICE_X37Y64         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     0.135 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_8/O
                         net (fo=2, routed)           0.683     0.818    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_14_sn_1
    SLICE_X37Y64         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     0.929 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13/O
                         net (fo=1, routed)           0.178     1.107    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_13_n_8
    SLICE_X37Y64         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.158 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10/O
                         net (fo=3, routed)           0.175     1.333    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_2_2_i_10_n_8
    SLICE_X38Y64         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     1.429 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5_i_3/O
                         net (fo=1, routed)           0.199     1.628    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5_i_3_n_8
    SLICE_X38Y64         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.718 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.346     2.064    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/D
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/WCLK
    SLICE_X39Y57         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_5_5/SP/CLK

Slack:                    inf
  Source:                 statemt_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.062ns  (logic 0.663ns (32.150%)  route 1.399ns (67.850%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[16] (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[16]
    SLICE_X37Y64         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_12/O
                         net (fo=3, routed)           0.706     0.822    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_15_sn_1
    SLICE_X35Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.974 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_6/O
                         net (fo=3, routed)           0.128     1.103    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_27_sn_1
    SLICE_X35Y68         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.255 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_3/O
                         net (fo=3, routed)           0.272     1.526    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U_n_14
    SLICE_X38Y66         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.623 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[8]_i_3/O
                         net (fo=1, routed)           0.244     1.867    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[8]_i_3_n_8
    SLICE_X38Y66         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.013 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[8]_i_1/O
                         net (fo=1, routed)           0.049     2.062    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_fu_903_p2[8]
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[8]/C

Slack:                    inf
  Source:                 statemt_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.996ns  (logic 0.581ns (29.114%)  route 1.415ns (70.886%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[16] (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[16]
    SLICE_X37Y64         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_12/O
                         net (fo=3, routed)           0.706     0.822    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_15_sn_1
    SLICE_X35Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.974 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_6/O
                         net (fo=3, routed)           0.147     1.122    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U_n_27
    SLICE_X36Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.246 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_6/O
                         net (fo=1, routed)           0.197     1.443    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_6_n_8
    SLICE_X37Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.533 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_2/O
                         net (fo=4, routed)           0.337     1.870    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[0]_i_1_n_8
    SLICE_X39Y64         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     1.969 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_1/O
                         net (fo=1, routed)           0.027     1.996    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_fu_903_p2[4]
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[4]/C

Slack:                    inf
  Source:                 statemt_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.896ns  (logic 0.630ns (33.228%)  route 1.266ns (66.772%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[16] (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[16]
    SLICE_X37Y64         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_12/O
                         net (fo=3, routed)           0.706     0.822    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_15_sn_1
    SLICE_X35Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.974 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_6/O
                         net (fo=3, routed)           0.147     1.122    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U_n_27
    SLICE_X36Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.246 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_6/O
                         net (fo=1, routed)           0.197     1.443    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_6_n_8
    SLICE_X37Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.533 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_2/O
                         net (fo=4, routed)           0.166     1.699    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[0]_i_1_n_8
    SLICE_X38Y65         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.847 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[1]_i_1/O
                         net (fo=1, routed)           0.049     1.896    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_fu_903_p2[1]
    SLICE_X38Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X38Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[1]/C

Slack:                    inf
  Source:                 statemt_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.894ns  (logic 0.519ns (27.399%)  route 1.375ns (72.601%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[16] (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[16]
    SLICE_X37Y64         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_12/O
                         net (fo=3, routed)           0.706     0.822    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_15_sn_1
    SLICE_X35Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.974 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_6/O
                         net (fo=3, routed)           0.128     1.103    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_27_sn_1
    SLICE_X35Y68         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.255 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_3/O
                         net (fo=3, routed)           0.272     1.526    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[7]_0
    SLICE_X38Y66         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.625 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_1/O
                         net (fo=2, routed)           0.269     1.894    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/D
    SLICE_X35Y62         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/WCLK
    SLICE_X35Y62         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/DP/CLK

Slack:                    inf
  Source:                 statemt_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.883ns  (logic 0.519ns (27.559%)  route 1.364ns (72.441%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[16] (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[16]
    SLICE_X37Y64         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_12/O
                         net (fo=3, routed)           0.706     0.822    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_15_sn_1
    SLICE_X35Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.974 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_6/O
                         net (fo=3, routed)           0.128     1.103    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_27_sn_1
    SLICE_X35Y68         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.255 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_3/O
                         net (fo=3, routed)           0.272     1.526    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[7]_0
    SLICE_X38Y66         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.625 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_1/O
                         net (fo=2, routed)           0.258     1.883    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/D
    SLICE_X35Y62         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.043     0.043    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/WCLK
    SLICE_X35Y62         RAMD32                                       r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10/SP/CLK

Slack:                    inf
  Source:                 statemt_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.517ns (27.726%)  route 1.348ns (72.274%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[16] (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1[16]
    SLICE_X37Y64         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/xor_ln350_2_reg_1030[8]_i_12/O
                         net (fo=3, routed)           0.706     0.822    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/statemt_q1_15_sn_1
    SLICE_X35Y65         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     0.974 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U/ram_reg_0_31_10_10_i_6/O
                         net (fo=3, routed)           0.147     1.122    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ret_U_n_27
    SLICE_X36Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.246 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_6/O
                         net (fo=1, routed)           0.197     1.443    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_6_n_8
    SLICE_X37Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.533 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[4]_i_2/O
                         net (fo=4, routed)           0.246     1.779    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[0]_i_1_n_8
    SLICE_X38Y64         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.814 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420[3]_i_1/O
                         net (fo=1, routed)           0.051     1.865    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_fu_903_p2[3]
    SLICE_X38Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X38Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/xor_ln431_2_reg_1420_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 statemt_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[11] (IN)
                         net (fo=19, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_q0[11]
    SLICE_X36Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X36Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[11]/C

Slack:                    inf
  Source:                 statemt_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[12] (IN)
                         net (fo=16, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_q0[12]
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[12]/C

Slack:                    inf
  Source:                 statemt_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[13] (IN)
                         net (fo=20, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_q0[13]
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[13]/C

Slack:                    inf
  Source:                 statemt_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[14] (IN)
                         net (fo=19, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_q0[14]
    SLICE_X35Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X35Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[14]/C

Slack:                    inf
  Source:                 statemt_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[15] (IN)
                         net (fo=19, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_q0[15]
    SLICE_X36Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X36Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[15]/C

Slack:                    inf
  Source:                 statemt_q0[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q0[16] (IN)
                         net (fo=16, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_q0[16]
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ap_clk
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/statemt_load_52_reg_1405_reg[16]/C

Slack:                    inf
  Source:                 statemt_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[0] (IN)
                         net (fo=26, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_q1[0]
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_clk
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[0]/C

Slack:                    inf
  Source:                 statemt_q1[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[1] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_q1[1]
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_clk
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[1]/C

Slack:                    inf
  Source:                 statemt_q1[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[2] (IN)
                         net (fo=28, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_q1[2]
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_clk
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[2]/C

Slack:                    inf
  Source:                 statemt_q1[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  statemt_q1[4] (IN)
                         net (fo=30, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/statemt_q1[4]
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/ap_clk
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_InversShiftRow_ByteSub_fu_461/trunc_ln222_reg_554_reg[4]/C





