// PDB:  qcppx7280.pdb
// PDB:  Last Updated :2022-05-17:11:06:06:456 (UTC) [tracepdb]
c69691a7-50b5-37a0-e6c7-0944584cf9f7 qcppx // SRC=PcieLink.c MJ= MN=
#typev Driver_c639 10 "%0 [%!FUNC!]%10!s!: regValue: %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=qcpciepepextEvtDevicePrepareHardware
{
__FUNCTION__, ItemString -- 10
regValue, ItemLong -- 11
}
// PDB:  qcppx7280.pdb
// PDB:  Last Updated :2022-05-17:11:06:06:456 (UTC) [tracepdb]
#typev Driver_c606 12 "%0 [%!FUNC!]%10!s!: R pcie_phy_mode: %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=qcpciepepextEvtDevicePrepareHardware
{
__FUNCTION__, ItemString -- 10
pcie_phy_mode, ItemLong -- 11
}
// PDB:  qcppx7280.pdb
// PDB:  Last Updated :2022-05-17:11:06:06:456 (UTC) [tracepdb]
#typev PcieLink_c673 42 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibDeInitializePHY
{
}
#typev PcieLink_c663 41 "%0 [%!FUNC!]%10!s!: E - mem NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibDeInitializePHY
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c651 40 "%0 [%!FUNC!]%10!s!: E - RootPortIndex: %11!d! Tunneled, returning" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibDeInitializePHY
{
__FUNCTION__, ItemString -- 10
RootPortIndex, ItemLong -- 11
}
#typev PcieLink_c638 39 "%0 [%!FUNC!]%10!s!: E - RootPortIndex: %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibDeInitializePHY
{
__FUNCTION__, ItemString -- 10
RootPortIndex, ItemLong -- 11
}
#typev PcieLink_c625 38 "%0 [%!FUNC!]%10!s!: E - pcie_root_port_info NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibDeInitializePHY
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c622 37 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibDeInitializePHY
{
}
#typev PcieLink_c836 53 "%0 [%!FUNC!]%10!s!: RootPortIndex %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibGetRootPortIndex
{
__FUNCTION__, ItemString -- 10
i, ItemLong -- 11
}
#typev PcieLink_c846 54 "%0 [%!FUNC!]%10!s!: E - HwPortIndex %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibGetRootPortIndex
{
__FUNCTION__, ItemString -- 10
HwPortIndex, ItemLong -- 11
}
#typev PcieLink_c824 52 "%0 [%!FUNC!]%10!s!: E - pcie_root_port_info NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibGetRootPortIndex
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c821 51 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibGetRootPortIndex
{
}
#typev PcieLink_c528 31 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
}
#typev PcieLink_c520 30 "%0 [%!FUNC!]%10!s!: E - PcieConfigLibWriteRegisterSequence" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c501 29 "%0 [%!FUNC!]%10!s!: E - mem NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c489 28 "%0 [%!FUNC!]%10!s!: E - RootPortIndex: %11!d! Tunneled, returning" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
__FUNCTION__, ItemString -- 10
RootPortIndex, ItemLong -- 11
}
#typev PcieLink_c473 27 "%0 [%!FUNC!]%10!s!: E - RootPortIndex: %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
__FUNCTION__, ItemString -- 10
RootPortIndex, ItemLong -- 11
}
#typev PcieLink_c460 26 "%0 [%!FUNC!]%10!s!: E - pcie_root_port_info NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c447 24 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibInitializePHY
{
}
#typev PcieLink_c415 23 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibPollBitMsk
{
}
#typev PcieLink_c398 22 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibPollBitMsk
{
}
#typev PcieLink_c190 14 "%0 [%!FUNC!]%10!s!: E - mem || phy_seq NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibRegWriteConditional
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c242 15 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibRegWriteConditional
{
}
#typev PcieLink_c187 13 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibRegWriteConditional
{
}
#typev PcieLink_c601 36 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibSendPMETurnOff
{
}
#typev PcieLink_c579 35 "%0 [%!FUNC!]%10!s!: E - mem NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibSendPMETurnOff
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c565 34 "%0 [%!FUNC!]%10!s!: E - RootPortIndex: %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibSendPMETurnOff
{
__FUNCTION__, ItemString -- 10
RootPortIndex, ItemLong -- 11
}
#typev PcieLink_c552 33 "%0 [%!FUNC!]%10!s!: E - pcie_root_port_info NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibSendPMETurnOff
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c549 32 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibSendPMETurnOff
{
}
#typev PcieLink_c798 50 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
}
#typev PcieLink_c774 49 "%0 [%!FUNC!]%10!s!: Tunneled FALSE" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c749 48 "%0 [%!FUNC!]%10!s!: Tunneled TRUE" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c739 47 "%0 [%!FUNC!]%10!s!: E - mem NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c725 46 "%0 [%!FUNC!]%10!s!: E - port NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c713 45 "%0 [%!FUNC!]%10!s!: E - RootPortIndex: %11!d!" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
__FUNCTION__, ItemString -- 10
RootPortIndex, ItemLong -- 11
}
#typev PcieLink_c700 44 "%0 [%!FUNC!]%10!s!: E - pcie_root_port_info NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c697 43 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibTrainLink
{
}
#typev PcieLink_c355 20 "%0 [%!FUNC!]%10!s!: E - PcieConfigLibPollBitMsk" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibWriteRegisterSequence
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c369 21 "%0 [%!FUNC!] <-- exit" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibWriteRegisterSequence
{
}
#typev PcieLink_c302 19 "%0 [%!FUNC!]%10!s!: E - mem NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibWriteRegisterSequence
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c288 18 "%0 [%!FUNC!]%10!s!: STOP" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibWriteRegisterSequence
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c275 17 "%0 [%!FUNC!]%10!s!: E - Phy NULL" //   LEVEL=TRACE_LEVEL_FATAL FLAGS=TRACE_DRIVER FUNC=PcieConfigLibWriteRegisterSequence
{
__FUNCTION__, ItemString -- 10
}
#typev PcieLink_c269 16 "%0 [%!FUNC!] --> entry" //   LEVEL=TRACE_LEVEL_VERBOSE FLAGS=TRACE_DRIVER FUNC=PcieConfigLibWriteRegisterSequence
{
}
