# Hi there, I'm Gautam ğŸ‘‹

## ğŸ¯ VLSI Design Engineer | Digital Circuit Designer | Open-Source Hardware Enthusiast

I'm on a mission to master the complete VLSI design flow - from architectural concepts to silicon fabrication - using open-source tools and methodologies.

### ğŸ”­ Current Focus
- ğŸš€ Building a **complete RISC-V microcontroller** from scratch (RTL â†’ Silicon)
- ğŸ“š Mastering: **Verilog/SystemVerilog**, **UVM Verification**, **OpenLane Physical Design**
- ğŸ“ Following a **360Â° VLSI learning path**: Architecture â†’ RTL â†’ Verification â†’ Physical Design â†’ Tapeout
- ğŸ“ Documenting my journey and sharing knowledge with the community

### ğŸ› ï¸ Technical Skills

**Hardware Description Languages:**
- Verilog, SystemVerilog
- VHDL (learning)

**Design & Verification:**
- RTL Design & Digital Logic
- UVM Testbench Development
- Functional & Formal Verification
- SystemVerilog Assertions (SVA)

**EDA Tools:**
- **Simulation:** Icarus Verilog, Verilator, GTKWave
- **Synthesis:** Yosys, ABC
- **Timing Analysis:** OpenSTA
- **Physical Design:** OpenLane, Magic, KLayout
- **FPGA:** Xilinx Vivado, Intel Quartus (basics)

**Process & Technologies:**
- SkyWater 130nm PDK
- RISC-V ISA
- AMBA Bus Protocols (APB, AHB - learning)
- Git Version Control

**Programming:**
- Python (scripting for EDA automation)
- C/C++ (embedded software basics)
- Shell scripting

### ğŸ“‚ Featured Projects

#### ğŸ”¥ [RISC-V Microcontroller SoC](link-when-ready) (In Progress)
Complete RISC-V RV32I microcontroller with integrated peripherals
- **Tech:** Verilog, UVM, Yosys, OpenLane, SkyWater 130nm PDK
- **Features:** 3-stage pipeline, UART, GPIO, Timer, I2C
- **Status:** RTL design phase | Target: Open MPW tapeout

#### ğŸ”¥ [UART with Advanced Features](link)
Configurable UART with FIFO, error correction, and flow control
- **Verification:** UVM testbench with 95%+ coverage
- **Synthesis:** Yosys â†’ OpenSTA timing analysis
- **Status:** Complete RTL + Verification

#### ğŸ”¥ [Digital Design Library](link)
Collection of reusable RTL modules with testbenches
- Counters, FIFOs, Arbiters, Synchronizers
- All modules verified and documented
- MIT License for community use

### ğŸ“Š GitHub Stats

![Your GitHub Stats](https://github-readme-stats.vercel.app/api?username=yourusername&show_icons=true&theme=radical)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=yourusername&layout=compact&theme=radical)

### ğŸ“ Learning Journey

**Completed:**
- âœ… Digital Logic Fundamentals (NPTEL)
- âœ… VLSI for Beginners (NIELIT Calicut)
- âœ… Verilog HDL (HDLBits - All exercises)
- âœ… Computer Architecture Basics

**In Progress:**
- ğŸ”„ SystemVerilog for Verification
- ğŸ”„ UVM Methodology
- ğŸ”„ RISC-V Core Implementation

**Upcoming:**
- â³ Physical Design with OpenLane
- â³ Analog IC Design Basics
- â³ Formal Verification

### ğŸ“ Latest Blog Posts
<!-- BLOG-POST-LIST:START -->
- [My Journey to VLSI: Week 1 - Setting Up the Environment](#)
- [Building My First UART: Lessons Learned](#)
- [Understanding Clock Domain Crossing: A Practical Guide](#)
<!-- BLOG-POST-LIST:END -->

### ğŸ¤ Let's Connect!

- ğŸ’¼ [LinkedIn](your-linkedin-url)
- ğŸ¦ [Twitter](your-twitter) (VLSI discussions)
- ğŸ“§ [Email](your-email)
- ğŸ“ [Blog/Medium](your-blog)

### ğŸ¯ 2025 Goals

- [ ] Complete RISC-V microcontroller with full verification
- [ ] Submit design for tapeout (Open MPW or TinyTapeout)
- [ ] Publish first research paper
- [ ] Contribute to 5+ open-source VLSI projects
- [ ] Master OpenLane physical design flow
- [ ] Build comprehensive digital design portfolio
- [ ] Help 10+ people start their VLSI journey

### ğŸ’¡ Open to Collaboration!

I'm actively looking for:
- ğŸ¤ Collaboration on RISC-V projects
- ğŸ“š Mentorship from experienced VLSI engineers
- ğŸ’¼ Entry-level VLSI design/verification opportunities
- ğŸ”¬ Research collaborations for publications

---

### ğŸ“ˆ Contribution Activity

![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=yourusername&theme=radical)

---

### ğŸ† Achievements

- ğŸ“ NIELIT VLSI for Beginners - Certified
- ğŸ“œ NPTEL Digital Circuits - Enrolled
- ğŸ… HDLBits - All Basic to Sequential Exercises Completed
- ğŸŒŸ First Tapeout Submission - Target: Q2 2025

---

*"Learning VLSI one commit at a time. Building chips, breaking barriers, documenting everything."*

![Profile Views](https://komarev.com/ghpvc/?username=yourusername&color=brightgreen)
