// Seed: 1869233625
module module_0;
  parameter id_1 = 1;
  wire id_2;
  ;
  parameter id_3 = id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output logic [7:0] id_4;
  output wire _id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire  id_6;
  logic id_7;
  wand  id_8 = 1;
  wire  id_9;
  ;
  wire id_10;
  assign id_8 = id_7;
endmodule
module module_2 #(
    parameter id_4 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  inout wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9[-1] = (id_4 == id_12[-1 : id_4]) - -1;
  wire id_16;
  module_0 modCall_1 ();
  logic id_17;
  logic ["" : 1] id_18, id_19;
endmodule
