// Seed: 4100307622
module module_0 ();
  reg id_1;
  always @(1) id_1 <= #id_1 id_1;
  assign id_1 = id_1;
  always_ff disable id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_3 = 32'd98
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  logic _id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  final $clog2(19);
  ;
  localparam [id_1 : id_1] id_4 = 1 & -1;
  pullup (id_1, id_2 < -1 - -1);
  wire [id_3 : -1] id_5;
endmodule
