.DS_Store
.idea
.vscode
*.vcd
*.fst
runs
tt_submission
src/user_config.tcl
test/sim_build
test/__pycache__
test/results.xml
test/gate_level_netlist.v
# DWP additions
*.swp
src/__pycache__
check.rpt
stat.rpt
config_patched.tcl
slpp_all
ucli.key
vcdplus.vpd
DVEfiles/
src/syn_build
src/sv2v_build
src/constraints_patched.sdc
src/bsg_chip_pkg.sv
src/bsg_rp_clk_gen_osc_unit_v3.sv
src/bsg_rp_clk_gen_osc_v3.sv
src/bsg_rp_dly_line_v3.sv
