<stg><name>iFFT.1</name>


<trans_list>

<trans id="225" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
<literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
<literal name="icmp_ln1489" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="13" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %m_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_07"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %u_08 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_08"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %t_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_06"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f

]]></Node>
<StgValue><ssdm name="f_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %zext_ln1449 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln1449"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %n = shl i64 1, i64 %zext_ln1449

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %hn = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="hn"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="63">
<![CDATA[
entry:9 %zext_ln1452 = zext i63 %hn

]]></Node>
<StgValue><ssdm name="zext_ln1452"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %store_ln1453 = store i64 1, i64 %t_06

]]></Node>
<StgValue><ssdm name="store_ln1453"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %store_ln1453 = store i64 %zext_ln1449, i64 %u_08

]]></Node>
<StgValue><ssdm name="store_ln1453"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %store_ln1453 = store i64 %n, i64 %m_07

]]></Node>
<StgValue><ssdm name="store_ln1453"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln1453 = br void %VITIS_LOOP_1459_2

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1459_2:0 %u_228 = load i64 %u_08

]]></Node>
<StgValue><ssdm name="u_228"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1459_2:1 %t = load i64 %t_06

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1459_2:2 %tmp_211 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %u_228, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_1459_2:3 %icmp_ln1453 = icmp_eq  i63 %tmp_211, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln1453"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1459_2:4 %br_ln1453 = br i1 %icmp_ln1453, void %VITIS_LOOP_1459_2.split, void %for.end37.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1459_2.split:0 %m_07_load = load i64 %m_07

]]></Node>
<StgValue><ssdm name="m_07_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1459_2.split:1 %speclooptripcount_ln1454 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1454"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1459_2.split:2 %specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121

]]></Node>
<StgValue><ssdm name="specloopname_ln1447"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1459_2.split:3 %hm = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_07_load, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="hm"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_1459_2.split:4 %zext_ln1457 = zext i63 %hm

]]></Node>
<StgValue><ssdm name="zext_ln1457"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_1459_2.split:5 %dt = shl i64 %t, i64 1

]]></Node>
<StgValue><ssdm name="dt"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1459_2.split:6 %trunc_ln17 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %m_07_load, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1459_2.split:7 %trunc_ln1474 = trunc i64 %t

]]></Node>
<StgValue><ssdm name="trunc_ln1474"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1459_2.split:8 %br_ln1459 = br void %for.cond3

]]></Node>
<StgValue><ssdm name="br_ln1459"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37.loopexit:0 %icmp_ln1489 = icmp_eq  i32 %logn_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1489"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end37.loopexit:1 %br_ln1489 = br i1 %icmp_ln1489, void %if.then, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln1489"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
<literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
if.then:0 %u_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
<literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:1 %fpr_p2_tab_addr = getelementptr i64 %fpr_p2_tab, i64 0, i64 %zext_ln1449

]]></Node>
<StgValue><ssdm name="fpr_p2_tab_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
<literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
if.then:2 %ni = load i4 %fpr_p2_tab_addr

]]></Node>
<StgValue><ssdm name="ni"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
<literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:3 %store_ln1493 = store i64 0, i64 %u_11

]]></Node>
<StgValue><ssdm name="store_ln1493"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond3:0 %indvars_iv = phi i64 %add_ln1459, void %for.inc32.loopexit, i64 %t, void %VITIS_LOOP_1459_2.split

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond3:1 %i1 = phi i64 %i1_1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond3:2 %j1_6 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split

]]></Node>
<StgValue><ssdm name="j1_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond3:3 %icmp_ln1459 = icmp_ult  i64 %j1_6, i64 %zext_ln1452

]]></Node>
<StgValue><ssdm name="icmp_ln1459"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond3:4 %i1_1 = add i64 %i1, i64 1

]]></Node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond3:5 %br_ln1459 = br i1 %icmp_ln1459, void %for.inc36, void %VITIS_LOOP_1468_3

]]></Node>
<StgValue><ssdm name="br_ln1459"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:2 %trunc_ln1466 = trunc i64 %i1

]]></Node>
<StgValue><ssdm name="trunc_ln1466"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_1468_3:3 %add_ln1466 = add i10 %trunc_ln1466, i10 %trunc_ln17

]]></Node>
<StgValue><ssdm name="add_ln1466"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_1468_3:4 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln1466, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:5 %zext_ln1466 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1466"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:6 %fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1466

]]></Node>
<StgValue><ssdm name="fpr_gm_tab_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:7 %s_re = load i11 %fpr_gm_tab_addr

]]></Node>
<StgValue><ssdm name="s_re"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:8 %or_ln1467 = or i11 %shl_ln, i11 1

]]></Node>
<StgValue><ssdm name="or_ln1467"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:9 %zext_ln1467 = zext i11 %or_ln1467

]]></Node>
<StgValue><ssdm name="zext_ln1467"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:10 %fpr_gm_tab_addr_1 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1467

]]></Node>
<StgValue><ssdm name="fpr_gm_tab_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:11 %fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_1

]]></Node>
<StgValue><ssdm name="fpr_gm_tab_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc36:0 %u = add i64 %u_228, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36:1 %store_ln1453 = store i64 %dt, i64 %t_06

]]></Node>
<StgValue><ssdm name="store_ln1453"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36:2 %store_ln1453 = store i64 %u, i64 %u_08

]]></Node>
<StgValue><ssdm name="store_ln1453"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36:3 %store_ln1453 = store i64 %zext_ln1457, i64 %m_07

]]></Node>
<StgValue><ssdm name="store_ln1453"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
for.inc36:4 %br_ln1453 = br void %VITIS_LOOP_1459_2

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:0 %speclooptripcount_ln1460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1460"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1468_3:1 %specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln1461"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:7 %s_re = load i11 %fpr_gm_tab_addr

]]></Node>
<StgValue><ssdm name="s_re"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_1468_3:11 %fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_1

]]></Node>
<StgValue><ssdm name="fpr_gm_tab_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:12 %bitcast_ln147 = bitcast i64 %fpr_gm_tab_load

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:13 %xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1468_3:14 %s_im = bitcast i64 %xor_ln147

]]></Node>
<StgValue><ssdm name="s_im"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1468_3:15 %br_ln1468 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1468"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:0 %j_03 = phi i64 %j1_6, void %VITIS_LOOP_1468_3, i64 %j_10, void %for.inc.split

]]></Node>
<StgValue><ssdm name="j_03"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:1 %icmp_ln1468 = icmp_ult  i64 %j_03, i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="icmp_ln1468"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln1468 = br i1 %icmp_ln1468, void %for.inc32.loopexit, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln1468"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="64">
<![CDATA[
for.inc.split:2 %trunc_ln1472 = trunc i64 %j_03

]]></Node>
<StgValue><ssdm name="trunc_ln1472"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:3 %shl_ln97 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln1472, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln97"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:4 %add_ln1472 = add i15 %shl_ln97, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1472"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %trunc_ln18 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1472, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:6 %zext_ln1472 = zext i13 %trunc_ln18

]]></Node>
<StgValue><ssdm name="zext_ln1472"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %vla18_addr_349 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1472

]]></Node>
<StgValue><ssdm name="vla18_addr_349"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:8 %vla18_load_229 = load i13 %vla18_addr_349

]]></Node>
<StgValue><ssdm name="vla18_load_229"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:9 %add_ln1472_1 = add i13 %trunc_ln18, i13 1

]]></Node>
<StgValue><ssdm name="add_ln1472_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:10 %zext_ln1472_1 = zext i13 %add_ln1472_1

]]></Node>
<StgValue><ssdm name="zext_ln1472_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %vla18_addr_350 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1472_1

]]></Node>
<StgValue><ssdm name="vla18_addr_350"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:12 %vla18_load_230 = load i13 %vla18_addr_350

]]></Node>
<StgValue><ssdm name="vla18_load_230"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:15 %add_ln1473 = add i12 %trunc_ln1472, i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln1473"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:16 %shl_ln98 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1473, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln98"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:17 %add_ln1473_1 = add i15 %shl_ln98, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1473_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:18 %trunc_ln1473_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1473_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln1473_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:28 %add_ln1474 = add i12 %trunc_ln1472, i12 %trunc_ln1474

]]></Node>
<StgValue><ssdm name="add_ln1474"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:29 %shl_ln99 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1474, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln99"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:30 %add_ln1474_1 = add i15 %shl_ln99, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1474_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:31 %trunc_ln1474_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1474_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln1474_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:41 %add_ln1475 = add i12 %add_ln1474, i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln1475"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:42 %shl_ln100 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1475, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln100"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:43 %add_ln1475_1 = add i15 %shl_ln100, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1475_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:44 %trunc_ln19 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1475_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:84 %j_10 = add i64 %j_03, i64 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.loopexit:0 %j1 = add i64 %dt, i64 %j1_6

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.loopexit:1 %add_ln1459 = add i64 %dt, i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="add_ln1459"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.loopexit:2 %br_ln1459 = br void %for.cond3

]]></Node>
<StgValue><ssdm name="br_ln1459"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:8 %vla18_load_229 = load i13 %vla18_addr_349

]]></Node>
<StgValue><ssdm name="vla18_load_229"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:12 %vla18_load_230 = load i13 %vla18_addr_350

]]></Node>
<StgValue><ssdm name="vla18_load_230"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:19 %zext_ln1473 = zext i13 %trunc_ln1473_2

]]></Node>
<StgValue><ssdm name="zext_ln1473"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %vla18_addr_351 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1473

]]></Node>
<StgValue><ssdm name="vla18_addr_351"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:21 %vla18_load_231 = load i13 %vla18_addr_351

]]></Node>
<StgValue><ssdm name="vla18_load_231"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:22 %add_ln1473_2 = add i13 %trunc_ln1473_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln1473_2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:23 %zext_ln1473_1 = zext i13 %add_ln1473_2

]]></Node>
<StgValue><ssdm name="zext_ln1473_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %vla18_addr_352 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1473_1

]]></Node>
<StgValue><ssdm name="vla18_addr_352"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:25 %vla18_load_232 = load i13 %vla18_addr_352

]]></Node>
<StgValue><ssdm name="vla18_load_232"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:21 %vla18_load_231 = load i13 %vla18_addr_351

]]></Node>
<StgValue><ssdm name="vla18_load_231"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:25 %vla18_load_232 = load i13 %vla18_addr_352

]]></Node>
<StgValue><ssdm name="vla18_load_232"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:32 %zext_ln1474 = zext i13 %trunc_ln1474_1

]]></Node>
<StgValue><ssdm name="zext_ln1474"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %vla18_addr_353 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1474

]]></Node>
<StgValue><ssdm name="vla18_addr_353"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:34 %vla18_load_233 = load i13 %vla18_addr_353

]]></Node>
<StgValue><ssdm name="vla18_load_233"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:35 %add_ln1474_2 = add i13 %trunc_ln1474_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln1474_2"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:36 %zext_ln1474_1 = zext i13 %add_ln1474_2

]]></Node>
<StgValue><ssdm name="zext_ln1474_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:37 %vla18_addr_354 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1474_1

]]></Node>
<StgValue><ssdm name="vla18_addr_354"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:38 %vla18_load_234 = load i13 %vla18_addr_354

]]></Node>
<StgValue><ssdm name="vla18_load_234"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:13 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_230, i32 %vla18_load_229

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:14 %x_re = bitcast i64 %tmp_s

]]></Node>
<StgValue><ssdm name="x_re"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:34 %vla18_load_233 = load i13 %vla18_addr_353

]]></Node>
<StgValue><ssdm name="vla18_load_233"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:38 %vla18_load_234 = load i13 %vla18_addr_354

]]></Node>
<StgValue><ssdm name="vla18_load_234"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:39 %tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_234, i32 %vla18_load_233

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:40 %y_re = bitcast i64 %tmp_87

]]></Node>
<StgValue><ssdm name="y_re"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:45 %zext_ln1475 = zext i13 %trunc_ln19

]]></Node>
<StgValue><ssdm name="zext_ln1475"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:46 %vla18_addr_355 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1475

]]></Node>
<StgValue><ssdm name="vla18_addr_355"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:47 %vla18_load_235 = load i13 %vla18_addr_355

]]></Node>
<StgValue><ssdm name="vla18_load_235"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:48 %add_ln1475_2 = add i13 %trunc_ln19, i13 1

]]></Node>
<StgValue><ssdm name="add_ln1475_2"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:49 %zext_ln1475_1 = zext i13 %add_ln1475_2

]]></Node>
<StgValue><ssdm name="zext_ln1475_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:50 %vla18_addr_356 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1475_1

]]></Node>
<StgValue><ssdm name="vla18_addr_356"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:51 %vla18_load_236 = load i13 %vla18_addr_356

]]></Node>
<StgValue><ssdm name="vla18_load_236"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %fpct_re = dadd i64 %x_re, i64 %y_re

]]></Node>
<StgValue><ssdm name="fpct_re"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %fpct_re_2 = dsub i64 %x_re, i64 %y_re

]]></Node>
<StgValue><ssdm name="fpct_re_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:26 %tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_232, i32 %vla18_load_231

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:27 %x_im = bitcast i64 %tmp_86

]]></Node>
<StgValue><ssdm name="x_im"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:47 %vla18_load_235 = load i13 %vla18_addr_355

]]></Node>
<StgValue><ssdm name="vla18_load_235"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:51 %vla18_load_236 = load i13 %vla18_addr_356

]]></Node>
<StgValue><ssdm name="vla18_load_236"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:52 %tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_236, i32 %vla18_load_235

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:53 %y_im = bitcast i64 %tmp_88

]]></Node>
<StgValue><ssdm name="y_im"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %fpct_re = dadd i64 %x_re, i64 %y_re

]]></Node>
<StgValue><ssdm name="fpct_re"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:55 %fpct_im = dadd i64 %x_im, i64 %y_im

]]></Node>
<StgValue><ssdm name="fpct_im"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:56 %bitcast_ln12 = bitcast i64 %fpct_re

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:57 %trunc_ln12 = trunc i64 %bitcast_ln12

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:58 %store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_349, i32 %trunc_ln12, i4 15

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:59 %trunc_ln12_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln12, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:60 %store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_350, i32 %trunc_ln12_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %fpct_re_2 = dsub i64 %x_re, i64 %y_re

]]></Node>
<StgValue><ssdm name="fpct_re_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %fpct_im_2 = dsub i64 %x_im, i64 %y_im

]]></Node>
<StgValue><ssdm name="fpct_im_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:55 %fpct_im = dadd i64 %x_im, i64 %y_im

]]></Node>
<StgValue><ssdm name="fpct_im"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:61 %bitcast_ln13 = bitcast i64 %fpct_im

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:62 %trunc_ln13 = trunc i64 %bitcast_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:63 %store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_351, i32 %trunc_ln13, i4 15

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:64 %trunc_ln13_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln13, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:65 %store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_352, i32 %trunc_ln13_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %fpct_im_2 = dsub i64 %x_im, i64 %y_im

]]></Node>
<StgValue><ssdm name="fpct_im_2"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %test1 = dmul i64 %fpct_re_2, i64 %s_re

]]></Node>
<StgValue><ssdm name="test1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %test2 = dmul i64 %fpct_im_2, i64 %s_im

]]></Node>
<StgValue><ssdm name="test2"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:71 %test1_5 = dmul i64 %fpct_re_2, i64 %s_im

]]></Node>
<StgValue><ssdm name="test1_5"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:72 %test2_5 = dmul i64 %fpct_im_2, i64 %s_re

]]></Node>
<StgValue><ssdm name="test2_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %test1 = dmul i64 %fpct_re_2, i64 %s_re

]]></Node>
<StgValue><ssdm name="test1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %test2 = dmul i64 %fpct_im_2, i64 %s_im

]]></Node>
<StgValue><ssdm name="test2"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:70 %fpct_d_re = dsub i64 %test1, i64 %test2

]]></Node>
<StgValue><ssdm name="fpct_d_re"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:71 %test1_5 = dmul i64 %fpct_re_2, i64 %s_im

]]></Node>
<StgValue><ssdm name="test1_5"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:72 %test2_5 = dmul i64 %fpct_im_2, i64 %s_re

]]></Node>
<StgValue><ssdm name="test2_5"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:73 %fpct_d_im = dadd i64 %test1_5, i64 %test2_5

]]></Node>
<StgValue><ssdm name="fpct_d_im"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:70 %fpct_d_re = dsub i64 %test1, i64 %test2

]]></Node>
<StgValue><ssdm name="fpct_d_re"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:73 %fpct_d_im = dadd i64 %test1_5, i64 %test2_5

]]></Node>
<StgValue><ssdm name="fpct_d_im"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:74 %bitcast_ln64 = bitcast i64 %fpct_d_re

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:75 %trunc_ln64 = trunc i64 %bitcast_ln64

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:76 %store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_353, i32 %trunc_ln64, i4 15

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:77 %trunc_ln64_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln64, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:78 %store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_354, i32 %trunc_ln64_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln1469 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2305, i64 1152

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1469"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln1461"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:79 %bitcast_ln65 = bitcast i64 %fpct_d_im

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:80 %trunc_ln65 = trunc i64 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:81 %store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_355, i32 %trunc_ln65, i4 15

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:82 %trunc_ln65_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln65, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:83 %store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_356, i32 %trunc_ln65_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:85 %br_ln1468 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1468"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
if.then:2 %ni = load i4 %fpr_p2_tab_addr

]]></Node>
<StgValue><ssdm name="ni"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
if.then:4 %br_ln1493 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln1493"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc46:0 %u_229 = load i64 %u_11

]]></Node>
<StgValue><ssdm name="u_229"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc46:1 %icmp_ln1493 = icmp_eq  i64 %u_229, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln1493"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc46:2 %u_230 = add i64 %u_229, i64 1

]]></Node>
<StgValue><ssdm name="u_230"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:3 %br_ln1493 = br i1 %icmp_ln1493, void %for.inc46.split, void %if.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1493"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="64">
<![CDATA[
for.inc46.split:1 %trunc_ln1494 = trunc i64 %u_229

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc46.split:2 %shl_ln96 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln1494, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln96"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc46.split:3 %add_ln1494 = add i15 %shl_ln96, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:4 %trunc_ln1494_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1494, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln1494_2"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="13">
<![CDATA[
for.inc46.split:5 %zext_ln1494 = zext i13 %trunc_ln1494_2

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:6 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1494

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="13">
<![CDATA[
for.inc46.split:7 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc46.split:8 %add_ln1494_1 = add i13 %trunc_ln1494_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln1494_1"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="13">
<![CDATA[
for.inc46.split:9 %zext_ln1494_1 = zext i13 %add_ln1494_1

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:10 %vla18_addr_348 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="vla18_addr_348"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
for.inc46.split:11 %vla18_load_228 = load i13 %vla18_addr_348

]]></Node>
<StgValue><ssdm name="vla18_load_228"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.split:20 %store_ln1493 = store i64 %u_230, i64 %u_11

]]></Node>
<StgValue><ssdm name="store_ln1493"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1489" val="0"/>
<literal name="icmp_ln1493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
if.end.loopexit:0 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1493" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1489" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
if.end:0 %ret_ln1497 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1497"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="212" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="13">
<![CDATA[
for.inc46.split:7 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
for.inc46.split:11 %vla18_load_228 = load i13 %vla18_addr_348

]]></Node>
<StgValue><ssdm name="vla18_load_228"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:12 %tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_228, i32 %vla18_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64">
<![CDATA[
for.inc46.split:13 %bitcast_ln1494_1 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln1494_1"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc46.split:14 %mul_i = dmul i64 %bitcast_ln1494_1, i64 %ni

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.split:0 %specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln1447"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc46.split:14 %mul_i = dmul i64 %bitcast_ln1494_1, i64 %ni

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64">
<![CDATA[
for.inc46.split:15 %bitcast_ln1494 = bitcast i64 %mul_i

]]></Node>
<StgValue><ssdm name="bitcast_ln1494"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
for.inc46.split:16 %trunc_ln1494_3 = trunc i64 %bitcast_ln1494

]]></Node>
<StgValue><ssdm name="trunc_ln1494_3"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc46.split:17 %store_ln1494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln1494_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1494"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:18 %trunc_ln1494_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln1494, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1494_1"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc46.split:19 %store_ln1494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_348, i32 %trunc_ln1494_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1494"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.split:21 %br_ln1493 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln1493"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
