// Seed: 1900171479
module module_0 (
    input reg id_0,
    output id_1
);
  reg   id_2;
  logic id_3;
  always @(posedge id_2) #1 id_2 <= id_0;
  logic
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21 = 1;
endmodule
