library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.MATH_REAL.ALL;

entity test_setup is
	generic (
		COUNTER_SIZE	: natural := 32; --Number of bits for each individual counter (will have 256 of those). Must be whole number of bytes.
		NUM_CYCLES		: natural := 2500000
	);
	port (
		-- General connections
		CLK   : in  std_logic;
		--RST : in  std_logic;
		
		-- SPI connections
		SPI_SCLK  : out std_logic  := '0'; -- SPI clock
		SPI_CS_N  : out std_logic_vector(0 downto 0) := "0"; -- SPI chip select, active low
		SPI_MOSI  : out std_logic := '0'; -- SPI serial data from master to slave
		SPI_MISO  : in  std_logic := '0';  -- SPI serial data from slave to master
  );