
Test_Swarm_001_G07RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d30  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08005dec  08005dec  00015dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f84  08005f84  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08005f84  08005f84  00015f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f8c  08005f8c  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f8c  08005f8c  00015f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f90  08005f90  00015f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08005f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  200000a4  08006038  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004cc  08006038  000204cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014eac  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029ef  00000000  00000000  00034f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  00037968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a8  00000000  00000000  00038b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f5b  00000000  00000000  00039bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a5d  00000000  00000000  00053b1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7db9  00000000  00000000  00068578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00110331  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000442c  00000000  00000000  00110384  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000a4 	.word	0x200000a4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005dd4 	.word	0x08005dd4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000a8 	.word	0x200000a8
 8000100:	08005dd4 	.word	0x08005dd4

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fe30 	bl	80012a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f8d8 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 fa98 	bl	8000b80 <MX_GPIO_Init>
  MX_DMA_Init();
 8000650:	f000 fa78 	bl	8000b44 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000654:	f000 fa28 	bl	8000aa8 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000658:	f000 f926 	bl	80008a8 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800065c:	f000 f9d6 	bl	8000a0c <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8000660:	f000 f998 	bl	8000994 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  //HAL_RTCEx_DeactivateWakeUpTimer ( &hrtc ) ;
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ; // żeby nie generować przerwania TIM6 od razu: https://stackoverflow.com/questions/71099885/why-hal-tim-periodelapsedcallback-gets-called-immediately-after-hal-tim-base-sta
 8000664:	4b48      	ldr	r3, [pc, #288]	; (8000788 <main+0x148>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2202      	movs	r2, #2
 800066a:	4252      	negs	r2, r2
 800066c:	611a      	str	r2, [r3, #16]

  uart_status = HAL_UART_Transmit ( &huart2 , (const uint8_t *) hello , strlen ( hello ) , UART_TX_TIMEOUT ) ;
 800066e:	4b47      	ldr	r3, [pc, #284]	; (800078c <main+0x14c>)
 8000670:	0018      	movs	r0, r3
 8000672:	f7ff fd47 	bl	8000104 <strlen>
 8000676:	0003      	movs	r3, r0
 8000678:	b29a      	uxth	r2, r3
 800067a:	4944      	ldr	r1, [pc, #272]	; (800078c <main+0x14c>)
 800067c:	4844      	ldr	r0, [pc, #272]	; (8000790 <main+0x150>)
 800067e:	2364      	movs	r3, #100	; 0x64
 8000680:	f003 fa6a 	bl	8003b58 <HAL_UART_Transmit>
 8000684:	0003      	movs	r3, r0
 8000686:	001a      	movs	r2, r3
 8000688:	4b42      	ldr	r3, [pc, #264]	; (8000794 <main+0x154>)
 800068a:	701a      	strb	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA ( &huart1 , rx_buff , sizeof ( rx_buff ) ) ;
 800068c:	23fa      	movs	r3, #250	; 0xfa
 800068e:	005a      	lsls	r2, r3, #1
 8000690:	4941      	ldr	r1, [pc, #260]	; (8000798 <main+0x158>)
 8000692:	4b42      	ldr	r3, [pc, #264]	; (800079c <main+0x15c>)
 8000694:	0018      	movs	r0, r3
 8000696:	f004 fe29 	bl	80052ec <HAL_UARTEx_ReceiveToIdle_DMA>
  send2swarm_at_command ( rt_0_at_comm , rt_ok_answer , 1 ) ;
 800069a:	4941      	ldr	r1, [pc, #260]	; (80007a0 <main+0x160>)
 800069c:	4b41      	ldr	r3, [pc, #260]	; (80007a4 <main+0x164>)
 800069e:	2201      	movs	r2, #1
 80006a0:	0018      	movs	r0, r3
 80006a2:	f000 fb15 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 1 )
 80006a6:	4b40      	ldr	r3, [pc, #256]	; (80007a8 <main+0x168>)
 80006a8:	881b      	ldrh	r3, [r3, #0]
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d105      	bne.n	80006ba <main+0x7a>
	  send2swarm_at_command ( rt_q_rate_at_comm , rt_0_answer , 2 ) ; // Query RT rate
 80006ae:	493f      	ldr	r1, [pc, #252]	; (80007ac <main+0x16c>)
 80006b0:	4b3f      	ldr	r3, [pc, #252]	; (80007b0 <main+0x170>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f000 fb0b 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 2 )
 80006ba:	4b3b      	ldr	r3, [pc, #236]	; (80007a8 <main+0x168>)
 80006bc:	881b      	ldrh	r3, [r3, #0]
 80006be:	2b02      	cmp	r3, #2
 80006c0:	d105      	bne.n	80006ce <main+0x8e>
  	  send2swarm_at_command ( pw_0_at_comm , pw_ok_answer , 3 ) ;
 80006c2:	493c      	ldr	r1, [pc, #240]	; (80007b4 <main+0x174>)
 80006c4:	4b3c      	ldr	r3, [pc, #240]	; (80007b8 <main+0x178>)
 80006c6:	2203      	movs	r2, #3
 80006c8:	0018      	movs	r0, r3
 80006ca:	f000 fb01 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 3 )
 80006ce:	4b36      	ldr	r3, [pc, #216]	; (80007a8 <main+0x168>)
 80006d0:	881b      	ldrh	r3, [r3, #0]
 80006d2:	2b03      	cmp	r3, #3
 80006d4:	d105      	bne.n	80006e2 <main+0xa2>
	  send2swarm_at_command ( pw_q_rate_at_comm , pw_0_answer , 4 ) ;
 80006d6:	4939      	ldr	r1, [pc, #228]	; (80007bc <main+0x17c>)
 80006d8:	4b39      	ldr	r3, [pc, #228]	; (80007c0 <main+0x180>)
 80006da:	2204      	movs	r2, #4
 80006dc:	0018      	movs	r0, r3
 80006de:	f000 faf7 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 4 )
 80006e2:	4b31      	ldr	r3, [pc, #196]	; (80007a8 <main+0x168>)
 80006e4:	881b      	ldrh	r3, [r3, #0]
 80006e6:	2b04      	cmp	r3, #4
 80006e8:	d105      	bne.n	80006f6 <main+0xb6>
	  send2swarm_at_command ( pw_mostrecent_at_comm , pw_mostrecent_answer , 5 ) ;
 80006ea:	4936      	ldr	r1, [pc, #216]	; (80007c4 <main+0x184>)
 80006ec:	4b36      	ldr	r3, [pc, #216]	; (80007c8 <main+0x188>)
 80006ee:	2205      	movs	r2, #5
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 faed 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 5 )
 80006f6:	4b2c      	ldr	r3, [pc, #176]	; (80007a8 <main+0x168>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	2b05      	cmp	r3, #5
 80006fc:	d105      	bne.n	800070a <main+0xca>
	  send2swarm_at_command ( gn_0_at_comm , gn_ok_answer , 6 ) ;
 80006fe:	4933      	ldr	r1, [pc, #204]	; (80007cc <main+0x18c>)
 8000700:	4b33      	ldr	r3, [pc, #204]	; (80007d0 <main+0x190>)
 8000702:	2206      	movs	r2, #6
 8000704:	0018      	movs	r0, r3
 8000706:	f000 fae3 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 6 )
 800070a:	4b27      	ldr	r3, [pc, #156]	; (80007a8 <main+0x168>)
 800070c:	881b      	ldrh	r3, [r3, #0]
 800070e:	2b06      	cmp	r3, #6
 8000710:	d105      	bne.n	800071e <main+0xde>
  	  send2swarm_at_command ( gn_q_rate_at_comm , gn_0_answer , 7 ) ;
 8000712:	4930      	ldr	r1, [pc, #192]	; (80007d4 <main+0x194>)
 8000714:	4b30      	ldr	r3, [pc, #192]	; (80007d8 <main+0x198>)
 8000716:	2207      	movs	r2, #7
 8000718:	0018      	movs	r0, r3
 800071a:	f000 fad9 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 7 )
 800071e:	4b22      	ldr	r3, [pc, #136]	; (80007a8 <main+0x168>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	2b07      	cmp	r3, #7
 8000724:	d105      	bne.n	8000732 <main+0xf2>
  	  send2swarm_at_command ( gn_mostrecent_at_comm , gn_mostrecent_answer , 8 ) ;
 8000726:	492d      	ldr	r1, [pc, #180]	; (80007dc <main+0x19c>)
 8000728:	4b2d      	ldr	r3, [pc, #180]	; (80007e0 <main+0x1a0>)
 800072a:	2208      	movs	r2, #8
 800072c:	0018      	movs	r0, r3
 800072e:	f000 facf 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 8 )
 8000732:	4b1d      	ldr	r3, [pc, #116]	; (80007a8 <main+0x168>)
 8000734:	881b      	ldrh	r3, [r3, #0]
 8000736:	2b08      	cmp	r3, #8
 8000738:	d105      	bne.n	8000746 <main+0x106>
  	  send2swarm_at_command ( mt_del_all_at_comm , mt_del_all_answer , 9 ) ;
 800073a:	492a      	ldr	r1, [pc, #168]	; (80007e4 <main+0x1a4>)
 800073c:	4b2a      	ldr	r3, [pc, #168]	; (80007e8 <main+0x1a8>)
 800073e:	2209      	movs	r2, #9
 8000740:	0018      	movs	r0, r3
 8000742:	f000 fac5 	bl	8000cd0 <send2swarm_at_command>
  if ( checklist == 9 )
 8000746:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <main+0x168>)
 8000748:	881b      	ldrh	r3, [r3, #0]
 800074a:	2b09      	cmp	r3, #9
 800074c:	d10e      	bne.n	800076c <main+0x12c>
	  uart_status = HAL_UART_Transmit ( &huart2 , (const uint8_t *) good , strlen ( good ) , UART_TX_TIMEOUT ) ;
 800074e:	4b27      	ldr	r3, [pc, #156]	; (80007ec <main+0x1ac>)
 8000750:	0018      	movs	r0, r3
 8000752:	f7ff fcd7 	bl	8000104 <strlen>
 8000756:	0003      	movs	r3, r0
 8000758:	b29a      	uxth	r2, r3
 800075a:	4924      	ldr	r1, [pc, #144]	; (80007ec <main+0x1ac>)
 800075c:	480c      	ldr	r0, [pc, #48]	; (8000790 <main+0x150>)
 800075e:	2364      	movs	r3, #100	; 0x64
 8000760:	f003 f9fa 	bl	8003b58 <HAL_UART_Transmit>
 8000764:	0003      	movs	r3, r0
 8000766:	001a      	movs	r2, r3
 8000768:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <main+0x154>)
 800076a:	701a      	strb	r2, [r3, #0]
  send2swarm_at_command ( sl_30s_at_comm , sl_ok_answer , 100 ) ; // Swarm sleep for 20s
 800076c:	4920      	ldr	r1, [pc, #128]	; (80007f0 <main+0x1b0>)
 800076e:	4b21      	ldr	r3, [pc, #132]	; (80007f4 <main+0x1b4>)
 8000770:	2264      	movs	r2, #100	; 0x64
 8000772:	0018      	movs	r0, r3
 8000774:	f000 faac 	bl	8000cd0 <send2swarm_at_command>
  HAL_Delay ( 5000 ) ;
 8000778:	4b1f      	ldr	r3, [pc, #124]	; (80007f8 <main+0x1b8>)
 800077a:	0018      	movs	r0, r3
 800077c:	f000 fe1a 	bl	80013b4 <HAL_Delay>
  HAL_PWREx_EnterSHUTDOWNMode () ; // Enter the SHUTDOWN mode
 8000780:	f001 fc46 	bl	8002010 <HAL_PWREx_EnterSHUTDOWNMode>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while ( 1 )
  {
	  __NOP () ;
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	e7fd      	b.n	8000784 <main+0x144>
 8000788:	200000ec 	.word	0x200000ec
 800078c:	20000000 	.word	0x20000000
 8000790:	200001cc 	.word	0x200001cc
 8000794:	200002bf 	.word	0x200002bf
 8000798:	200002c0 	.word	0x200002c0
 800079c:	20000138 	.word	0x20000138
 80007a0:	08005e5c 	.word	0x08005e5c
 80007a4:	08005e08 	.word	0x08005e08
 80007a8:	200002bc 	.word	0x200002bc
 80007ac:	08005e68 	.word	0x08005e68
 80007b0:	08005e10 	.word	0x08005e10
 80007b4:	08005e74 	.word	0x08005e74
 80007b8:	08005e18 	.word	0x08005e18
 80007bc:	08005e80 	.word	0x08005e80
 80007c0:	08005e20 	.word	0x08005e20
 80007c4:	08005e8c 	.word	0x08005e8c
 80007c8:	08005e28 	.word	0x08005e28
 80007cc:	08005e94 	.word	0x08005e94
 80007d0:	08005e30 	.word	0x08005e30
 80007d4:	08005ea0 	.word	0x08005ea0
 80007d8:	08005e38 	.word	0x08005e38
 80007dc:	08005eac 	.word	0x08005eac
 80007e0:	08005e40 	.word	0x08005e40
 80007e4:	08005ec0 	.word	0x08005ec0
 80007e8:	08005e54 	.word	0x08005e54
 80007ec:	20000020 	.word	0x20000020
 80007f0:	08005eb4 	.word	0x08005eb4
 80007f4:	08005e48 	.word	0x08005e48
 80007f8:	00001388 	.word	0x00001388

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b093      	sub	sp, #76	; 0x4c
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	2410      	movs	r4, #16
 8000804:	193b      	adds	r3, r7, r4
 8000806:	0018      	movs	r0, r3
 8000808:	2338      	movs	r3, #56	; 0x38
 800080a:	001a      	movs	r2, r3
 800080c:	2100      	movs	r1, #0
 800080e:	f004 fe5d 	bl	80054cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000812:	003b      	movs	r3, r7
 8000814:	0018      	movs	r0, r3
 8000816:	2310      	movs	r3, #16
 8000818:	001a      	movs	r2, r3
 800081a:	2100      	movs	r1, #0
 800081c:	f004 fe56 	bl	80054cc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000820:	2380      	movs	r3, #128	; 0x80
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	0018      	movs	r0, r3
 8000826:	f001 fbb3 	bl	8001f90 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800082a:	f001 fba3 	bl	8001f74 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800082e:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <SystemClock_Config+0xa8>)
 8000830:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000832:	4b1c      	ldr	r3, [pc, #112]	; (80008a4 <SystemClock_Config+0xa8>)
 8000834:	2118      	movs	r1, #24
 8000836:	438a      	bics	r2, r1
 8000838:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2206      	movs	r2, #6
 800083e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2201      	movs	r2, #1
 8000844:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000846:	193b      	adds	r3, r7, r4
 8000848:	2280      	movs	r2, #128	; 0x80
 800084a:	0052      	lsls	r2, r2, #1
 800084c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800084e:	193b      	adds	r3, r7, r4
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000854:	193b      	adds	r3, r7, r4
 8000856:	2240      	movs	r2, #64	; 0x40
 8000858:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800085a:	193b      	adds	r3, r7, r4
 800085c:	2200      	movs	r2, #0
 800085e:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000860:	193b      	adds	r3, r7, r4
 8000862:	0018      	movs	r0, r3
 8000864:	f001 fbfa 	bl	800205c <HAL_RCC_OscConfig>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d001      	beq.n	8000870 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800086c:	f000 faee 	bl	8000e4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000870:	003b      	movs	r3, r7
 8000872:	2207      	movs	r2, #7
 8000874:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000876:	003b      	movs	r3, r7
 8000878:	2200      	movs	r2, #0
 800087a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087c:	003b      	movs	r3, r7
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000882:	003b      	movs	r3, r7
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000888:	003b      	movs	r3, r7
 800088a:	2100      	movs	r1, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f001 feff 	bl	8002690 <HAL_RCC_ClockConfig>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000896:	f000 fad9 	bl	8000e4c <Error_Handler>
  }
}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b013      	add	sp, #76	; 0x4c
 80008a0:	bd90      	pop	{r4, r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	40021000 	.word	0x40021000

080008a8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	0018      	movs	r0, r3
 80008b2:	2314      	movs	r3, #20
 80008b4:	001a      	movs	r2, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	f004 fe08 	bl	80054cc <memset>
  RTC_DateTypeDef sDate = {0};
 80008bc:	003b      	movs	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008c2:	4b32      	ldr	r3, [pc, #200]	; (800098c <MX_RTC_Init+0xe4>)
 80008c4:	4a32      	ldr	r2, [pc, #200]	; (8000990 <MX_RTC_Init+0xe8>)
 80008c6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008c8:	4b30      	ldr	r3, [pc, #192]	; (800098c <MX_RTC_Init+0xe4>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80008ce:	4b2f      	ldr	r3, [pc, #188]	; (800098c <MX_RTC_Init+0xe4>)
 80008d0:	227f      	movs	r2, #127	; 0x7f
 80008d2:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80008d4:	4b2d      	ldr	r3, [pc, #180]	; (800098c <MX_RTC_Init+0xe4>)
 80008d6:	22ff      	movs	r2, #255	; 0xff
 80008d8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008da:	4b2c      	ldr	r3, [pc, #176]	; (800098c <MX_RTC_Init+0xe4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008e0:	4b2a      	ldr	r3, [pc, #168]	; (800098c <MX_RTC_Init+0xe4>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008e6:	4b29      	ldr	r3, [pc, #164]	; (800098c <MX_RTC_Init+0xe4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008ec:	4b27      	ldr	r3, [pc, #156]	; (800098c <MX_RTC_Init+0xe4>)
 80008ee:	2280      	movs	r2, #128	; 0x80
 80008f0:	05d2      	lsls	r2, r2, #23
 80008f2:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80008f4:	4b25      	ldr	r3, [pc, #148]	; (800098c <MX_RTC_Init+0xe4>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008fa:	4b24      	ldr	r3, [pc, #144]	; (800098c <MX_RTC_Init+0xe4>)
 80008fc:	0018      	movs	r0, r3
 80008fe:	f002 fa29 	bl	8002d54 <HAL_RTC_Init>
 8000902:	1e03      	subs	r3, r0, #0
 8000904:	d001      	beq.n	800090a <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8000906:	f000 faa1 	bl	8000e4c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	2200      	movs	r2, #0
 8000914:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	2200      	movs	r2, #0
 800091a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	2200      	movs	r2, #0
 8000920:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800092e:	1d39      	adds	r1, r7, #4
 8000930:	4b16      	ldr	r3, [pc, #88]	; (800098c <MX_RTC_Init+0xe4>)
 8000932:	2200      	movs	r2, #0
 8000934:	0018      	movs	r0, r3
 8000936:	f002 faaf 	bl	8002e98 <HAL_RTC_SetTime>
 800093a:	1e03      	subs	r3, r0, #0
 800093c:	d001      	beq.n	8000942 <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 800093e:	f000 fa85 	bl	8000e4c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000942:	003b      	movs	r3, r7
 8000944:	2201      	movs	r2, #1
 8000946:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000948:	003b      	movs	r3, r7
 800094a:	2201      	movs	r2, #1
 800094c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 800094e:	003b      	movs	r3, r7
 8000950:	2201      	movs	r2, #1
 8000952:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000954:	003b      	movs	r3, r7
 8000956:	2200      	movs	r2, #0
 8000958:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800095a:	0039      	movs	r1, r7
 800095c:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_RTC_Init+0xe4>)
 800095e:	2200      	movs	r2, #0
 8000960:	0018      	movs	r0, r3
 8000962:	f002 fb41 	bl	8002fe8 <HAL_RTC_SetDate>
 8000966:	1e03      	subs	r3, r0, #0
 8000968:	d001      	beq.n	800096e <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 800096a:	f000 fa6f 	bl	8000e4c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800096e:	4b07      	ldr	r3, [pc, #28]	; (800098c <MX_RTC_Init+0xe4>)
 8000970:	2204      	movs	r2, #4
 8000972:	213c      	movs	r1, #60	; 0x3c
 8000974:	0018      	movs	r0, r3
 8000976:	f002 fc9f 	bl	80032b8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d001      	beq.n	8000982 <MX_RTC_Init+0xda>
  {
    Error_Handler();
 800097e:	f000 fa65 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b006      	add	sp, #24
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	200000c0 	.word	0x200000c0
 8000990:	40002800 	.word	0x40002800

08000994 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	0018      	movs	r0, r3
 800099e:	230c      	movs	r3, #12
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f004 fd92 	bl	80054cc <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80009a8:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009aa:	4a16      	ldr	r2, [pc, #88]	; (8000a04 <MX_TIM6_Init+0x70>)
 80009ac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 80009ae:	4b14      	ldr	r3, [pc, #80]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009b0:	4a15      	ldr	r2, [pc, #84]	; (8000a08 <MX_TIM6_Init+0x74>)
 80009b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500-1;
 80009ba:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009bc:	22f4      	movs	r2, #244	; 0xf4
 80009be:	32ff      	adds	r2, #255	; 0xff
 80009c0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009c4:	2280      	movs	r2, #128	; 0x80
 80009c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80009c8:	4b0d      	ldr	r3, [pc, #52]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009ca:	0018      	movs	r0, r3
 80009cc:	f002 fd34 	bl	8003438 <HAL_TIM_Base_Init>
 80009d0:	1e03      	subs	r3, r0, #0
 80009d2:	d001      	beq.n	80009d8 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 80009d4:	f000 fa3a 	bl	8000e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80009e4:	1d3a      	adds	r2, r7, #4
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <MX_TIM6_Init+0x6c>)
 80009e8:	0011      	movs	r1, r2
 80009ea:	0018      	movs	r0, r3
 80009ec:	f002 ffd8 	bl	80039a0 <HAL_TIMEx_MasterConfigSynchronization>
 80009f0:	1e03      	subs	r3, r0, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 80009f4:	f000 fa2a 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80009f8:	46c0      	nop			; (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b004      	add	sp, #16
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200000ec 	.word	0x200000ec
 8000a04:	40001000 	.word	0x40001000
 8000a08:	00003e7f 	.word	0x00003e7f

08000a0c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a10:	4b23      	ldr	r3, [pc, #140]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a12:	4a24      	ldr	r2, [pc, #144]	; (8000aa4 <MX_USART1_UART_Init+0x98>)
 8000a14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a16:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a18:	22e1      	movs	r2, #225	; 0xe1
 8000a1a:	0252      	lsls	r2, r2, #9
 8000a1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b20      	ldr	r3, [pc, #128]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b1e      	ldr	r3, [pc, #120]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a42:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a48:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4e:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a54:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a56:	0018      	movs	r0, r3
 8000a58:	f003 f828 	bl	8003aac <HAL_UART_Init>
 8000a5c:	1e03      	subs	r3, r0, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a60:	f000 f9f4 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a64:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f004 fbbd 	bl	80051e8 <HAL_UARTEx_SetTxFifoThreshold>
 8000a6e:	1e03      	subs	r3, r0, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a72:	f000 f9eb 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f004 fbf4 	bl	8005268 <HAL_UARTEx_SetRxFifoThreshold>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a84:	f000 f9e2 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <MX_USART1_UART_Init+0x94>)
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f004 fb72 	bl	8005174 <HAL_UARTEx_DisableFifoMode>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d001      	beq.n	8000a98 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a94:	f000 f9da 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	20000138 	.word	0x20000138
 8000aa4:	40013800 	.word	0x40013800

08000aa8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aac:	4b23      	ldr	r3, [pc, #140]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000aae:	4a24      	ldr	r2, [pc, #144]	; (8000b40 <MX_USART2_UART_Init+0x98>)
 8000ab0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ab2:	4b22      	ldr	r3, [pc, #136]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ab4:	22e1      	movs	r2, #225	; 0xe1
 8000ab6:	0252      	lsls	r2, r2, #9
 8000ab8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aba:	4b20      	ldr	r3, [pc, #128]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ac0:	4b1e      	ldr	r3, [pc, #120]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ac6:	4b1d      	ldr	r3, [pc, #116]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000acc:	4b1b      	ldr	r3, [pc, #108]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ace:	220c      	movs	r2, #12
 8000ad0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ade:	4b17      	ldr	r3, [pc, #92]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ae4:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000af0:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000af2:	0018      	movs	r0, r3
 8000af4:	f002 ffda 	bl	8003aac <HAL_UART_Init>
 8000af8:	1e03      	subs	r3, r0, #0
 8000afa:	d001      	beq.n	8000b00 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000afc:	f000 f9a6 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b00:	4b0e      	ldr	r3, [pc, #56]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000b02:	2100      	movs	r1, #0
 8000b04:	0018      	movs	r0, r3
 8000b06:	f004 fb6f 	bl	80051e8 <HAL_UARTEx_SetTxFifoThreshold>
 8000b0a:	1e03      	subs	r3, r0, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b0e:	f000 f99d 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b12:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000b14:	2100      	movs	r1, #0
 8000b16:	0018      	movs	r0, r3
 8000b18:	f004 fba6 	bl	8005268 <HAL_UARTEx_SetRxFifoThreshold>
 8000b1c:	1e03      	subs	r3, r0, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b20:	f000 f994 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <MX_USART2_UART_Init+0x94>)
 8000b26:	0018      	movs	r0, r3
 8000b28:	f004 fb24 	bl	8005174 <HAL_UARTEx_DisableFifoMode>
 8000b2c:	1e03      	subs	r3, r0, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b30:	f000 f98c 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	200001cc 	.word	0x200001cc
 8000b40:	40004400 	.word	0x40004400

08000b44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <MX_DMA_Init+0x38>)
 8000b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <MX_DMA_Init+0x38>)
 8000b50:	2101      	movs	r1, #1
 8000b52:	430a      	orrs	r2, r1
 8000b54:	639a      	str	r2, [r3, #56]	; 0x38
 8000b56:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <MX_DMA_Init+0x38>)
 8000b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	2100      	movs	r1, #0
 8000b66:	2009      	movs	r0, #9
 8000b68:	f000 fcf4 	bl	8001554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b6c:	2009      	movs	r0, #9
 8000b6e:	f000 fd06 	bl	800157e <HAL_NVIC_EnableIRQ>

}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b002      	add	sp, #8
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	40021000 	.word	0x40021000

08000b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	b089      	sub	sp, #36	; 0x24
 8000b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b86:	240c      	movs	r4, #12
 8000b88:	193b      	adds	r3, r7, r4
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	2314      	movs	r3, #20
 8000b8e:	001a      	movs	r2, r3
 8000b90:	2100      	movs	r1, #0
 8000b92:	f004 fc9b 	bl	80054cc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b96:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000b98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b9a:	4b2d      	ldr	r3, [pc, #180]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000b9c:	2104      	movs	r1, #4
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ba2:	4b2b      	ldr	r3, [pc, #172]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bae:	4b28      	ldr	r3, [pc, #160]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bb2:	4b27      	ldr	r3, [pc, #156]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000bb4:	2120      	movs	r1, #32
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	635a      	str	r2, [r3, #52]	; 0x34
 8000bba:	4b25      	ldr	r3, [pc, #148]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bbe:	2220      	movs	r2, #32
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b22      	ldr	r3, [pc, #136]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000bc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bca:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000bcc:	2101      	movs	r1, #1
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	635a      	str	r2, [r3, #52]	; 0x34
 8000bd2:	4b1f      	ldr	r3, [pc, #124]	; (8000c50 <MX_GPIO_Init+0xd0>)
 8000bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	4013      	ands	r3, r2
 8000bda:	603b      	str	r3, [r7, #0]
 8000bdc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, GPIO_PIN_RESET);
 8000bde:	23a0      	movs	r3, #160	; 0xa0
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	2200      	movs	r2, #0
 8000be4:	2120      	movs	r1, #32
 8000be6:	0018      	movs	r0, r3
 8000be8:	f001 f968 	bl	8001ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000bec:	193b      	adds	r3, r7, r4
 8000bee:	2280      	movs	r2, #128	; 0x80
 8000bf0:	0192      	lsls	r2, r2, #6
 8000bf2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bf4:	193b      	adds	r3, r7, r4
 8000bf6:	2288      	movs	r2, #136	; 0x88
 8000bf8:	0352      	lsls	r2, r2, #13
 8000bfa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	193b      	adds	r3, r7, r4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000c02:	193b      	adds	r3, r7, r4
 8000c04:	4a13      	ldr	r2, [pc, #76]	; (8000c54 <MX_GPIO_Init+0xd4>)
 8000c06:	0019      	movs	r1, r3
 8000c08:	0010      	movs	r0, r2
 8000c0a:	f000 fff3 	bl	8001bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin;
 8000c0e:	0021      	movs	r1, r4
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	2220      	movs	r2, #32
 8000c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2201      	movs	r2, #1
 8000c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	2202      	movs	r2, #2
 8000c26:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GREEN_GPIO_Port, &GPIO_InitStruct);
 8000c28:	187a      	adds	r2, r7, r1
 8000c2a:	23a0      	movs	r3, #160	; 0xa0
 8000c2c:	05db      	lsls	r3, r3, #23
 8000c2e:	0011      	movs	r1, r2
 8000c30:	0018      	movs	r0, r3
 8000c32:	f000 ffdf 	bl	8001bf4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2100      	movs	r1, #0
 8000c3a:	2007      	movs	r0, #7
 8000c3c:	f000 fc8a 	bl	8001554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c40:	2007      	movs	r0, #7
 8000c42:	f000 fc9c 	bl	800157e <HAL_NVIC_EnableIRQ>

}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b009      	add	sp, #36	; 0x24
 8000c4c:	bd90      	pop	{r4, r7, pc}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	40021000 	.word	0x40021000
 8000c54:	50000800 	.word	0x50000800

08000c58 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback ( UART_HandleTypeDef *huart , uint16_t Size )
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	000a      	movs	r2, r1
 8000c62:	1cbb      	adds	r3, r7, #2
 8000c64:	801a      	strh	r2, [r3, #0]
    if ( huart->Instance == USART1 )
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a13      	ldr	r2, [pc, #76]	; (8000cb8 <HAL_UARTEx_RxEventCallback+0x60>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d118      	bne.n	8000ca2 <HAL_UARTEx_RxEventCallback+0x4a>
    {
    	if ( rx_buff[0] != 0 )
 8000c70:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <HAL_UARTEx_RxEventCallback+0x64>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d014      	beq.n	8000ca2 <HAL_UARTEx_RxEventCallback+0x4a>
    	{
    		// Jeśli dostałem potwierdzenie $RT = 0, to ustawiam odpowiednią zmienną
    		if ( strncmp ( (char*) rx_buff , rt_0_answer , strlen ( rt_0_answer ) ) == 0 )
 8000c78:	4911      	ldr	r1, [pc, #68]	; (8000cc0 <HAL_UARTEx_RxEventCallback+0x68>)
 8000c7a:	4b10      	ldr	r3, [pc, #64]	; (8000cbc <HAL_UARTEx_RxEventCallback+0x64>)
 8000c7c:	2208      	movs	r2, #8
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f004 fc4c 	bl	800551c <strncmp>
 8000c84:	1e03      	subs	r3, r0, #0
 8000c86:	d103      	bne.n	8000c90 <HAL_UARTEx_RxEventCallback+0x38>
    		{
    			rt_unsolicited = 0 ;
 8000c88:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	701a      	strb	r2, [r3, #0]
    			__NOP () ;
 8000c8e:	46c0      	nop			; (mov r8, r8)
    		}
    		if ( strncmp ( (char*) rx_buff , rt_ok_answer , strlen ( rt_ok_answer ) ) == 0 )
 8000c90:	490d      	ldr	r1, [pc, #52]	; (8000cc8 <HAL_UARTEx_RxEventCallback+0x70>)
 8000c92:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <HAL_UARTEx_RxEventCallback+0x64>)
 8000c94:	2209      	movs	r2, #9
 8000c96:	0018      	movs	r0, r3
 8000c98:	f004 fc40 	bl	800551c <strncmp>
 8000c9c:	1e03      	subs	r3, r0, #0
 8000c9e:	d100      	bne.n	8000ca2 <HAL_UARTEx_RxEventCallback+0x4a>
    		{
    			__NOP () ;
 8000ca0:	46c0      	nop			; (mov r8, r8)
    		}
    		//rx_buff[0] = 0 ;
    	}
    }
    HAL_UARTEx_ReceiveToIdle_DMA ( &huart1 , rx_buff , sizeof ( rx_buff ) ) ;
 8000ca2:	23fa      	movs	r3, #250	; 0xfa
 8000ca4:	005a      	lsls	r2, r3, #1
 8000ca6:	4905      	ldr	r1, [pc, #20]	; (8000cbc <HAL_UARTEx_RxEventCallback+0x64>)
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <HAL_UARTEx_RxEventCallback+0x74>)
 8000caa:	0018      	movs	r0, r3
 8000cac:	f004 fb1e 	bl	80052ec <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000cb0:	46c0      	nop			; (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40013800 	.word	0x40013800
 8000cbc:	200002c0 	.word	0x200002c0
 8000cc0:	08005e68 	.word	0x08005e68
 8000cc4:	20000033 	.word	0x20000033
 8000cc8:	08005e5c 	.word	0x08005e5c
 8000ccc:	20000138 	.word	0x20000138

08000cd0 <send2swarm_at_command>:
			break ;
		}
	}
}
void send2swarm_at_command ( const char* at_command , const char* answer , uint16_t step )
{
 8000cd0:	b5b0      	push	{r4, r5, r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	1dbb      	adds	r3, r7, #6
 8000cdc:	801a      	strh	r2, [r3, #0]
	uint8_t cs = nmea_checksum ( at_command , strlen ( at_command ) ) ;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff fa0f 	bl	8000104 <strlen>
 8000ce6:	0002      	movs	r2, r0
 8000ce8:	251f      	movs	r5, #31
 8000cea:	197c      	adds	r4, r7, r5
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	0011      	movs	r1, r2
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f000 f85d 	bl	8000db0 <nmea_checksum>
 8000cf6:	0003      	movs	r3, r0
 8000cf8:	7023      	strb	r3, [r4, #0]
	char uart_tx_buff[10] ;

	sprintf ( (char*) uart_tx_buff , "%s*%02x\n" , at_command , cs ) ;
 8000cfa:	197b      	adds	r3, r7, r5
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	4917      	ldr	r1, [pc, #92]	; (8000d60 <send2swarm_at_command+0x90>)
 8000d02:	2414      	movs	r4, #20
 8000d04:	1938      	adds	r0, r7, r4
 8000d06:	f004 fbe9 	bl	80054dc <siprintf>
	uart_status = HAL_UART_Transmit ( &huart1 , (const uint8_t *) uart_tx_buff ,  strlen ( (char*) uart_tx_buff ) , UART_TX_TIMEOUT ) ;
 8000d0a:	193b      	adds	r3, r7, r4
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f7ff f9f9 	bl	8000104 <strlen>
 8000d12:	0003      	movs	r3, r0
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	1939      	adds	r1, r7, r4
 8000d18:	4812      	ldr	r0, [pc, #72]	; (8000d64 <send2swarm_at_command+0x94>)
 8000d1a:	2364      	movs	r3, #100	; 0x64
 8000d1c:	f002 ff1c 	bl	8003b58 <HAL_UART_Transmit>
 8000d20:	0003      	movs	r3, r0
 8000d22:	001a      	movs	r2, r3
 8000d24:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <send2swarm_at_command+0x98>)
 8000d26:	701a      	strb	r2, [r3, #0]
	waiting_for_answer = 1 ;
 8000d28:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <send2swarm_at_command+0x9c>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim6 ) ;
 8000d2e:	4b10      	ldr	r3, [pc, #64]	; (8000d70 <send2swarm_at_command+0xa0>)
 8000d30:	0018      	movs	r0, r3
 8000d32:	f002 fbd9 	bl	80034e8 <HAL_TIM_Base_Start_IT>
	while ( waiting_for_answer )
 8000d36:	e00a      	b.n	8000d4e <send2swarm_at_command+0x7e>
	{
		if ( check_answer ( answer ) )
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f000 f81c 	bl	8000d78 <check_answer>
 8000d40:	1e03      	subs	r3, r0, #0
 8000d42:	d004      	beq.n	8000d4e <send2swarm_at_command+0x7e>
		{
			checklist = step ;
 8000d44:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <send2swarm_at_command+0xa4>)
 8000d46:	1dba      	adds	r2, r7, #6
 8000d48:	8812      	ldrh	r2, [r2, #0]
 8000d4a:	801a      	strh	r2, [r3, #0]
			break ;
 8000d4c:	e004      	b.n	8000d58 <send2swarm_at_command+0x88>
	while ( waiting_for_answer )
 8000d4e:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <send2swarm_at_command+0x9c>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d1f0      	bne.n	8000d38 <send2swarm_at_command+0x68>
		}
	}
}
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	46c0      	nop			; (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	b008      	add	sp, #32
 8000d5e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d60:	08005dec 	.word	0x08005dec
 8000d64:	20000138 	.word	0x20000138
 8000d68:	200002bf 	.word	0x200002bf
 8000d6c:	200002be 	.word	0x200002be
 8000d70:	200000ec 	.word	0x200000ec
 8000d74:	200002bc 	.word	0x200002bc

08000d78 <check_answer>:
uint8_t check_answer ( const char* answer )
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	if ( strncmp ( (char*) rx_buff , answer , strlen ( answer ) ) == 0 )
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	0018      	movs	r0, r3
 8000d84:	f7ff f9be 	bl	8000104 <strlen>
 8000d88:	0002      	movs	r2, r0
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	4b07      	ldr	r3, [pc, #28]	; (8000dac <check_answer+0x34>)
 8000d8e:	0018      	movs	r0, r3
 8000d90:	f004 fbc4 	bl	800551c <strncmp>
 8000d94:	1e03      	subs	r3, r0, #0
 8000d96:	d104      	bne.n	8000da2 <check_answer+0x2a>
	{
		rx_buff[0] = 0 ;
 8000d98:	4b04      	ldr	r3, [pc, #16]	; (8000dac <check_answer+0x34>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
		return 1 ;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e000      	b.n	8000da4 <check_answer+0x2c>
	}
	else
		return 0 ;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200002c0 	.word	0x200002c0

08000db0 <nmea_checksum>:
uint8_t nmea_checksum ( const char *sz , size_t len )
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
	size_t i = 0 ;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
	uint8_t cs ;
	if ( sz [0] == '$' )
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b24      	cmp	r3, #36	; 0x24
 8000dc4:	d102      	bne.n	8000dcc <nmea_checksum+0x1c>
		i++ ;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
	for ( cs = 0 ; ( i < len ) && sz [i] ; i++ )
 8000dcc:	230b      	movs	r3, #11
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
 8000dd4:	e00c      	b.n	8000df0 <nmea_checksum+0x40>
		cs ^= ( (uint8_t) sz [i] ) ;
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	18d3      	adds	r3, r2, r3
 8000ddc:	7819      	ldrb	r1, [r3, #0]
 8000dde:	220b      	movs	r2, #11
 8000de0:	18bb      	adds	r3, r7, r2
 8000de2:	18ba      	adds	r2, r7, r2
 8000de4:	7812      	ldrb	r2, [r2, #0]
 8000de6:	404a      	eors	r2, r1
 8000de8:	701a      	strb	r2, [r3, #0]
	for ( cs = 0 ; ( i < len ) && sz [i] ; i++ )
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	3301      	adds	r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d205      	bcs.n	8000e04 <nmea_checksum+0x54>
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	18d3      	adds	r3, r2, r3
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d1e8      	bne.n	8000dd6 <nmea_checksum+0x26>
	return cs;
 8000e04:	230b      	movs	r3, #11
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	781b      	ldrb	r3, [r3, #0]
}
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	b004      	add	sp, #16
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a07      	ldr	r2, [pc, #28]	; (8000e40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d107      	bne.n	8000e36 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		waiting_for_answer = 0 ;
 8000e26:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f002 fbb6 	bl	80035a0 <HAL_TIM_Base_Stop_IT>
		//NVIC_SystemReset () ; // Może kiedyś przyda się restartowanie aplikacji przy problemach z hardware
		__NOP () ;
 8000e34:	46c0      	nop			; (mov r8, r8)
	}
}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	40001000 	.word	0x40001000
 8000e44:	200002be 	.word	0x200002be
 8000e48:	200000ec 	.word	0x200000ec

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e50:	b672      	cpsid	i
}
 8000e52:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <Error_Handler+0x8>
	...

08000e58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <HAL_MspInit+0x44>)
 8000e60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <HAL_MspInit+0x44>)
 8000e64:	2101      	movs	r1, #1
 8000e66:	430a      	orrs	r2, r1
 8000e68:	641a      	str	r2, [r3, #64]	; 0x40
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <HAL_MspInit+0x44>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6e:	2201      	movs	r2, #1
 8000e70:	4013      	ands	r3, r2
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <HAL_MspInit+0x44>)
 8000e78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <HAL_MspInit+0x44>)
 8000e7c:	2180      	movs	r1, #128	; 0x80
 8000e7e:	0549      	lsls	r1, r1, #21
 8000e80:	430a      	orrs	r2, r1
 8000e82:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e84:	4b05      	ldr	r3, [pc, #20]	; (8000e9c <HAL_MspInit+0x44>)
 8000e86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	055b      	lsls	r3, r3, #21
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	46c0      	nop			; (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b002      	add	sp, #8
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	40021000 	.word	0x40021000

08000ea0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b091      	sub	sp, #68	; 0x44
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ea8:	240c      	movs	r4, #12
 8000eaa:	193b      	adds	r3, r7, r4
 8000eac:	0018      	movs	r0, r3
 8000eae:	2334      	movs	r3, #52	; 0x34
 8000eb0:	001a      	movs	r2, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	f004 fb0a 	bl	80054cc <memset>
  if(hrtc->Instance==RTC)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a19      	ldr	r2, [pc, #100]	; (8000f24 <HAL_RTC_MspInit+0x84>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d12c      	bne.n	8000f1c <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	2280      	movs	r2, #128	; 0x80
 8000ec6:	0292      	lsls	r2, r2, #10
 8000ec8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000eca:	193b      	adds	r3, r7, r4
 8000ecc:	2280      	movs	r2, #128	; 0x80
 8000ece:	0052      	lsls	r2, r2, #1
 8000ed0:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ed2:	193b      	adds	r3, r7, r4
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f001 fd85 	bl	80029e4 <HAL_RCCEx_PeriphCLKConfig>
 8000eda:	1e03      	subs	r3, r0, #0
 8000edc:	d001      	beq.n	8000ee2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000ede:	f7ff ffb5 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ee2:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <HAL_RTC_MspInit+0x88>)
 8000ee4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <HAL_RTC_MspInit+0x88>)
 8000ee8:	2180      	movs	r1, #128	; 0x80
 8000eea:	0209      	lsls	r1, r1, #8
 8000eec:	430a      	orrs	r2, r1
 8000eee:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <HAL_RTC_MspInit+0x88>)
 8000ef2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <HAL_RTC_MspInit+0x88>)
 8000ef6:	2180      	movs	r1, #128	; 0x80
 8000ef8:	00c9      	lsls	r1, r1, #3
 8000efa:	430a      	orrs	r2, r1
 8000efc:	63da      	str	r2, [r3, #60]	; 0x3c
 8000efe:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_RTC_MspInit+0x88>)
 8000f00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	4013      	ands	r3, r2
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2100      	movs	r1, #0
 8000f10:	2002      	movs	r0, #2
 8000f12:	f000 fb1f 	bl	8001554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000f16:	2002      	movs	r0, #2
 8000f18:	f000 fb31 	bl	800157e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b011      	add	sp, #68	; 0x44
 8000f22:	bd90      	pop	{r4, r7, pc}
 8000f24:	40002800 	.word	0x40002800
 8000f28:	40021000 	.word	0x40021000

08000f2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <HAL_TIM_Base_MspInit+0x44>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d113      	bne.n	8000f66 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <HAL_TIM_Base_MspInit+0x48>)
 8000f40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f42:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <HAL_TIM_Base_MspInit+0x48>)
 8000f44:	2110      	movs	r1, #16
 8000f46:	430a      	orrs	r2, r1
 8000f48:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <HAL_TIM_Base_MspInit+0x48>)
 8000f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f4e:	2210      	movs	r2, #16
 8000f50:	4013      	ands	r3, r2
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2100      	movs	r1, #0
 8000f5a:	2011      	movs	r0, #17
 8000f5c:	f000 fafa 	bl	8001554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000f60:	2011      	movs	r0, #17
 8000f62:	f000 fb0c 	bl	800157e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b004      	add	sp, #16
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			; (mov r8, r8)
 8000f70:	40001000 	.word	0x40001000
 8000f74:	40021000 	.word	0x40021000

08000f78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f78:	b590      	push	{r4, r7, lr}
 8000f7a:	b099      	sub	sp, #100	; 0x64
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	234c      	movs	r3, #76	; 0x4c
 8000f82:	18fb      	adds	r3, r7, r3
 8000f84:	0018      	movs	r0, r3
 8000f86:	2314      	movs	r3, #20
 8000f88:	001a      	movs	r2, r3
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	f004 fa9e 	bl	80054cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f90:	2418      	movs	r4, #24
 8000f92:	193b      	adds	r3, r7, r4
 8000f94:	0018      	movs	r0, r3
 8000f96:	2334      	movs	r3, #52	; 0x34
 8000f98:	001a      	movs	r2, r3
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f004 fa96 	bl	80054cc <memset>
  if(huart->Instance==USART1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a5e      	ldr	r2, [pc, #376]	; (8001120 <HAL_UART_MspInit+0x1a8>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d170      	bne.n	800108c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000faa:	193b      	adds	r3, r7, r4
 8000fac:	2201      	movs	r2, #1
 8000fae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000fb0:	193b      	adds	r3, r7, r4
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb6:	193b      	adds	r3, r7, r4
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f001 fd13 	bl	80029e4 <HAL_RCCEx_PeriphCLKConfig>
 8000fbe:	1e03      	subs	r3, r0, #0
 8000fc0:	d001      	beq.n	8000fc6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000fc2:	f7ff ff43 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fc6:	4b57      	ldr	r3, [pc, #348]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 8000fc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fca:	4b56      	ldr	r3, [pc, #344]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 8000fcc:	2180      	movs	r1, #128	; 0x80
 8000fce:	01c9      	lsls	r1, r1, #7
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	641a      	str	r2, [r3, #64]	; 0x40
 8000fd4:	4b53      	ldr	r3, [pc, #332]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 8000fd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd8:	2380      	movs	r3, #128	; 0x80
 8000fda:	01db      	lsls	r3, r3, #7
 8000fdc:	4013      	ands	r3, r2
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe2:	4b50      	ldr	r3, [pc, #320]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 8000fe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fe6:	4b4f      	ldr	r3, [pc, #316]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 8000fe8:	2104      	movs	r1, #4
 8000fea:	430a      	orrs	r2, r1
 8000fec:	635a      	str	r2, [r3, #52]	; 0x34
 8000fee:	4b4d      	ldr	r3, [pc, #308]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 8000ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff2:	2204      	movs	r2, #4
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000ffa:	214c      	movs	r1, #76	; 0x4c
 8000ffc:	187b      	adds	r3, r7, r1
 8000ffe:	2230      	movs	r2, #48	; 0x30
 8001000:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001002:	187b      	adds	r3, r7, r1
 8001004:	2202      	movs	r2, #2
 8001006:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	187b      	adds	r3, r7, r1
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	187b      	adds	r3, r7, r1
 8001010:	2200      	movs	r2, #0
 8001012:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001014:	187b      	adds	r3, r7, r1
 8001016:	2201      	movs	r2, #1
 8001018:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800101a:	187b      	adds	r3, r7, r1
 800101c:	4a42      	ldr	r2, [pc, #264]	; (8001128 <HAL_UART_MspInit+0x1b0>)
 800101e:	0019      	movs	r1, r3
 8001020:	0010      	movs	r0, r2
 8001022:	f000 fde7 	bl	8001bf4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8001026:	4b41      	ldr	r3, [pc, #260]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001028:	4a41      	ldr	r2, [pc, #260]	; (8001130 <HAL_UART_MspInit+0x1b8>)
 800102a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800102c:	4b3f      	ldr	r3, [pc, #252]	; (800112c <HAL_UART_MspInit+0x1b4>)
 800102e:	2232      	movs	r2, #50	; 0x32
 8001030:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001032:	4b3e      	ldr	r3, [pc, #248]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001038:	4b3c      	ldr	r3, [pc, #240]	; (800112c <HAL_UART_MspInit+0x1b4>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800103e:	4b3b      	ldr	r3, [pc, #236]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001040:	2280      	movs	r2, #128	; 0x80
 8001042:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001044:	4b39      	ldr	r3, [pc, #228]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001046:	2200      	movs	r2, #0
 8001048:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800104a:	4b38      	ldr	r3, [pc, #224]	; (800112c <HAL_UART_MspInit+0x1b4>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001050:	4b36      	ldr	r3, [pc, #216]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001056:	4b35      	ldr	r3, [pc, #212]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001058:	2200      	movs	r2, #0
 800105a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800105c:	4b33      	ldr	r3, [pc, #204]	; (800112c <HAL_UART_MspInit+0x1b4>)
 800105e:	0018      	movs	r0, r3
 8001060:	f000 faaa 	bl	80015b8 <HAL_DMA_Init>
 8001064:	1e03      	subs	r3, r0, #0
 8001066:	d001      	beq.n	800106c <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8001068:	f7ff fef0 	bl	8000e4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2180      	movs	r1, #128	; 0x80
 8001070:	4a2e      	ldr	r2, [pc, #184]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001072:	505a      	str	r2, [r3, r1]
 8001074:	4b2d      	ldr	r3, [pc, #180]	; (800112c <HAL_UART_MspInit+0x1b4>)
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	201b      	movs	r0, #27
 8001080:	f000 fa68 	bl	8001554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001084:	201b      	movs	r0, #27
 8001086:	f000 fa7a 	bl	800157e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800108a:	e044      	b.n	8001116 <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART2)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a28      	ldr	r2, [pc, #160]	; (8001134 <HAL_UART_MspInit+0x1bc>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d13f      	bne.n	8001116 <HAL_UART_MspInit+0x19e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001096:	2118      	movs	r1, #24
 8001098:	187b      	adds	r3, r7, r1
 800109a:	2202      	movs	r2, #2
 800109c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800109e:	187b      	adds	r3, r7, r1
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	0018      	movs	r0, r3
 80010a8:	f001 fc9c 	bl	80029e4 <HAL_RCCEx_PeriphCLKConfig>
 80010ac:	1e03      	subs	r3, r0, #0
 80010ae:	d001      	beq.n	80010b4 <HAL_UART_MspInit+0x13c>
      Error_Handler();
 80010b0:	f7ff fecc 	bl	8000e4c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010b4:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 80010b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010b8:	4b1a      	ldr	r3, [pc, #104]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 80010ba:	2180      	movs	r1, #128	; 0x80
 80010bc:	0289      	lsls	r1, r1, #10
 80010be:	430a      	orrs	r2, r1
 80010c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80010c2:	4b18      	ldr	r3, [pc, #96]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 80010c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010c6:	2380      	movs	r3, #128	; 0x80
 80010c8:	029b      	lsls	r3, r3, #10
 80010ca:	4013      	ands	r3, r2
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 80010d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010d4:	4b13      	ldr	r3, [pc, #76]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 80010d6:	2101      	movs	r1, #1
 80010d8:	430a      	orrs	r2, r1
 80010da:	635a      	str	r2, [r3, #52]	; 0x34
 80010dc:	4b11      	ldr	r3, [pc, #68]	; (8001124 <HAL_UART_MspInit+0x1ac>)
 80010de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e0:	2201      	movs	r2, #1
 80010e2:	4013      	ands	r3, r2
 80010e4:	60bb      	str	r3, [r7, #8]
 80010e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_STLK_Pin|USART2_RX_STLK_Pin;
 80010e8:	214c      	movs	r1, #76	; 0x4c
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	220c      	movs	r2, #12
 80010ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	2202      	movs	r2, #2
 80010f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	2201      	movs	r2, #1
 80010fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001102:	187b      	adds	r3, r7, r1
 8001104:	2201      	movs	r2, #1
 8001106:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	187a      	adds	r2, r7, r1
 800110a:	23a0      	movs	r3, #160	; 0xa0
 800110c:	05db      	lsls	r3, r3, #23
 800110e:	0011      	movs	r1, r2
 8001110:	0018      	movs	r0, r3
 8001112:	f000 fd6f 	bl	8001bf4 <HAL_GPIO_Init>
}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	46bd      	mov	sp, r7
 800111a:	b019      	add	sp, #100	; 0x64
 800111c:	bd90      	pop	{r4, r7, pc}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	40013800 	.word	0x40013800
 8001124:	40021000 	.word	0x40021000
 8001128:	50000800 	.word	0x50000800
 800112c:	20000260 	.word	0x20000260
 8001130:	40020008 	.word	0x40020008
 8001134:	40004400 	.word	0x40004400

08001138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800113c:	e7fe      	b.n	800113c <NMI_Handler+0x4>

0800113e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001142:	e7fe      	b.n	8001142 <HardFault_Handler+0x4>

08001144 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115c:	f000 f90e 	bl	800137c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001160:	46c0      	nop			; (mov r8, r8)
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800116c:	4b03      	ldr	r3, [pc, #12]	; (800117c <RTC_TAMP_IRQHandler+0x14>)
 800116e:	0018      	movs	r0, r3
 8001170:	f002 f93c 	bl	80033ec <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	200000c0 	.word	0x200000c0

08001180 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	019b      	lsls	r3, r3, #6
 8001188:	0018      	movs	r0, r3
 800118a:	f000 feb5 	bl	8001ef8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001198:	4b03      	ldr	r3, [pc, #12]	; (80011a8 <DMA1_Channel1_IRQHandler+0x14>)
 800119a:	0018      	movs	r0, r3
 800119c:	f000 fbe8 	bl	8001970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011a0:	46c0      	nop			; (mov r8, r8)
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	20000260 	.word	0x20000260

080011ac <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80011b2:	0018      	movs	r0, r3
 80011b4:	f002 fa22 	bl	80035fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80011b8:	46c0      	nop			; (mov r8, r8)
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	200000ec 	.word	0x200000ec

080011c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011c8:	4b03      	ldr	r3, [pc, #12]	; (80011d8 <USART1_IRQHandler+0x14>)
 80011ca:	0018      	movs	r0, r3
 80011cc:	f002 fd60 	bl	8003c90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011d0:	46c0      	nop			; (mov r8, r8)
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	20000138 	.word	0x20000138

080011dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e4:	4a14      	ldr	r2, [pc, #80]	; (8001238 <_sbrk+0x5c>)
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <_sbrk+0x60>)
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f0:	4b13      	ldr	r3, [pc, #76]	; (8001240 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d102      	bne.n	80011fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f8:	4b11      	ldr	r3, [pc, #68]	; (8001240 <_sbrk+0x64>)
 80011fa:	4a12      	ldr	r2, [pc, #72]	; (8001244 <_sbrk+0x68>)
 80011fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fe:	4b10      	ldr	r3, [pc, #64]	; (8001240 <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	18d3      	adds	r3, r2, r3
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	429a      	cmp	r2, r3
 800120a:	d207      	bcs.n	800121c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800120c:	f004 f934 	bl	8005478 <__errno>
 8001210:	0003      	movs	r3, r0
 8001212:	220c      	movs	r2, #12
 8001214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001216:	2301      	movs	r3, #1
 8001218:	425b      	negs	r3, r3
 800121a:	e009      	b.n	8001230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800121c:	4b08      	ldr	r3, [pc, #32]	; (8001240 <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001222:	4b07      	ldr	r3, [pc, #28]	; (8001240 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	18d2      	adds	r2, r2, r3
 800122a:	4b05      	ldr	r3, [pc, #20]	; (8001240 <_sbrk+0x64>)
 800122c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	0018      	movs	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	b006      	add	sp, #24
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20009000 	.word	0x20009000
 800123c:	00000400 	.word	0x00000400
 8001240:	200004b4 	.word	0x200004b4
 8001244:	200004d0 	.word	0x200004d0

08001248 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001254:	480d      	ldr	r0, [pc, #52]	; (800128c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001256:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001258:	f7ff fff6 	bl	8001248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800125c:	480c      	ldr	r0, [pc, #48]	; (8001290 <LoopForever+0x6>)
  ldr r1, =_edata
 800125e:	490d      	ldr	r1, [pc, #52]	; (8001294 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001260:	4a0d      	ldr	r2, [pc, #52]	; (8001298 <LoopForever+0xe>)
  movs r3, #0
 8001262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001264:	e002      	b.n	800126c <LoopCopyDataInit>

08001266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126a:	3304      	adds	r3, #4

0800126c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800126c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001270:	d3f9      	bcc.n	8001266 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001272:	4a0a      	ldr	r2, [pc, #40]	; (800129c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001274:	4c0a      	ldr	r4, [pc, #40]	; (80012a0 <LoopForever+0x16>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001278:	e001      	b.n	800127e <LoopFillZerobss>

0800127a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800127c:	3204      	adds	r2, #4

0800127e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001280:	d3fb      	bcc.n	800127a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001282:	f004 f8ff 	bl	8005484 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001286:	f7ff f9db 	bl	8000640 <main>

0800128a <LoopForever>:

LoopForever:
  b LoopForever
 800128a:	e7fe      	b.n	800128a <LoopForever>
  ldr   r0, =_estack
 800128c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001294:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001298:	08005f94 	.word	0x08005f94
  ldr r2, =_sbss
 800129c:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80012a0:	200004cc 	.word	0x200004cc

080012a4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a4:	e7fe      	b.n	80012a4 <ADC1_COMP_IRQHandler>
	...

080012a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ae:	1dfb      	adds	r3, r7, #7
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012b4:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <HAL_Init+0x3c>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <HAL_Init+0x3c>)
 80012ba:	2180      	movs	r1, #128	; 0x80
 80012bc:	0049      	lsls	r1, r1, #1
 80012be:	430a      	orrs	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012c2:	2000      	movs	r0, #0
 80012c4:	f000 f810 	bl	80012e8 <HAL_InitTick>
 80012c8:	1e03      	subs	r3, r0, #0
 80012ca:	d003      	beq.n	80012d4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80012cc:	1dfb      	adds	r3, r7, #7
 80012ce:	2201      	movs	r2, #1
 80012d0:	701a      	strb	r2, [r3, #0]
 80012d2:	e001      	b.n	80012d8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80012d4:	f7ff fdc0 	bl	8000e58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012d8:	1dfb      	adds	r3, r7, #7
 80012da:	781b      	ldrb	r3, [r3, #0]
}
 80012dc:	0018      	movs	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	b002      	add	sp, #8
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40022000 	.word	0x40022000

080012e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012f0:	230f      	movs	r3, #15
 80012f2:	18fb      	adds	r3, r7, r3
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80012f8:	4b1d      	ldr	r3, [pc, #116]	; (8001370 <HAL_InitTick+0x88>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d02b      	beq.n	8001358 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001300:	4b1c      	ldr	r3, [pc, #112]	; (8001374 <HAL_InitTick+0x8c>)
 8001302:	681c      	ldr	r4, [r3, #0]
 8001304:	4b1a      	ldr	r3, [pc, #104]	; (8001370 <HAL_InitTick+0x88>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	0019      	movs	r1, r3
 800130a:	23fa      	movs	r3, #250	; 0xfa
 800130c:	0098      	lsls	r0, r3, #2
 800130e:	f7fe ff0b 	bl	8000128 <__udivsi3>
 8001312:	0003      	movs	r3, r0
 8001314:	0019      	movs	r1, r3
 8001316:	0020      	movs	r0, r4
 8001318:	f7fe ff06 	bl	8000128 <__udivsi3>
 800131c:	0003      	movs	r3, r0
 800131e:	0018      	movs	r0, r3
 8001320:	f000 f93d 	bl	800159e <HAL_SYSTICK_Config>
 8001324:	1e03      	subs	r3, r0, #0
 8001326:	d112      	bne.n	800134e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b03      	cmp	r3, #3
 800132c:	d80a      	bhi.n	8001344 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	2301      	movs	r3, #1
 8001332:	425b      	negs	r3, r3
 8001334:	2200      	movs	r2, #0
 8001336:	0018      	movs	r0, r3
 8001338:	f000 f90c 	bl	8001554 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <HAL_InitTick+0x90>)
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	e00d      	b.n	8001360 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001344:	230f      	movs	r3, #15
 8001346:	18fb      	adds	r3, r7, r3
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	e008      	b.n	8001360 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800134e:	230f      	movs	r3, #15
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
 8001356:	e003      	b.n	8001360 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001358:	230f      	movs	r3, #15
 800135a:	18fb      	adds	r3, r7, r3
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001360:	230f      	movs	r3, #15
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	781b      	ldrb	r3, [r3, #0]
}
 8001366:	0018      	movs	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	b005      	add	sp, #20
 800136c:	bd90      	pop	{r4, r7, pc}
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	2000003c 	.word	0x2000003c
 8001374:	20000034 	.word	0x20000034
 8001378:	20000038 	.word	0x20000038

0800137c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_IncTick+0x1c>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	001a      	movs	r2, r3
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <HAL_IncTick+0x20>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	18d2      	adds	r2, r2, r3
 800138c:	4b03      	ldr	r3, [pc, #12]	; (800139c <HAL_IncTick+0x20>)
 800138e:	601a      	str	r2, [r3, #0]
}
 8001390:	46c0      	nop			; (mov r8, r8)
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	2000003c 	.word	0x2000003c
 800139c:	200004b8 	.word	0x200004b8

080013a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  return uwTick;
 80013a4:	4b02      	ldr	r3, [pc, #8]	; (80013b0 <HAL_GetTick+0x10>)
 80013a6:	681b      	ldr	r3, [r3, #0]
}
 80013a8:	0018      	movs	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	200004b8 	.word	0x200004b8

080013b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013bc:	f7ff fff0 	bl	80013a0 <HAL_GetTick>
 80013c0:	0003      	movs	r3, r0
 80013c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	3301      	adds	r3, #1
 80013cc:	d005      	beq.n	80013da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <HAL_Delay+0x44>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	001a      	movs	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	189b      	adds	r3, r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	f7ff ffe0 	bl	80013a0 <HAL_GetTick>
 80013e0:	0002      	movs	r2, r0
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d8f7      	bhi.n	80013dc <HAL_Delay+0x28>
  {
  }
}
 80013ec:	46c0      	nop			; (mov r8, r8)
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b004      	add	sp, #16
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	2000003c 	.word	0x2000003c

080013fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	0002      	movs	r2, r0
 8001404:	1dfb      	adds	r3, r7, #7
 8001406:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001408:	1dfb      	adds	r3, r7, #7
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b7f      	cmp	r3, #127	; 0x7f
 800140e:	d809      	bhi.n	8001424 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	001a      	movs	r2, r3
 8001416:	231f      	movs	r3, #31
 8001418:	401a      	ands	r2, r3
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <__NVIC_EnableIRQ+0x30>)
 800141c:	2101      	movs	r1, #1
 800141e:	4091      	lsls	r1, r2
 8001420:	000a      	movs	r2, r1
 8001422:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001424:	46c0      	nop			; (mov r8, r8)
 8001426:	46bd      	mov	sp, r7
 8001428:	b002      	add	sp, #8
 800142a:	bd80      	pop	{r7, pc}
 800142c:	e000e100 	.word	0xe000e100

08001430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	0002      	movs	r2, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	1dfb      	adds	r3, r7, #7
 800143c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800143e:	1dfb      	adds	r3, r7, #7
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b7f      	cmp	r3, #127	; 0x7f
 8001444:	d828      	bhi.n	8001498 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001446:	4a2f      	ldr	r2, [pc, #188]	; (8001504 <__NVIC_SetPriority+0xd4>)
 8001448:	1dfb      	adds	r3, r7, #7
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b25b      	sxtb	r3, r3
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	33c0      	adds	r3, #192	; 0xc0
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	589b      	ldr	r3, [r3, r2]
 8001456:	1dfa      	adds	r2, r7, #7
 8001458:	7812      	ldrb	r2, [r2, #0]
 800145a:	0011      	movs	r1, r2
 800145c:	2203      	movs	r2, #3
 800145e:	400a      	ands	r2, r1
 8001460:	00d2      	lsls	r2, r2, #3
 8001462:	21ff      	movs	r1, #255	; 0xff
 8001464:	4091      	lsls	r1, r2
 8001466:	000a      	movs	r2, r1
 8001468:	43d2      	mvns	r2, r2
 800146a:	401a      	ands	r2, r3
 800146c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	019b      	lsls	r3, r3, #6
 8001472:	22ff      	movs	r2, #255	; 0xff
 8001474:	401a      	ands	r2, r3
 8001476:	1dfb      	adds	r3, r7, #7
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	0018      	movs	r0, r3
 800147c:	2303      	movs	r3, #3
 800147e:	4003      	ands	r3, r0
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001484:	481f      	ldr	r0, [pc, #124]	; (8001504 <__NVIC_SetPriority+0xd4>)
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	b25b      	sxtb	r3, r3
 800148c:	089b      	lsrs	r3, r3, #2
 800148e:	430a      	orrs	r2, r1
 8001490:	33c0      	adds	r3, #192	; 0xc0
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001496:	e031      	b.n	80014fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001498:	4a1b      	ldr	r2, [pc, #108]	; (8001508 <__NVIC_SetPriority+0xd8>)
 800149a:	1dfb      	adds	r3, r7, #7
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	0019      	movs	r1, r3
 80014a0:	230f      	movs	r3, #15
 80014a2:	400b      	ands	r3, r1
 80014a4:	3b08      	subs	r3, #8
 80014a6:	089b      	lsrs	r3, r3, #2
 80014a8:	3306      	adds	r3, #6
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	18d3      	adds	r3, r2, r3
 80014ae:	3304      	adds	r3, #4
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	1dfa      	adds	r2, r7, #7
 80014b4:	7812      	ldrb	r2, [r2, #0]
 80014b6:	0011      	movs	r1, r2
 80014b8:	2203      	movs	r2, #3
 80014ba:	400a      	ands	r2, r1
 80014bc:	00d2      	lsls	r2, r2, #3
 80014be:	21ff      	movs	r1, #255	; 0xff
 80014c0:	4091      	lsls	r1, r2
 80014c2:	000a      	movs	r2, r1
 80014c4:	43d2      	mvns	r2, r2
 80014c6:	401a      	ands	r2, r3
 80014c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	019b      	lsls	r3, r3, #6
 80014ce:	22ff      	movs	r2, #255	; 0xff
 80014d0:	401a      	ands	r2, r3
 80014d2:	1dfb      	adds	r3, r7, #7
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	0018      	movs	r0, r3
 80014d8:	2303      	movs	r3, #3
 80014da:	4003      	ands	r3, r0
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014e0:	4809      	ldr	r0, [pc, #36]	; (8001508 <__NVIC_SetPriority+0xd8>)
 80014e2:	1dfb      	adds	r3, r7, #7
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	001c      	movs	r4, r3
 80014e8:	230f      	movs	r3, #15
 80014ea:	4023      	ands	r3, r4
 80014ec:	3b08      	subs	r3, #8
 80014ee:	089b      	lsrs	r3, r3, #2
 80014f0:	430a      	orrs	r2, r1
 80014f2:	3306      	adds	r3, #6
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	18c3      	adds	r3, r0, r3
 80014f8:	3304      	adds	r3, #4
 80014fa:	601a      	str	r2, [r3, #0]
}
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	b003      	add	sp, #12
 8001502:	bd90      	pop	{r4, r7, pc}
 8001504:	e000e100 	.word	0xe000e100
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	1e5a      	subs	r2, r3, #1
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	045b      	lsls	r3, r3, #17
 800151c:	429a      	cmp	r2, r3
 800151e:	d301      	bcc.n	8001524 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001520:	2301      	movs	r3, #1
 8001522:	e010      	b.n	8001546 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <SysTick_Config+0x44>)
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	3a01      	subs	r2, #1
 800152a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152c:	2301      	movs	r3, #1
 800152e:	425b      	negs	r3, r3
 8001530:	2103      	movs	r1, #3
 8001532:	0018      	movs	r0, r3
 8001534:	f7ff ff7c 	bl	8001430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <SysTick_Config+0x44>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	; (8001550 <SysTick_Config+0x44>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b002      	add	sp, #8
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	210f      	movs	r1, #15
 8001560:	187b      	adds	r3, r7, r1
 8001562:	1c02      	adds	r2, r0, #0
 8001564:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	187b      	adds	r3, r7, r1
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	b25b      	sxtb	r3, r3
 800156e:	0011      	movs	r1, r2
 8001570:	0018      	movs	r0, r3
 8001572:	f7ff ff5d 	bl	8001430 <__NVIC_SetPriority>
}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	b004      	add	sp, #16
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	0002      	movs	r2, r0
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800158a:	1dfb      	adds	r3, r7, #7
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b25b      	sxtb	r3, r3
 8001590:	0018      	movs	r0, r3
 8001592:	f7ff ff33 	bl	80013fc <__NVIC_EnableIRQ>
}
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	46bd      	mov	sp, r7
 800159a:	b002      	add	sp, #8
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	0018      	movs	r0, r3
 80015aa:	f7ff ffaf 	bl	800150c <SysTick_Config>
 80015ae:	0003      	movs	r3, r0
}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b002      	add	sp, #8
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e077      	b.n	80016ba <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a3d      	ldr	r2, [pc, #244]	; (80016c4 <HAL_DMA_Init+0x10c>)
 80015d0:	4694      	mov	ip, r2
 80015d2:	4463      	add	r3, ip
 80015d4:	2114      	movs	r1, #20
 80015d6:	0018      	movs	r0, r3
 80015d8:	f7fe fda6 	bl	8000128 <__udivsi3>
 80015dc:	0003      	movs	r3, r0
 80015de:	009a      	lsls	r2, r3, #2
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2225      	movs	r2, #37	; 0x25
 80015e8:	2102      	movs	r1, #2
 80015ea:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4934      	ldr	r1, [pc, #208]	; (80016c8 <HAL_DMA_Init+0x110>)
 80015f8:	400a      	ands	r2, r1
 80015fa:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	6819      	ldr	r1, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	431a      	orrs	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	431a      	orrs	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	0018      	movs	r0, r3
 8001636:	f000 fa8d 	bl	8001b54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	2380      	movs	r3, #128	; 0x80
 8001640:	01db      	lsls	r3, r3, #7
 8001642:	429a      	cmp	r2, r3
 8001644:	d102      	bne.n	800164c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001654:	213f      	movs	r1, #63	; 0x3f
 8001656:	400a      	ands	r2, r1
 8001658:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001662:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d011      	beq.n	8001690 <HAL_DMA_Init+0xd8>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b04      	cmp	r3, #4
 8001672:	d80d      	bhi.n	8001690 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	0018      	movs	r0, r3
 8001678:	f000 fa98 	bl	8001bac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	e008      	b.n	80016a2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2225      	movs	r2, #37	; 0x25
 80016ac:	2101      	movs	r1, #1
 80016ae:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2224      	movs	r2, #36	; 0x24
 80016b4:	2100      	movs	r1, #0
 80016b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b002      	add	sp, #8
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	46c0      	nop			; (mov r8, r8)
 80016c4:	bffdfff8 	.word	0xbffdfff8
 80016c8:	ffff800f 	.word	0xffff800f

080016cc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
 80016d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016da:	2317      	movs	r3, #23
 80016dc:	18fb      	adds	r3, r7, r3
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2224      	movs	r2, #36	; 0x24
 80016e6:	5c9b      	ldrb	r3, [r3, r2]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d101      	bne.n	80016f0 <HAL_DMA_Start_IT+0x24>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e06f      	b.n	80017d0 <HAL_DMA_Start_IT+0x104>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2224      	movs	r2, #36	; 0x24
 80016f4:	2101      	movs	r1, #1
 80016f6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2225      	movs	r2, #37	; 0x25
 80016fc:	5c9b      	ldrb	r3, [r3, r2]
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b01      	cmp	r3, #1
 8001702:	d157      	bne.n	80017b4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2225      	movs	r2, #37	; 0x25
 8001708:	2102      	movs	r1, #2
 800170a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2101      	movs	r1, #1
 800171e:	438a      	bics	r2, r1
 8001720:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	68b9      	ldr	r1, [r7, #8]
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f000 f9d3 	bl	8001ad4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	2b00      	cmp	r3, #0
 8001734:	d008      	beq.n	8001748 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	210e      	movs	r1, #14
 8001742:	430a      	orrs	r2, r1
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	e00f      	b.n	8001768 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2104      	movs	r1, #4
 8001754:	438a      	bics	r2, r1
 8001756:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	210a      	movs	r1, #10
 8001764:	430a      	orrs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	2380      	movs	r3, #128	; 0x80
 8001770:	025b      	lsls	r3, r3, #9
 8001772:	4013      	ands	r3, r2
 8001774:	d008      	beq.n	8001788 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001780:	2180      	movs	r1, #128	; 0x80
 8001782:	0049      	lsls	r1, r1, #1
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800178c:	2b00      	cmp	r3, #0
 800178e:	d008      	beq.n	80017a2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800179a:	2180      	movs	r1, #128	; 0x80
 800179c:	0049      	lsls	r1, r1, #1
 800179e:	430a      	orrs	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2101      	movs	r1, #1
 80017ae:	430a      	orrs	r2, r1
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	e00a      	b.n	80017ca <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2280      	movs	r2, #128	; 0x80
 80017b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2224      	movs	r2, #36	; 0x24
 80017be:	2100      	movs	r1, #0
 80017c0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80017c2:	2317      	movs	r3, #23
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80017ca:	2317      	movs	r3, #23
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	781b      	ldrb	r3, [r3, #0]
}
 80017d0:	0018      	movs	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b006      	add	sp, #24
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e050      	b.n	800188c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2225      	movs	r2, #37	; 0x25
 80017ee:	5c9b      	ldrb	r3, [r3, r2]
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d008      	beq.n	8001808 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2204      	movs	r2, #4
 80017fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2224      	movs	r2, #36	; 0x24
 8001800:	2100      	movs	r1, #0
 8001802:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e041      	b.n	800188c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	210e      	movs	r1, #14
 8001814:	438a      	bics	r2, r1
 8001816:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001822:	491c      	ldr	r1, [pc, #112]	; (8001894 <HAL_DMA_Abort+0xbc>)
 8001824:	400a      	ands	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2101      	movs	r1, #1
 8001834:	438a      	bics	r2, r1
 8001836:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001838:	4b17      	ldr	r3, [pc, #92]	; (8001898 <HAL_DMA_Abort+0xc0>)
 800183a:	6859      	ldr	r1, [r3, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001840:	221c      	movs	r2, #28
 8001842:	4013      	ands	r3, r2
 8001844:	2201      	movs	r2, #1
 8001846:	409a      	lsls	r2, r3
 8001848:	4b13      	ldr	r3, [pc, #76]	; (8001898 <HAL_DMA_Abort+0xc0>)
 800184a:	430a      	orrs	r2, r1
 800184c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001856:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00c      	beq.n	800187a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800186a:	490a      	ldr	r1, [pc, #40]	; (8001894 <HAL_DMA_Abort+0xbc>)
 800186c:	400a      	ands	r2, r1
 800186e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001878:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2225      	movs	r2, #37	; 0x25
 800187e:	2101      	movs	r1, #1
 8001880:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2224      	movs	r2, #36	; 0x24
 8001886:	2100      	movs	r1, #0
 8001888:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800188a:	2300      	movs	r3, #0
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	b002      	add	sp, #8
 8001892:	bd80      	pop	{r7, pc}
 8001894:	fffffeff 	.word	0xfffffeff
 8001898:	40020000 	.word	0x40020000

0800189c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018a4:	210f      	movs	r1, #15
 80018a6:	187b      	adds	r3, r7, r1
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2225      	movs	r2, #37	; 0x25
 80018b0:	5c9b      	ldrb	r3, [r3, r2]
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d006      	beq.n	80018c6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2204      	movs	r2, #4
 80018bc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80018be:	187b      	adds	r3, r7, r1
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
 80018c4:	e049      	b.n	800195a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	210e      	movs	r1, #14
 80018d2:	438a      	bics	r2, r1
 80018d4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2101      	movs	r1, #1
 80018e2:	438a      	bics	r2, r1
 80018e4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f0:	491d      	ldr	r1, [pc, #116]	; (8001968 <HAL_DMA_Abort_IT+0xcc>)
 80018f2:	400a      	ands	r2, r1
 80018f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80018f6:	4b1d      	ldr	r3, [pc, #116]	; (800196c <HAL_DMA_Abort_IT+0xd0>)
 80018f8:	6859      	ldr	r1, [r3, #4]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	221c      	movs	r2, #28
 8001900:	4013      	ands	r3, r2
 8001902:	2201      	movs	r2, #1
 8001904:	409a      	lsls	r2, r3
 8001906:	4b19      	ldr	r3, [pc, #100]	; (800196c <HAL_DMA_Abort_IT+0xd0>)
 8001908:	430a      	orrs	r2, r1
 800190a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001914:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00c      	beq.n	8001938 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001928:	490f      	ldr	r1, [pc, #60]	; (8001968 <HAL_DMA_Abort_IT+0xcc>)
 800192a:	400a      	ands	r2, r1
 800192c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001936:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2225      	movs	r2, #37	; 0x25
 800193c:	2101      	movs	r1, #1
 800193e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2224      	movs	r2, #36	; 0x24
 8001944:	2100      	movs	r1, #0
 8001946:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800194c:	2b00      	cmp	r3, #0
 800194e:	d004      	beq.n	800195a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	0010      	movs	r0, r2
 8001958:	4798      	blx	r3
    }
  }
  return status;
 800195a:	230f      	movs	r3, #15
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	781b      	ldrb	r3, [r3, #0]
}
 8001960:	0018      	movs	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	b004      	add	sp, #16
 8001966:	bd80      	pop	{r7, pc}
 8001968:	fffffeff 	.word	0xfffffeff
 800196c:	40020000 	.word	0x40020000

08001970 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001978:	4b55      	ldr	r3, [pc, #340]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	221c      	movs	r2, #28
 800198c:	4013      	ands	r3, r2
 800198e:	2204      	movs	r2, #4
 8001990:	409a      	lsls	r2, r3
 8001992:	0013      	movs	r3, r2
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4013      	ands	r3, r2
 8001998:	d027      	beq.n	80019ea <HAL_DMA_IRQHandler+0x7a>
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2204      	movs	r2, #4
 800199e:	4013      	ands	r3, r2
 80019a0:	d023      	beq.n	80019ea <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2220      	movs	r2, #32
 80019aa:	4013      	ands	r3, r2
 80019ac:	d107      	bne.n	80019be <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2104      	movs	r1, #4
 80019ba:	438a      	bics	r2, r1
 80019bc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80019be:	4b44      	ldr	r3, [pc, #272]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 80019c0:	6859      	ldr	r1, [r3, #4]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	221c      	movs	r2, #28
 80019c8:	4013      	ands	r3, r2
 80019ca:	2204      	movs	r2, #4
 80019cc:	409a      	lsls	r2, r3
 80019ce:	4b40      	ldr	r3, [pc, #256]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 80019d0:	430a      	orrs	r2, r1
 80019d2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d100      	bne.n	80019de <HAL_DMA_IRQHandler+0x6e>
 80019dc:	e073      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	0010      	movs	r0, r2
 80019e6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80019e8:	e06d      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	221c      	movs	r2, #28
 80019f0:	4013      	ands	r3, r2
 80019f2:	2202      	movs	r2, #2
 80019f4:	409a      	lsls	r2, r3
 80019f6:	0013      	movs	r3, r2
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	4013      	ands	r3, r2
 80019fc:	d02e      	beq.n	8001a5c <HAL_DMA_IRQHandler+0xec>
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	2202      	movs	r2, #2
 8001a02:	4013      	ands	r3, r2
 8001a04:	d02a      	beq.n	8001a5c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2220      	movs	r2, #32
 8001a0e:	4013      	ands	r3, r2
 8001a10:	d10b      	bne.n	8001a2a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	210a      	movs	r1, #10
 8001a1e:	438a      	bics	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2225      	movs	r2, #37	; 0x25
 8001a26:	2101      	movs	r1, #1
 8001a28:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001a2a:	4b29      	ldr	r3, [pc, #164]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 8001a2c:	6859      	ldr	r1, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	221c      	movs	r2, #28
 8001a34:	4013      	ands	r3, r2
 8001a36:	2202      	movs	r2, #2
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	4b25      	ldr	r3, [pc, #148]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2224      	movs	r2, #36	; 0x24
 8001a44:	2100      	movs	r1, #0
 8001a46:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d03a      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	0010      	movs	r0, r2
 8001a58:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001a5a:	e034      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	221c      	movs	r2, #28
 8001a62:	4013      	ands	r3, r2
 8001a64:	2208      	movs	r2, #8
 8001a66:	409a      	lsls	r2, r3
 8001a68:	0013      	movs	r3, r2
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d02b      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x158>
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	2208      	movs	r2, #8
 8001a74:	4013      	ands	r3, r2
 8001a76:	d027      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	210e      	movs	r1, #14
 8001a84:	438a      	bics	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 8001a8a:	6859      	ldr	r1, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	221c      	movs	r2, #28
 8001a92:	4013      	ands	r3, r2
 8001a94:	2201      	movs	r2, #1
 8001a96:	409a      	lsls	r2, r3
 8001a98:	4b0d      	ldr	r3, [pc, #52]	; (8001ad0 <HAL_DMA_IRQHandler+0x160>)
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2225      	movs	r2, #37	; 0x25
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2224      	movs	r2, #36	; 0x24
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	0010      	movs	r0, r2
 8001ac4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	46c0      	nop			; (mov r8, r8)
}
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b004      	add	sp, #16
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40020000 	.word	0x40020000

08001ad4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
 8001ae0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001aea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d004      	beq.n	8001afe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001afc:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <DMA_SetConfig+0x7c>)
 8001b00:	6859      	ldr	r1, [r3, #4]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	221c      	movs	r2, #28
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	409a      	lsls	r2, r3
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <DMA_SetConfig+0x7c>)
 8001b10:	430a      	orrs	r2, r1
 8001b12:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2b10      	cmp	r3, #16
 8001b22:	d108      	bne.n	8001b36 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b34:	e007      	b.n	8001b46 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	60da      	str	r2, [r3, #12]
}
 8001b46:	46c0      	nop			; (mov r8, r8)
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b004      	add	sp, #16
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	40020000 	.word	0x40020000

08001b54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	089b      	lsrs	r3, r3, #2
 8001b62:	4a10      	ldr	r2, [pc, #64]	; (8001ba4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001b64:	4694      	mov	ip, r2
 8001b66:	4463      	add	r3, ip
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	001a      	movs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	001a      	movs	r2, r3
 8001b76:	23ff      	movs	r3, #255	; 0xff
 8001b78:	4013      	ands	r3, r2
 8001b7a:	3b08      	subs	r3, #8
 8001b7c:	2114      	movs	r1, #20
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f7fe fad2 	bl	8000128 <__udivsi3>
 8001b84:	0003      	movs	r3, r0
 8001b86:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001b8c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	221f      	movs	r2, #31
 8001b92:	4013      	ands	r3, r2
 8001b94:	2201      	movs	r2, #1
 8001b96:	409a      	lsls	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001b9c:	46c0      	nop			; (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b004      	add	sp, #16
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	10008200 	.word	0x10008200
 8001ba8:	40020880 	.word	0x40020880

08001bac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	223f      	movs	r2, #63	; 0x3f
 8001bba:	4013      	ands	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4a0a      	ldr	r2, [pc, #40]	; (8001bec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001bc2:	4694      	mov	ip, r2
 8001bc4:	4463      	add	r3, ip
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	001a      	movs	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a07      	ldr	r2, [pc, #28]	; (8001bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001bd2:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	2203      	movs	r2, #3
 8001bda:	4013      	ands	r3, r2
 8001bdc:	2201      	movs	r2, #1
 8001bde:	409a      	lsls	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001be4:	46c0      	nop			; (mov r8, r8)
 8001be6:	46bd      	mov	sp, r7
 8001be8:	b004      	add	sp, #16
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	1000823f 	.word	0x1000823f
 8001bf0:	40020940 	.word	0x40020940

08001bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c02:	e147      	b.n	8001e94 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2101      	movs	r1, #1
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	4091      	lsls	r1, r2
 8001c0e:	000a      	movs	r2, r1
 8001c10:	4013      	ands	r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d100      	bne.n	8001c1c <HAL_GPIO_Init+0x28>
 8001c1a:	e138      	b.n	8001e8e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2203      	movs	r2, #3
 8001c22:	4013      	ands	r3, r2
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d005      	beq.n	8001c34 <HAL_GPIO_Init+0x40>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d130      	bne.n	8001c96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2203      	movs	r2, #3
 8001c40:	409a      	lsls	r2, r3
 8001c42:	0013      	movs	r3, r2
 8001c44:	43da      	mvns	r2, r3
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	409a      	lsls	r2, r3
 8001c56:	0013      	movs	r3, r2
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	0013      	movs	r3, r2
 8001c72:	43da      	mvns	r2, r3
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4013      	ands	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	091b      	lsrs	r3, r3, #4
 8001c80:	2201      	movs	r2, #1
 8001c82:	401a      	ands	r2, r3
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	409a      	lsls	r2, r3
 8001c88:	0013      	movs	r3, r2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	d017      	beq.n	8001cd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	2203      	movs	r2, #3
 8001cae:	409a      	lsls	r2, r3
 8001cb0:	0013      	movs	r3, r2
 8001cb2:	43da      	mvns	r2, r3
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	409a      	lsls	r2, r3
 8001cc4:	0013      	movs	r3, r2
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2203      	movs	r2, #3
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d123      	bne.n	8001d26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	08da      	lsrs	r2, r3, #3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3208      	adds	r2, #8
 8001ce6:	0092      	lsls	r2, r2, #2
 8001ce8:	58d3      	ldr	r3, [r2, r3]
 8001cea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	2207      	movs	r2, #7
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	220f      	movs	r2, #15
 8001cf6:	409a      	lsls	r2, r3
 8001cf8:	0013      	movs	r3, r2
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	691a      	ldr	r2, [r3, #16]
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	2107      	movs	r1, #7
 8001d0a:	400b      	ands	r3, r1
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	409a      	lsls	r2, r3
 8001d10:	0013      	movs	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	08da      	lsrs	r2, r3, #3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3208      	adds	r2, #8
 8001d20:	0092      	lsls	r2, r2, #2
 8001d22:	6939      	ldr	r1, [r7, #16]
 8001d24:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2203      	movs	r2, #3
 8001d32:	409a      	lsls	r2, r3
 8001d34:	0013      	movs	r3, r2
 8001d36:	43da      	mvns	r2, r3
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2203      	movs	r2, #3
 8001d44:	401a      	ands	r2, r3
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	409a      	lsls	r2, r3
 8001d4c:	0013      	movs	r3, r2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	23c0      	movs	r3, #192	; 0xc0
 8001d60:	029b      	lsls	r3, r3, #10
 8001d62:	4013      	ands	r3, r2
 8001d64:	d100      	bne.n	8001d68 <HAL_GPIO_Init+0x174>
 8001d66:	e092      	b.n	8001e8e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001d68:	4a50      	ldr	r2, [pc, #320]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	089b      	lsrs	r3, r3, #2
 8001d6e:	3318      	adds	r3, #24
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	589b      	ldr	r3, [r3, r2]
 8001d74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2203      	movs	r2, #3
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	220f      	movs	r2, #15
 8001d80:	409a      	lsls	r2, r3
 8001d82:	0013      	movs	r3, r2
 8001d84:	43da      	mvns	r2, r3
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	23a0      	movs	r3, #160	; 0xa0
 8001d90:	05db      	lsls	r3, r3, #23
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d013      	beq.n	8001dbe <HAL_GPIO_Init+0x1ca>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a45      	ldr	r2, [pc, #276]	; (8001eb0 <HAL_GPIO_Init+0x2bc>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d00d      	beq.n	8001dba <HAL_GPIO_Init+0x1c6>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a44      	ldr	r2, [pc, #272]	; (8001eb4 <HAL_GPIO_Init+0x2c0>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <HAL_GPIO_Init+0x1c2>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a43      	ldr	r2, [pc, #268]	; (8001eb8 <HAL_GPIO_Init+0x2c4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d101      	bne.n	8001db2 <HAL_GPIO_Init+0x1be>
 8001dae:	2303      	movs	r3, #3
 8001db0:	e006      	b.n	8001dc0 <HAL_GPIO_Init+0x1cc>
 8001db2:	2305      	movs	r3, #5
 8001db4:	e004      	b.n	8001dc0 <HAL_GPIO_Init+0x1cc>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e002      	b.n	8001dc0 <HAL_GPIO_Init+0x1cc>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <HAL_GPIO_Init+0x1cc>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	2103      	movs	r1, #3
 8001dc4:	400a      	ands	r2, r1
 8001dc6:	00d2      	lsls	r2, r2, #3
 8001dc8:	4093      	lsls	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001dd0:	4936      	ldr	r1, [pc, #216]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	089b      	lsrs	r3, r3, #2
 8001dd6:	3318      	adds	r3, #24
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dde:	4b33      	ldr	r3, [pc, #204]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	43da      	mvns	r2, r3
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	035b      	lsls	r3, r3, #13
 8001df6:	4013      	ands	r3, r2
 8001df8:	d003      	beq.n	8001e02 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e02:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001e08:	4b28      	ldr	r3, [pc, #160]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	43da      	mvns	r2, r3
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	039b      	lsls	r3, r3, #14
 8001e20:	4013      	ands	r3, r2
 8001e22:	d003      	beq.n	8001e2c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e2c:	4b1f      	ldr	r3, [pc, #124]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e32:	4a1e      	ldr	r2, [pc, #120]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e34:	2384      	movs	r3, #132	; 0x84
 8001e36:	58d3      	ldr	r3, [r2, r3]
 8001e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	43da      	mvns	r2, r3
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	4013      	ands	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	2380      	movs	r3, #128	; 0x80
 8001e4a:	029b      	lsls	r3, r3, #10
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e58:	4914      	ldr	r1, [pc, #80]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e5a:	2284      	movs	r2, #132	; 0x84
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001e60:	4a12      	ldr	r2, [pc, #72]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e62:	2380      	movs	r3, #128	; 0x80
 8001e64:	58d3      	ldr	r3, [r2, r3]
 8001e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	43da      	mvns	r2, r3
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	025b      	lsls	r3, r3, #9
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e86:	4909      	ldr	r1, [pc, #36]	; (8001eac <HAL_GPIO_Init+0x2b8>)
 8001e88:	2280      	movs	r2, #128	; 0x80
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3301      	adds	r3, #1
 8001e92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	40da      	lsrs	r2, r3
 8001e9c:	1e13      	subs	r3, r2, #0
 8001e9e:	d000      	beq.n	8001ea2 <HAL_GPIO_Init+0x2ae>
 8001ea0:	e6b0      	b.n	8001c04 <HAL_GPIO_Init+0x10>
  }
}
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	46c0      	nop			; (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b006      	add	sp, #24
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021800 	.word	0x40021800
 8001eb0:	50000400 	.word	0x50000400
 8001eb4:	50000800 	.word	0x50000800
 8001eb8:	50000c00 	.word	0x50000c00

08001ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	0008      	movs	r0, r1
 8001ec6:	0011      	movs	r1, r2
 8001ec8:	1cbb      	adds	r3, r7, #2
 8001eca:	1c02      	adds	r2, r0, #0
 8001ecc:	801a      	strh	r2, [r3, #0]
 8001ece:	1c7b      	adds	r3, r7, #1
 8001ed0:	1c0a      	adds	r2, r1, #0
 8001ed2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ed4:	1c7b      	adds	r3, r7, #1
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d004      	beq.n	8001ee6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001edc:	1cbb      	adds	r3, r7, #2
 8001ede:	881a      	ldrh	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ee4:	e003      	b.n	8001eee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ee6:	1cbb      	adds	r3, r7, #2
 8001ee8:	881a      	ldrh	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001eee:	46c0      	nop			; (mov r8, r8)
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	b002      	add	sp, #8
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	0002      	movs	r2, r0
 8001f00:	1dbb      	adds	r3, r7, #6
 8001f02:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8001f04:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	1dba      	adds	r2, r7, #6
 8001f0a:	8812      	ldrh	r2, [r2, #0]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d008      	beq.n	8001f22 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001f10:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001f12:	1dba      	adds	r2, r7, #6
 8001f14:	8812      	ldrh	r2, [r2, #0]
 8001f16:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001f18:	1dbb      	adds	r3, r7, #6
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 f815 	bl	8001f4c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8001f22:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	1dba      	adds	r2, r7, #6
 8001f28:	8812      	ldrh	r2, [r2, #0]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d008      	beq.n	8001f40 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001f2e:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001f30:	1dba      	adds	r2, r7, #6
 8001f32:	8812      	ldrh	r2, [r2, #0]
 8001f34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001f36:	1dbb      	adds	r3, r7, #6
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f000 f810 	bl	8001f60 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001f40:	46c0      	nop			; (mov r8, r8)
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b002      	add	sp, #8
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021800 	.word	0x40021800

08001f4c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	0002      	movs	r2, r0
 8001f54:	1dbb      	adds	r3, r7, #6
 8001f56:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b002      	add	sp, #8
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	0002      	movs	r2, r0
 8001f68:	1dbb      	adds	r3, r7, #6
 8001f6a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001f6c:	46c0      	nop			; (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b002      	add	sp, #8
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f78:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <HAL_PWR_EnableBkUpAccess+0x18>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <HAL_PWR_EnableBkUpAccess+0x18>)
 8001f7e:	2180      	movs	r1, #128	; 0x80
 8001f80:	0049      	lsls	r1, r1, #1
 8001f82:	430a      	orrs	r2, r1
 8001f84:	601a      	str	r2, [r3, #0]
}
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40007000 	.word	0x40007000

08001f90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a19      	ldr	r2, [pc, #100]	; (8002004 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	0019      	movs	r1, r3
 8001fa2:	4b17      	ldr	r3, [pc, #92]	; (8002000 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d11f      	bne.n	8001ff4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001fb4:	4b14      	ldr	r3, [pc, #80]	; (8002008 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	0013      	movs	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	189b      	adds	r3, r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4912      	ldr	r1, [pc, #72]	; (800200c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f7fe f8b0 	bl	8000128 <__udivsi3>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	3301      	adds	r3, #1
 8001fcc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fce:	e008      	b.n	8001fe2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	e001      	b.n	8001fe2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e009      	b.n	8001ff6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fe2:	4b07      	ldr	r3, [pc, #28]	; (8002000 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001fe4:	695a      	ldr	r2, [r3, #20]
 8001fe6:	2380      	movs	r3, #128	; 0x80
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	401a      	ands	r2, r3
 8001fec:	2380      	movs	r3, #128	; 0x80
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d0ed      	beq.n	8001fd0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b004      	add	sp, #16
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	40007000 	.word	0x40007000
 8002004:	fffff9ff 	.word	0xfffff9ff
 8002008:	20000034 	.word	0x20000034
 800200c:	000f4240 	.word	0x000f4240

08002010 <HAL_PWREx_EnterSHUTDOWNMode>:
  * @retval None

  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN);
 8002014:	4b09      	ldr	r3, [pc, #36]	; (800203c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2207      	movs	r2, #7
 800201a:	4393      	bics	r3, r2
 800201c:	001a      	movs	r2, r3
 800201e:	4b07      	ldr	r3, [pc, #28]	; (800203c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8002020:	2104      	movs	r1, #4
 8002022:	430a      	orrs	r2, r1
 8002024:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002026:	4b06      	ldr	r3, [pc, #24]	; (8002040 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8002028:	691a      	ldr	r2, [r3, #16]
 800202a:	4b05      	ldr	r3, [pc, #20]	; (8002040 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800202c:	2104      	movs	r1, #4
 800202e:	430a      	orrs	r2, r1
 8002030:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8002032:	bf30      	wfi
}
 8002034:	46c0      	nop			; (mov r8, r8)
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	40007000 	.word	0x40007000
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002048:	4b03      	ldr	r3, [pc, #12]	; (8002058 <LL_RCC_GetAPB1Prescaler+0x14>)
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	23e0      	movs	r3, #224	; 0xe0
 800204e:	01db      	lsls	r3, r3, #7
 8002050:	4013      	ands	r3, r2
}
 8002052:	0018      	movs	r0, r3
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40021000 	.word	0x40021000

0800205c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b088      	sub	sp, #32
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e2fe      	b.n	800266c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2201      	movs	r2, #1
 8002074:	4013      	ands	r3, r2
 8002076:	d100      	bne.n	800207a <HAL_RCC_OscConfig+0x1e>
 8002078:	e07c      	b.n	8002174 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800207a:	4bc3      	ldr	r3, [pc, #780]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2238      	movs	r2, #56	; 0x38
 8002080:	4013      	ands	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002084:	4bc0      	ldr	r3, [pc, #768]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	2203      	movs	r2, #3
 800208a:	4013      	ands	r3, r2
 800208c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	2b10      	cmp	r3, #16
 8002092:	d102      	bne.n	800209a <HAL_RCC_OscConfig+0x3e>
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b03      	cmp	r3, #3
 8002098:	d002      	beq.n	80020a0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b08      	cmp	r3, #8
 800209e:	d10b      	bne.n	80020b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a0:	4bb9      	ldr	r3, [pc, #740]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	2380      	movs	r3, #128	; 0x80
 80020a6:	029b      	lsls	r3, r3, #10
 80020a8:	4013      	ands	r3, r2
 80020aa:	d062      	beq.n	8002172 <HAL_RCC_OscConfig+0x116>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d15e      	bne.n	8002172 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e2d9      	b.n	800266c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	025b      	lsls	r3, r3, #9
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d107      	bne.n	80020d4 <HAL_RCC_OscConfig+0x78>
 80020c4:	4bb0      	ldr	r3, [pc, #704]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4baf      	ldr	r3, [pc, #700]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020ca:	2180      	movs	r1, #128	; 0x80
 80020cc:	0249      	lsls	r1, r1, #9
 80020ce:	430a      	orrs	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	e020      	b.n	8002116 <HAL_RCC_OscConfig+0xba>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	23a0      	movs	r3, #160	; 0xa0
 80020da:	02db      	lsls	r3, r3, #11
 80020dc:	429a      	cmp	r2, r3
 80020de:	d10e      	bne.n	80020fe <HAL_RCC_OscConfig+0xa2>
 80020e0:	4ba9      	ldr	r3, [pc, #676]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4ba8      	ldr	r3, [pc, #672]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020e6:	2180      	movs	r1, #128	; 0x80
 80020e8:	02c9      	lsls	r1, r1, #11
 80020ea:	430a      	orrs	r2, r1
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	4ba6      	ldr	r3, [pc, #664]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	4ba5      	ldr	r3, [pc, #660]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80020f4:	2180      	movs	r1, #128	; 0x80
 80020f6:	0249      	lsls	r1, r1, #9
 80020f8:	430a      	orrs	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	e00b      	b.n	8002116 <HAL_RCC_OscConfig+0xba>
 80020fe:	4ba2      	ldr	r3, [pc, #648]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	4ba1      	ldr	r3, [pc, #644]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002104:	49a1      	ldr	r1, [pc, #644]	; (800238c <HAL_RCC_OscConfig+0x330>)
 8002106:	400a      	ands	r2, r1
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	4b9f      	ldr	r3, [pc, #636]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	4b9e      	ldr	r3, [pc, #632]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002110:	499f      	ldr	r1, [pc, #636]	; (8002390 <HAL_RCC_OscConfig+0x334>)
 8002112:	400a      	ands	r2, r1
 8002114:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d014      	beq.n	8002148 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211e:	f7ff f93f 	bl	80013a0 <HAL_GetTick>
 8002122:	0003      	movs	r3, r0
 8002124:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002128:	f7ff f93a 	bl	80013a0 <HAL_GetTick>
 800212c:	0002      	movs	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b64      	cmp	r3, #100	; 0x64
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e298      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800213a:	4b93      	ldr	r3, [pc, #588]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	029b      	lsls	r3, r3, #10
 8002142:	4013      	ands	r3, r2
 8002144:	d0f0      	beq.n	8002128 <HAL_RCC_OscConfig+0xcc>
 8002146:	e015      	b.n	8002174 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002148:	f7ff f92a 	bl	80013a0 <HAL_GetTick>
 800214c:	0003      	movs	r3, r0
 800214e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002152:	f7ff f925 	bl	80013a0 <HAL_GetTick>
 8002156:	0002      	movs	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b64      	cmp	r3, #100	; 0x64
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e283      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002164:	4b88      	ldr	r3, [pc, #544]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	2380      	movs	r3, #128	; 0x80
 800216a:	029b      	lsls	r3, r3, #10
 800216c:	4013      	ands	r3, r2
 800216e:	d1f0      	bne.n	8002152 <HAL_RCC_OscConfig+0xf6>
 8002170:	e000      	b.n	8002174 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002172:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2202      	movs	r2, #2
 800217a:	4013      	ands	r3, r2
 800217c:	d100      	bne.n	8002180 <HAL_RCC_OscConfig+0x124>
 800217e:	e099      	b.n	80022b4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002180:	4b81      	ldr	r3, [pc, #516]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2238      	movs	r2, #56	; 0x38
 8002186:	4013      	ands	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800218a:	4b7f      	ldr	r3, [pc, #508]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	2203      	movs	r2, #3
 8002190:	4013      	ands	r3, r2
 8002192:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	2b10      	cmp	r3, #16
 8002198:	d102      	bne.n	80021a0 <HAL_RCC_OscConfig+0x144>
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2b02      	cmp	r3, #2
 800219e:	d002      	beq.n	80021a6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d135      	bne.n	8002212 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021a6:	4b78      	ldr	r3, [pc, #480]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	2380      	movs	r3, #128	; 0x80
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	4013      	ands	r3, r2
 80021b0:	d005      	beq.n	80021be <HAL_RCC_OscConfig+0x162>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e256      	b.n	800266c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021be:	4b72      	ldr	r3, [pc, #456]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4a74      	ldr	r2, [pc, #464]	; (8002394 <HAL_RCC_OscConfig+0x338>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	0019      	movs	r1, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	021a      	lsls	r2, r3, #8
 80021ce:	4b6e      	ldr	r3, [pc, #440]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80021d0:	430a      	orrs	r2, r1
 80021d2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d112      	bne.n	8002200 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021da:	4b6b      	ldr	r3, [pc, #428]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a6e      	ldr	r2, [pc, #440]	; (8002398 <HAL_RCC_OscConfig+0x33c>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691a      	ldr	r2, [r3, #16]
 80021e8:	4b67      	ldr	r3, [pc, #412]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80021ea:	430a      	orrs	r2, r1
 80021ec:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80021ee:	4b66      	ldr	r3, [pc, #408]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	0adb      	lsrs	r3, r3, #11
 80021f4:	2207      	movs	r2, #7
 80021f6:	4013      	ands	r3, r2
 80021f8:	4a68      	ldr	r2, [pc, #416]	; (800239c <HAL_RCC_OscConfig+0x340>)
 80021fa:	40da      	lsrs	r2, r3
 80021fc:	4b68      	ldr	r3, [pc, #416]	; (80023a0 <HAL_RCC_OscConfig+0x344>)
 80021fe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002200:	4b68      	ldr	r3, [pc, #416]	; (80023a4 <HAL_RCC_OscConfig+0x348>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	0018      	movs	r0, r3
 8002206:	f7ff f86f 	bl	80012e8 <HAL_InitTick>
 800220a:	1e03      	subs	r3, r0, #0
 800220c:	d051      	beq.n	80022b2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e22c      	b.n	800266c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d030      	beq.n	800227c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800221a:	4b5b      	ldr	r3, [pc, #364]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a5e      	ldr	r2, [pc, #376]	; (8002398 <HAL_RCC_OscConfig+0x33c>)
 8002220:	4013      	ands	r3, r2
 8002222:	0019      	movs	r1, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	4b57      	ldr	r3, [pc, #348]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800222a:	430a      	orrs	r2, r1
 800222c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800222e:	4b56      	ldr	r3, [pc, #344]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	4b55      	ldr	r3, [pc, #340]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002234:	2180      	movs	r1, #128	; 0x80
 8002236:	0049      	lsls	r1, r1, #1
 8002238:	430a      	orrs	r2, r1
 800223a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223c:	f7ff f8b0 	bl	80013a0 <HAL_GetTick>
 8002240:	0003      	movs	r3, r0
 8002242:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002246:	f7ff f8ab 	bl	80013a0 <HAL_GetTick>
 800224a:	0002      	movs	r2, r0
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e209      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002258:	4b4b      	ldr	r3, [pc, #300]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	4013      	ands	r3, r2
 8002262:	d0f0      	beq.n	8002246 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002264:	4b48      	ldr	r3, [pc, #288]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	4a4a      	ldr	r2, [pc, #296]	; (8002394 <HAL_RCC_OscConfig+0x338>)
 800226a:	4013      	ands	r3, r2
 800226c:	0019      	movs	r1, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	021a      	lsls	r2, r3, #8
 8002274:	4b44      	ldr	r3, [pc, #272]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002276:	430a      	orrs	r2, r1
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	e01b      	b.n	80022b4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800227c:	4b42      	ldr	r3, [pc, #264]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4b41      	ldr	r3, [pc, #260]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002282:	4949      	ldr	r1, [pc, #292]	; (80023a8 <HAL_RCC_OscConfig+0x34c>)
 8002284:	400a      	ands	r2, r1
 8002286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7ff f88a 	bl	80013a0 <HAL_GetTick>
 800228c:	0003      	movs	r3, r0
 800228e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002292:	f7ff f885 	bl	80013a0 <HAL_GetTick>
 8002296:	0002      	movs	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e1e3      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022a4:	4b38      	ldr	r3, [pc, #224]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	2380      	movs	r3, #128	; 0x80
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4013      	ands	r3, r2
 80022ae:	d1f0      	bne.n	8002292 <HAL_RCC_OscConfig+0x236>
 80022b0:	e000      	b.n	80022b4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022b2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2208      	movs	r2, #8
 80022ba:	4013      	ands	r3, r2
 80022bc:	d047      	beq.n	800234e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80022be:	4b32      	ldr	r3, [pc, #200]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	2238      	movs	r2, #56	; 0x38
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b18      	cmp	r3, #24
 80022c8:	d10a      	bne.n	80022e0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80022ca:	4b2f      	ldr	r3, [pc, #188]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ce:	2202      	movs	r2, #2
 80022d0:	4013      	ands	r3, r2
 80022d2:	d03c      	beq.n	800234e <HAL_RCC_OscConfig+0x2f2>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d138      	bne.n	800234e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e1c5      	b.n	800266c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d019      	beq.n	800231c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80022e8:	4b27      	ldr	r3, [pc, #156]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80022ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022ec:	4b26      	ldr	r3, [pc, #152]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 80022ee:	2101      	movs	r1, #1
 80022f0:	430a      	orrs	r2, r1
 80022f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff f854 	bl	80013a0 <HAL_GetTick>
 80022f8:	0003      	movs	r3, r0
 80022fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022fe:	f7ff f84f 	bl	80013a0 <HAL_GetTick>
 8002302:	0002      	movs	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e1ad      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002310:	4b1d      	ldr	r3, [pc, #116]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002312:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002314:	2202      	movs	r2, #2
 8002316:	4013      	ands	r3, r2
 8002318:	d0f1      	beq.n	80022fe <HAL_RCC_OscConfig+0x2a2>
 800231a:	e018      	b.n	800234e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800231c:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 800231e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002320:	4b19      	ldr	r3, [pc, #100]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002322:	2101      	movs	r1, #1
 8002324:	438a      	bics	r2, r1
 8002326:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002328:	f7ff f83a 	bl	80013a0 <HAL_GetTick>
 800232c:	0003      	movs	r3, r0
 800232e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002332:	f7ff f835 	bl	80013a0 <HAL_GetTick>
 8002336:	0002      	movs	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e193      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002344:	4b10      	ldr	r3, [pc, #64]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002346:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002348:	2202      	movs	r2, #2
 800234a:	4013      	ands	r3, r2
 800234c:	d1f1      	bne.n	8002332 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2204      	movs	r2, #4
 8002354:	4013      	ands	r3, r2
 8002356:	d100      	bne.n	800235a <HAL_RCC_OscConfig+0x2fe>
 8002358:	e0c6      	b.n	80024e8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800235a:	231f      	movs	r3, #31
 800235c:	18fb      	adds	r3, r7, r3
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	2238      	movs	r2, #56	; 0x38
 8002368:	4013      	ands	r3, r2
 800236a:	2b20      	cmp	r3, #32
 800236c:	d11e      	bne.n	80023ac <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800236e:	4b06      	ldr	r3, [pc, #24]	; (8002388 <HAL_RCC_OscConfig+0x32c>)
 8002370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002372:	2202      	movs	r2, #2
 8002374:	4013      	ands	r3, r2
 8002376:	d100      	bne.n	800237a <HAL_RCC_OscConfig+0x31e>
 8002378:	e0b6      	b.n	80024e8 <HAL_RCC_OscConfig+0x48c>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d000      	beq.n	8002384 <HAL_RCC_OscConfig+0x328>
 8002382:	e0b1      	b.n	80024e8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e171      	b.n	800266c <HAL_RCC_OscConfig+0x610>
 8002388:	40021000 	.word	0x40021000
 800238c:	fffeffff 	.word	0xfffeffff
 8002390:	fffbffff 	.word	0xfffbffff
 8002394:	ffff80ff 	.word	0xffff80ff
 8002398:	ffffc7ff 	.word	0xffffc7ff
 800239c:	00f42400 	.word	0x00f42400
 80023a0:	20000034 	.word	0x20000034
 80023a4:	20000038 	.word	0x20000038
 80023a8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80023ac:	4bb1      	ldr	r3, [pc, #708]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80023ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023b0:	2380      	movs	r3, #128	; 0x80
 80023b2:	055b      	lsls	r3, r3, #21
 80023b4:	4013      	ands	r3, r2
 80023b6:	d101      	bne.n	80023bc <HAL_RCC_OscConfig+0x360>
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <HAL_RCC_OscConfig+0x362>
 80023bc:	2300      	movs	r3, #0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d011      	beq.n	80023e6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80023c2:	4bac      	ldr	r3, [pc, #688]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80023c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023c6:	4bab      	ldr	r3, [pc, #684]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80023c8:	2180      	movs	r1, #128	; 0x80
 80023ca:	0549      	lsls	r1, r1, #21
 80023cc:	430a      	orrs	r2, r1
 80023ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80023d0:	4ba8      	ldr	r3, [pc, #672]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80023d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023d4:	2380      	movs	r3, #128	; 0x80
 80023d6:	055b      	lsls	r3, r3, #21
 80023d8:	4013      	ands	r3, r2
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80023de:	231f      	movs	r3, #31
 80023e0:	18fb      	adds	r3, r7, r3
 80023e2:	2201      	movs	r2, #1
 80023e4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023e6:	4ba4      	ldr	r3, [pc, #656]	; (8002678 <HAL_RCC_OscConfig+0x61c>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	2380      	movs	r3, #128	; 0x80
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4013      	ands	r3, r2
 80023f0:	d11a      	bne.n	8002428 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023f2:	4ba1      	ldr	r3, [pc, #644]	; (8002678 <HAL_RCC_OscConfig+0x61c>)
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	4ba0      	ldr	r3, [pc, #640]	; (8002678 <HAL_RCC_OscConfig+0x61c>)
 80023f8:	2180      	movs	r1, #128	; 0x80
 80023fa:	0049      	lsls	r1, r1, #1
 80023fc:	430a      	orrs	r2, r1
 80023fe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002400:	f7fe ffce 	bl	80013a0 <HAL_GetTick>
 8002404:	0003      	movs	r3, r0
 8002406:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800240a:	f7fe ffc9 	bl	80013a0 <HAL_GetTick>
 800240e:	0002      	movs	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e127      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800241c:	4b96      	ldr	r3, [pc, #600]	; (8002678 <HAL_RCC_OscConfig+0x61c>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	4013      	ands	r3, r2
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d106      	bne.n	800243e <HAL_RCC_OscConfig+0x3e2>
 8002430:	4b90      	ldr	r3, [pc, #576]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002432:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002434:	4b8f      	ldr	r3, [pc, #572]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002436:	2101      	movs	r1, #1
 8002438:	430a      	orrs	r2, r1
 800243a:	65da      	str	r2, [r3, #92]	; 0x5c
 800243c:	e01c      	b.n	8002478 <HAL_RCC_OscConfig+0x41c>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b05      	cmp	r3, #5
 8002444:	d10c      	bne.n	8002460 <HAL_RCC_OscConfig+0x404>
 8002446:	4b8b      	ldr	r3, [pc, #556]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002448:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800244a:	4b8a      	ldr	r3, [pc, #552]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 800244c:	2104      	movs	r1, #4
 800244e:	430a      	orrs	r2, r1
 8002450:	65da      	str	r2, [r3, #92]	; 0x5c
 8002452:	4b88      	ldr	r3, [pc, #544]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002454:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002456:	4b87      	ldr	r3, [pc, #540]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002458:	2101      	movs	r1, #1
 800245a:	430a      	orrs	r2, r1
 800245c:	65da      	str	r2, [r3, #92]	; 0x5c
 800245e:	e00b      	b.n	8002478 <HAL_RCC_OscConfig+0x41c>
 8002460:	4b84      	ldr	r3, [pc, #528]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002462:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002464:	4b83      	ldr	r3, [pc, #524]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002466:	2101      	movs	r1, #1
 8002468:	438a      	bics	r2, r1
 800246a:	65da      	str	r2, [r3, #92]	; 0x5c
 800246c:	4b81      	ldr	r3, [pc, #516]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 800246e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002470:	4b80      	ldr	r3, [pc, #512]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002472:	2104      	movs	r1, #4
 8002474:	438a      	bics	r2, r1
 8002476:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d014      	beq.n	80024aa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7fe ff8e 	bl	80013a0 <HAL_GetTick>
 8002484:	0003      	movs	r3, r0
 8002486:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002488:	e009      	b.n	800249e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248a:	f7fe ff89 	bl	80013a0 <HAL_GetTick>
 800248e:	0002      	movs	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	4a79      	ldr	r2, [pc, #484]	; (800267c <HAL_RCC_OscConfig+0x620>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e0e6      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800249e:	4b75      	ldr	r3, [pc, #468]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80024a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a2:	2202      	movs	r2, #2
 80024a4:	4013      	ands	r3, r2
 80024a6:	d0f0      	beq.n	800248a <HAL_RCC_OscConfig+0x42e>
 80024a8:	e013      	b.n	80024d2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024aa:	f7fe ff79 	bl	80013a0 <HAL_GetTick>
 80024ae:	0003      	movs	r3, r0
 80024b0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024b2:	e009      	b.n	80024c8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024b4:	f7fe ff74 	bl	80013a0 <HAL_GetTick>
 80024b8:	0002      	movs	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	4a6f      	ldr	r2, [pc, #444]	; (800267c <HAL_RCC_OscConfig+0x620>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e0d1      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024c8:	4b6a      	ldr	r3, [pc, #424]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80024ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024cc:	2202      	movs	r2, #2
 80024ce:	4013      	ands	r3, r2
 80024d0:	d1f0      	bne.n	80024b4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80024d2:	231f      	movs	r3, #31
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d105      	bne.n	80024e8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80024dc:	4b65      	ldr	r3, [pc, #404]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80024de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024e0:	4b64      	ldr	r3, [pc, #400]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80024e2:	4967      	ldr	r1, [pc, #412]	; (8002680 <HAL_RCC_OscConfig+0x624>)
 80024e4:	400a      	ands	r2, r1
 80024e6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d100      	bne.n	80024f2 <HAL_RCC_OscConfig+0x496>
 80024f0:	e0bb      	b.n	800266a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024f2:	4b60      	ldr	r3, [pc, #384]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2238      	movs	r2, #56	; 0x38
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b10      	cmp	r3, #16
 80024fc:	d100      	bne.n	8002500 <HAL_RCC_OscConfig+0x4a4>
 80024fe:	e07b      	b.n	80025f8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d156      	bne.n	80025b6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002508:	4b5a      	ldr	r3, [pc, #360]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b59      	ldr	r3, [pc, #356]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 800250e:	495d      	ldr	r1, [pc, #372]	; (8002684 <HAL_RCC_OscConfig+0x628>)
 8002510:	400a      	ands	r2, r1
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002514:	f7fe ff44 	bl	80013a0 <HAL_GetTick>
 8002518:	0003      	movs	r3, r0
 800251a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800251c:	e008      	b.n	8002530 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251e:	f7fe ff3f 	bl	80013a0 <HAL_GetTick>
 8002522:	0002      	movs	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e09d      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002530:	4b50      	ldr	r3, [pc, #320]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	049b      	lsls	r3, r3, #18
 8002538:	4013      	ands	r3, r2
 800253a:	d1f0      	bne.n	800251e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800253c:	4b4d      	ldr	r3, [pc, #308]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	4a51      	ldr	r2, [pc, #324]	; (8002688 <HAL_RCC_OscConfig+0x62c>)
 8002542:	4013      	ands	r3, r2
 8002544:	0019      	movs	r1, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1a      	ldr	r2, [r3, #32]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002568:	431a      	orrs	r2, r3
 800256a:	4b42      	ldr	r3, [pc, #264]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 800256c:	430a      	orrs	r2, r1
 800256e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002570:	4b40      	ldr	r3, [pc, #256]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b3f      	ldr	r3, [pc, #252]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002576:	2180      	movs	r1, #128	; 0x80
 8002578:	0449      	lsls	r1, r1, #17
 800257a:	430a      	orrs	r2, r1
 800257c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800257e:	4b3d      	ldr	r3, [pc, #244]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	4b3c      	ldr	r3, [pc, #240]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002584:	2180      	movs	r1, #128	; 0x80
 8002586:	0549      	lsls	r1, r1, #21
 8002588:	430a      	orrs	r2, r1
 800258a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258c:	f7fe ff08 	bl	80013a0 <HAL_GetTick>
 8002590:	0003      	movs	r3, r0
 8002592:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002596:	f7fe ff03 	bl	80013a0 <HAL_GetTick>
 800259a:	0002      	movs	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e061      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a8:	4b32      	ldr	r3, [pc, #200]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	2380      	movs	r3, #128	; 0x80
 80025ae:	049b      	lsls	r3, r3, #18
 80025b0:	4013      	ands	r3, r2
 80025b2:	d0f0      	beq.n	8002596 <HAL_RCC_OscConfig+0x53a>
 80025b4:	e059      	b.n	800266a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b6:	4b2f      	ldr	r3, [pc, #188]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80025bc:	4931      	ldr	r1, [pc, #196]	; (8002684 <HAL_RCC_OscConfig+0x628>)
 80025be:	400a      	ands	r2, r1
 80025c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c2:	f7fe feed 	bl	80013a0 <HAL_GetTick>
 80025c6:	0003      	movs	r3, r0
 80025c8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025cc:	f7fe fee8 	bl	80013a0 <HAL_GetTick>
 80025d0:	0002      	movs	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e046      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025de:	4b25      	ldr	r3, [pc, #148]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	2380      	movs	r3, #128	; 0x80
 80025e4:	049b      	lsls	r3, r3, #18
 80025e6:	4013      	ands	r3, r2
 80025e8:	d1f0      	bne.n	80025cc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80025ea:	4b22      	ldr	r3, [pc, #136]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	4b21      	ldr	r3, [pc, #132]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 80025f0:	4926      	ldr	r1, [pc, #152]	; (800268c <HAL_RCC_OscConfig+0x630>)
 80025f2:	400a      	ands	r2, r1
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	e038      	b.n	800266a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d101      	bne.n	8002604 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e033      	b.n	800266c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002604:	4b1b      	ldr	r3, [pc, #108]	; (8002674 <HAL_RCC_OscConfig+0x618>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	2203      	movs	r2, #3
 800260e:	401a      	ands	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	429a      	cmp	r2, r3
 8002616:	d126      	bne.n	8002666 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2270      	movs	r2, #112	; 0x70
 800261c:	401a      	ands	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002622:	429a      	cmp	r2, r3
 8002624:	d11f      	bne.n	8002666 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	23fe      	movs	r3, #254	; 0xfe
 800262a:	01db      	lsls	r3, r3, #7
 800262c:	401a      	ands	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002632:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002634:	429a      	cmp	r2, r3
 8002636:	d116      	bne.n	8002666 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	23f8      	movs	r3, #248	; 0xf8
 800263c:	039b      	lsls	r3, r3, #14
 800263e:	401a      	ands	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002644:	429a      	cmp	r2, r3
 8002646:	d10e      	bne.n	8002666 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	23e0      	movs	r3, #224	; 0xe0
 800264c:	051b      	lsls	r3, r3, #20
 800264e:	401a      	ands	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002654:	429a      	cmp	r2, r3
 8002656:	d106      	bne.n	8002666 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	0f5b      	lsrs	r3, r3, #29
 800265c:	075a      	lsls	r2, r3, #29
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002662:	429a      	cmp	r2, r3
 8002664:	d001      	beq.n	800266a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e000      	b.n	800266c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	0018      	movs	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	b008      	add	sp, #32
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40021000 	.word	0x40021000
 8002678:	40007000 	.word	0x40007000
 800267c:	00001388 	.word	0x00001388
 8002680:	efffffff 	.word	0xefffffff
 8002684:	feffffff 	.word	0xfeffffff
 8002688:	11c1808c 	.word	0x11c1808c
 800268c:	eefefffc 	.word	0xeefefffc

08002690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0e9      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026a4:	4b76      	ldr	r3, [pc, #472]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2207      	movs	r2, #7
 80026aa:	4013      	ands	r3, r2
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d91e      	bls.n	80026f0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b2:	4b73      	ldr	r3, [pc, #460]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2207      	movs	r2, #7
 80026b8:	4393      	bics	r3, r2
 80026ba:	0019      	movs	r1, r3
 80026bc:	4b70      	ldr	r3, [pc, #448]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026c4:	f7fe fe6c 	bl	80013a0 <HAL_GetTick>
 80026c8:	0003      	movs	r3, r0
 80026ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026cc:	e009      	b.n	80026e2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ce:	f7fe fe67 	bl	80013a0 <HAL_GetTick>
 80026d2:	0002      	movs	r2, r0
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	4a6a      	ldr	r2, [pc, #424]	; (8002884 <HAL_RCC_ClockConfig+0x1f4>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e0ca      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026e2:	4b67      	ldr	r3, [pc, #412]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2207      	movs	r2, #7
 80026e8:	4013      	ands	r3, r2
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d1ee      	bne.n	80026ce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2202      	movs	r2, #2
 80026f6:	4013      	ands	r3, r2
 80026f8:	d015      	beq.n	8002726 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2204      	movs	r2, #4
 8002700:	4013      	ands	r3, r2
 8002702:	d006      	beq.n	8002712 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002704:	4b60      	ldr	r3, [pc, #384]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	4b5f      	ldr	r3, [pc, #380]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 800270a:	21e0      	movs	r1, #224	; 0xe0
 800270c:	01c9      	lsls	r1, r1, #7
 800270e:	430a      	orrs	r2, r1
 8002710:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002712:	4b5d      	ldr	r3, [pc, #372]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	4a5d      	ldr	r2, [pc, #372]	; (800288c <HAL_RCC_ClockConfig+0x1fc>)
 8002718:	4013      	ands	r3, r2
 800271a:	0019      	movs	r1, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	4b59      	ldr	r3, [pc, #356]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002722:	430a      	orrs	r2, r1
 8002724:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2201      	movs	r2, #1
 800272c:	4013      	ands	r3, r2
 800272e:	d057      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d107      	bne.n	8002748 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002738:	4b53      	ldr	r3, [pc, #332]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	2380      	movs	r3, #128	; 0x80
 800273e:	029b      	lsls	r3, r3, #10
 8002740:	4013      	ands	r3, r2
 8002742:	d12b      	bne.n	800279c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e097      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b02      	cmp	r3, #2
 800274e:	d107      	bne.n	8002760 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002750:	4b4d      	ldr	r3, [pc, #308]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	049b      	lsls	r3, r3, #18
 8002758:	4013      	ands	r3, r2
 800275a:	d11f      	bne.n	800279c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e08b      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d107      	bne.n	8002778 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002768:	4b47      	ldr	r3, [pc, #284]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	2380      	movs	r3, #128	; 0x80
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4013      	ands	r3, r2
 8002772:	d113      	bne.n	800279c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e07f      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d106      	bne.n	800278e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002780:	4b41      	ldr	r3, [pc, #260]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002784:	2202      	movs	r2, #2
 8002786:	4013      	ands	r3, r2
 8002788:	d108      	bne.n	800279c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e074      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800278e:	4b3e      	ldr	r3, [pc, #248]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002792:	2202      	movs	r2, #2
 8002794:	4013      	ands	r3, r2
 8002796:	d101      	bne.n	800279c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e06d      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800279c:	4b3a      	ldr	r3, [pc, #232]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2207      	movs	r2, #7
 80027a2:	4393      	bics	r3, r2
 80027a4:	0019      	movs	r1, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	4b37      	ldr	r3, [pc, #220]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 80027ac:	430a      	orrs	r2, r1
 80027ae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027b0:	f7fe fdf6 	bl	80013a0 <HAL_GetTick>
 80027b4:	0003      	movs	r3, r0
 80027b6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027b8:	e009      	b.n	80027ce <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ba:	f7fe fdf1 	bl	80013a0 <HAL_GetTick>
 80027be:	0002      	movs	r2, r0
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <HAL_RCC_ClockConfig+0x1f4>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e054      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ce:	4b2e      	ldr	r3, [pc, #184]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2238      	movs	r2, #56	; 0x38
 80027d4:	401a      	ands	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	429a      	cmp	r2, r3
 80027de:	d1ec      	bne.n	80027ba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027e0:	4b27      	ldr	r3, [pc, #156]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2207      	movs	r2, #7
 80027e6:	4013      	ands	r3, r2
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d21e      	bcs.n	800282c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ee:	4b24      	ldr	r3, [pc, #144]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2207      	movs	r2, #7
 80027f4:	4393      	bics	r3, r2
 80027f6:	0019      	movs	r1, r3
 80027f8:	4b21      	ldr	r3, [pc, #132]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002800:	f7fe fdce 	bl	80013a0 <HAL_GetTick>
 8002804:	0003      	movs	r3, r0
 8002806:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002808:	e009      	b.n	800281e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800280a:	f7fe fdc9 	bl	80013a0 <HAL_GetTick>
 800280e:	0002      	movs	r2, r0
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	4a1b      	ldr	r2, [pc, #108]	; (8002884 <HAL_RCC_ClockConfig+0x1f4>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e02c      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800281e:	4b18      	ldr	r3, [pc, #96]	; (8002880 <HAL_RCC_ClockConfig+0x1f0>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2207      	movs	r2, #7
 8002824:	4013      	ands	r3, r2
 8002826:	683a      	ldr	r2, [r7, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	d1ee      	bne.n	800280a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2204      	movs	r2, #4
 8002832:	4013      	ands	r3, r2
 8002834:	d009      	beq.n	800284a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002836:	4b14      	ldr	r3, [pc, #80]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	4a15      	ldr	r2, [pc, #84]	; (8002890 <HAL_RCC_ClockConfig+0x200>)
 800283c:	4013      	ands	r3, r2
 800283e:	0019      	movs	r1, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68da      	ldr	r2, [r3, #12]
 8002844:	4b10      	ldr	r3, [pc, #64]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002846:	430a      	orrs	r2, r1
 8002848:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800284a:	f000 f829 	bl	80028a0 <HAL_RCC_GetSysClockFreq>
 800284e:	0001      	movs	r1, r0
 8002850:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HAL_RCC_ClockConfig+0x1f8>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	0a1b      	lsrs	r3, r3, #8
 8002856:	220f      	movs	r2, #15
 8002858:	401a      	ands	r2, r3
 800285a:	4b0e      	ldr	r3, [pc, #56]	; (8002894 <HAL_RCC_ClockConfig+0x204>)
 800285c:	0092      	lsls	r2, r2, #2
 800285e:	58d3      	ldr	r3, [r2, r3]
 8002860:	221f      	movs	r2, #31
 8002862:	4013      	ands	r3, r2
 8002864:	000a      	movs	r2, r1
 8002866:	40da      	lsrs	r2, r3
 8002868:	4b0b      	ldr	r3, [pc, #44]	; (8002898 <HAL_RCC_ClockConfig+0x208>)
 800286a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_RCC_ClockConfig+0x20c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	0018      	movs	r0, r3
 8002872:	f7fe fd39 	bl	80012e8 <HAL_InitTick>
 8002876:	0003      	movs	r3, r0
}
 8002878:	0018      	movs	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	b004      	add	sp, #16
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40022000 	.word	0x40022000
 8002884:	00001388 	.word	0x00001388
 8002888:	40021000 	.word	0x40021000
 800288c:	fffff0ff 	.word	0xfffff0ff
 8002890:	ffff8fff 	.word	0xffff8fff
 8002894:	08005ec8 	.word	0x08005ec8
 8002898:	20000034 	.word	0x20000034
 800289c:	20000038 	.word	0x20000038

080028a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028a6:	4b3c      	ldr	r3, [pc, #240]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2238      	movs	r2, #56	; 0x38
 80028ac:	4013      	ands	r3, r2
 80028ae:	d10f      	bne.n	80028d0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80028b0:	4b39      	ldr	r3, [pc, #228]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	0adb      	lsrs	r3, r3, #11
 80028b6:	2207      	movs	r2, #7
 80028b8:	4013      	ands	r3, r2
 80028ba:	2201      	movs	r2, #1
 80028bc:	409a      	lsls	r2, r3
 80028be:	0013      	movs	r3, r2
 80028c0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80028c2:	6839      	ldr	r1, [r7, #0]
 80028c4:	4835      	ldr	r0, [pc, #212]	; (800299c <HAL_RCC_GetSysClockFreq+0xfc>)
 80028c6:	f7fd fc2f 	bl	8000128 <__udivsi3>
 80028ca:	0003      	movs	r3, r0
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	e05d      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028d0:	4b31      	ldr	r3, [pc, #196]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	2238      	movs	r2, #56	; 0x38
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d102      	bne.n	80028e2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028dc:	4b30      	ldr	r3, [pc, #192]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x100>)
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	e054      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028e2:	4b2d      	ldr	r3, [pc, #180]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	2238      	movs	r2, #56	; 0x38
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b10      	cmp	r3, #16
 80028ec:	d138      	bne.n	8002960 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80028ee:	4b2a      	ldr	r3, [pc, #168]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	2203      	movs	r2, #3
 80028f4:	4013      	ands	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028f8:	4b27      	ldr	r3, [pc, #156]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	2207      	movs	r2, #7
 8002900:	4013      	ands	r3, r2
 8002902:	3301      	adds	r3, #1
 8002904:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2b03      	cmp	r3, #3
 800290a:	d10d      	bne.n	8002928 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800290c:	68b9      	ldr	r1, [r7, #8]
 800290e:	4824      	ldr	r0, [pc, #144]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002910:	f7fd fc0a 	bl	8000128 <__udivsi3>
 8002914:	0003      	movs	r3, r0
 8002916:	0019      	movs	r1, r3
 8002918:	4b1f      	ldr	r3, [pc, #124]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	227f      	movs	r2, #127	; 0x7f
 8002920:	4013      	ands	r3, r2
 8002922:	434b      	muls	r3, r1
 8002924:	617b      	str	r3, [r7, #20]
        break;
 8002926:	e00d      	b.n	8002944 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	481c      	ldr	r0, [pc, #112]	; (800299c <HAL_RCC_GetSysClockFreq+0xfc>)
 800292c:	f7fd fbfc 	bl	8000128 <__udivsi3>
 8002930:	0003      	movs	r3, r0
 8002932:	0019      	movs	r1, r3
 8002934:	4b18      	ldr	r3, [pc, #96]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	0a1b      	lsrs	r3, r3, #8
 800293a:	227f      	movs	r2, #127	; 0x7f
 800293c:	4013      	ands	r3, r2
 800293e:	434b      	muls	r3, r1
 8002940:	617b      	str	r3, [r7, #20]
        break;
 8002942:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002944:	4b14      	ldr	r3, [pc, #80]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	0f5b      	lsrs	r3, r3, #29
 800294a:	2207      	movs	r2, #7
 800294c:	4013      	ands	r3, r2
 800294e:	3301      	adds	r3, #1
 8002950:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	6978      	ldr	r0, [r7, #20]
 8002956:	f7fd fbe7 	bl	8000128 <__udivsi3>
 800295a:	0003      	movs	r3, r0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	e015      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002960:	4b0d      	ldr	r3, [pc, #52]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	2238      	movs	r2, #56	; 0x38
 8002966:	4013      	ands	r3, r2
 8002968:	2b20      	cmp	r3, #32
 800296a:	d103      	bne.n	8002974 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800296c:	2380      	movs	r3, #128	; 0x80
 800296e:	021b      	lsls	r3, r3, #8
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	e00b      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002974:	4b08      	ldr	r3, [pc, #32]	; (8002998 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	2238      	movs	r2, #56	; 0x38
 800297a:	4013      	ands	r3, r2
 800297c:	2b18      	cmp	r3, #24
 800297e:	d103      	bne.n	8002988 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002980:	23fa      	movs	r3, #250	; 0xfa
 8002982:	01db      	lsls	r3, r3, #7
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	e001      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800298c:	693b      	ldr	r3, [r7, #16]
}
 800298e:	0018      	movs	r0, r3
 8002990:	46bd      	mov	sp, r7
 8002992:	b006      	add	sp, #24
 8002994:	bd80      	pop	{r7, pc}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	40021000 	.word	0x40021000
 800299c:	00f42400 	.word	0x00f42400
 80029a0:	007a1200 	.word	0x007a1200

080029a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a8:	4b02      	ldr	r3, [pc, #8]	; (80029b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80029aa:	681b      	ldr	r3, [r3, #0]
}
 80029ac:	0018      	movs	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	46c0      	nop			; (mov r8, r8)
 80029b4:	20000034 	.word	0x20000034

080029b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b8:	b5b0      	push	{r4, r5, r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80029bc:	f7ff fff2 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029c0:	0004      	movs	r4, r0
 80029c2:	f7ff fb3f 	bl	8002044 <LL_RCC_GetAPB1Prescaler>
 80029c6:	0003      	movs	r3, r0
 80029c8:	0b1a      	lsrs	r2, r3, #12
 80029ca:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029cc:	0092      	lsls	r2, r2, #2
 80029ce:	58d3      	ldr	r3, [r2, r3]
 80029d0:	221f      	movs	r2, #31
 80029d2:	4013      	ands	r3, r2
 80029d4:	40dc      	lsrs	r4, r3
 80029d6:	0023      	movs	r3, r4
}
 80029d8:	0018      	movs	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	bdb0      	pop	{r4, r5, r7, pc}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	08005f08 	.word	0x08005f08

080029e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80029ec:	2313      	movs	r3, #19
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029f4:	2312      	movs	r3, #18
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	2380      	movs	r3, #128	; 0x80
 8002a02:	029b      	lsls	r3, r3, #10
 8002a04:	4013      	ands	r3, r2
 8002a06:	d100      	bne.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002a08:	e0a3      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a0a:	2011      	movs	r0, #17
 8002a0c:	183b      	adds	r3, r7, r0
 8002a0e:	2200      	movs	r2, #0
 8002a10:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a12:	4bc3      	ldr	r3, [pc, #780]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a16:	2380      	movs	r3, #128	; 0x80
 8002a18:	055b      	lsls	r3, r3, #21
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d110      	bne.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a1e:	4bc0      	ldr	r3, [pc, #768]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a22:	4bbf      	ldr	r3, [pc, #764]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a24:	2180      	movs	r1, #128	; 0x80
 8002a26:	0549      	lsls	r1, r1, #21
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a2c:	4bbc      	ldr	r3, [pc, #752]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a30:	2380      	movs	r3, #128	; 0x80
 8002a32:	055b      	lsls	r3, r3, #21
 8002a34:	4013      	ands	r3, r2
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a3a:	183b      	adds	r3, r7, r0
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a40:	4bb8      	ldr	r3, [pc, #736]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4bb7      	ldr	r3, [pc, #732]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a46:	2180      	movs	r1, #128	; 0x80
 8002a48:	0049      	lsls	r1, r1, #1
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a4e:	f7fe fca7 	bl	80013a0 <HAL_GetTick>
 8002a52:	0003      	movs	r3, r0
 8002a54:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a56:	e00b      	b.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a58:	f7fe fca2 	bl	80013a0 <HAL_GetTick>
 8002a5c:	0002      	movs	r2, r0
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d904      	bls.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002a66:	2313      	movs	r3, #19
 8002a68:	18fb      	adds	r3, r7, r3
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	701a      	strb	r2, [r3, #0]
        break;
 8002a6e:	e005      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a70:	4bac      	ldr	r3, [pc, #688]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	4013      	ands	r3, r2
 8002a7a:	d0ed      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002a7c:	2313      	movs	r3, #19
 8002a7e:	18fb      	adds	r3, r7, r3
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d154      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a86:	4ba6      	ldr	r3, [pc, #664]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a8a:	23c0      	movs	r3, #192	; 0xc0
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4013      	ands	r3, r2
 8002a90:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d019      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d014      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002aa2:	4b9f      	ldr	r3, [pc, #636]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	4aa0      	ldr	r2, [pc, #640]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002aac:	4b9c      	ldr	r3, [pc, #624]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ab0:	4b9b      	ldr	r3, [pc, #620]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ab2:	2180      	movs	r1, #128	; 0x80
 8002ab4:	0249      	lsls	r1, r1, #9
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002aba:	4b99      	ldr	r3, [pc, #612]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002abc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002abe:	4b98      	ldr	r3, [pc, #608]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac0:	499a      	ldr	r1, [pc, #616]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002ac2:	400a      	ands	r2, r1
 8002ac4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ac6:	4b96      	ldr	r3, [pc, #600]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d016      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7fe fc64 	bl	80013a0 <HAL_GetTick>
 8002ad8:	0003      	movs	r3, r0
 8002ada:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002adc:	e00c      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ade:	f7fe fc5f 	bl	80013a0 <HAL_GetTick>
 8002ae2:	0002      	movs	r2, r0
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	4a91      	ldr	r2, [pc, #580]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d904      	bls.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002aee:	2313      	movs	r3, #19
 8002af0:	18fb      	adds	r3, r7, r3
 8002af2:	2203      	movs	r2, #3
 8002af4:	701a      	strb	r2, [r3, #0]
            break;
 8002af6:	e004      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002af8:	4b89      	ldr	r3, [pc, #548]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afc:	2202      	movs	r2, #2
 8002afe:	4013      	ands	r3, r2
 8002b00:	d0ed      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002b02:	2313      	movs	r3, #19
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10a      	bne.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b0c:	4b84      	ldr	r3, [pc, #528]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b10:	4a85      	ldr	r2, [pc, #532]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002b12:	4013      	ands	r3, r2
 8002b14:	0019      	movs	r1, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b1a:	4b81      	ldr	r3, [pc, #516]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b20:	e00c      	b.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b22:	2312      	movs	r3, #18
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	2213      	movs	r2, #19
 8002b28:	18ba      	adds	r2, r7, r2
 8002b2a:	7812      	ldrb	r2, [r2, #0]
 8002b2c:	701a      	strb	r2, [r3, #0]
 8002b2e:	e005      	b.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b30:	2312      	movs	r3, #18
 8002b32:	18fb      	adds	r3, r7, r3
 8002b34:	2213      	movs	r2, #19
 8002b36:	18ba      	adds	r2, r7, r2
 8002b38:	7812      	ldrb	r2, [r2, #0]
 8002b3a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b3c:	2311      	movs	r3, #17
 8002b3e:	18fb      	adds	r3, r7, r3
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d105      	bne.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b46:	4b76      	ldr	r3, [pc, #472]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b4a:	4b75      	ldr	r3, [pc, #468]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b4c:	4979      	ldr	r1, [pc, #484]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002b4e:	400a      	ands	r2, r1
 8002b50:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2201      	movs	r2, #1
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d009      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b5c:	4b70      	ldr	r3, [pc, #448]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b60:	2203      	movs	r2, #3
 8002b62:	4393      	bics	r3, r2
 8002b64:	0019      	movs	r1, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4b6d      	ldr	r3, [pc, #436]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2202      	movs	r2, #2
 8002b76:	4013      	ands	r3, r2
 8002b78:	d009      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b7a:	4b69      	ldr	r3, [pc, #420]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b7e:	220c      	movs	r2, #12
 8002b80:	4393      	bics	r3, r2
 8002b82:	0019      	movs	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	4b65      	ldr	r3, [pc, #404]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2210      	movs	r2, #16
 8002b94:	4013      	ands	r3, r2
 8002b96:	d009      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b98:	4b61      	ldr	r3, [pc, #388]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9c:	4a66      	ldr	r2, [pc, #408]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	0019      	movs	r1, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	4b5e      	ldr	r3, [pc, #376]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	2380      	movs	r3, #128	; 0x80
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d009      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bb8:	4b59      	ldr	r3, [pc, #356]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bbc:	4a5f      	ldr	r2, [pc, #380]	; (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699a      	ldr	r2, [r3, #24]
 8002bc6:	4b56      	ldr	r3, [pc, #344]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	2380      	movs	r3, #128	; 0x80
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d009      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bd8:	4b51      	ldr	r3, [pc, #324]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	4a58      	ldr	r2, [pc, #352]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	0019      	movs	r1, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69da      	ldr	r2, [r3, #28]
 8002be6:	4b4e      	ldr	r3, [pc, #312]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002be8:	430a      	orrs	r2, r1
 8002bea:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bf6:	4b4a      	ldr	r3, [pc, #296]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfa:	4a52      	ldr	r2, [pc, #328]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691a      	ldr	r2, [r3, #16]
 8002c04:	4b46      	ldr	r3, [pc, #280]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	01db      	lsls	r3, r3, #7
 8002c12:	4013      	ands	r3, r2
 8002c14:	d015      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c16:	4b42      	ldr	r3, [pc, #264]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	0899      	lsrs	r1, r3, #2
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1a      	ldr	r2, [r3, #32]
 8002c22:	4b3f      	ldr	r3, [pc, #252]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c24:	430a      	orrs	r2, r1
 8002c26:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1a      	ldr	r2, [r3, #32]
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	05db      	lsls	r3, r3, #23
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d106      	bne.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c34:	4b3a      	ldr	r3, [pc, #232]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	4b39      	ldr	r3, [pc, #228]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c3a:	2180      	movs	r1, #128	; 0x80
 8002c3c:	0249      	lsls	r1, r1, #9
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	2380      	movs	r3, #128	; 0x80
 8002c48:	031b      	lsls	r3, r3, #12
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d009      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c4e:	4b34      	ldr	r3, [pc, #208]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c52:	2240      	movs	r2, #64	; 0x40
 8002c54:	4393      	bics	r3, r2
 8002c56:	0019      	movs	r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c5c:	4b30      	ldr	r3, [pc, #192]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	039b      	lsls	r3, r3, #14
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d016      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c6e:	4b2c      	ldr	r3, [pc, #176]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c72:	4a35      	ldr	r2, [pc, #212]	; (8002d48 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	0019      	movs	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c86:	2380      	movs	r3, #128	; 0x80
 8002c88:	03db      	lsls	r3, r3, #15
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d106      	bne.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c8e:	4b24      	ldr	r3, [pc, #144]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	4b23      	ldr	r3, [pc, #140]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c94:	2180      	movs	r1, #128	; 0x80
 8002c96:	0449      	lsls	r1, r1, #17
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	2380      	movs	r3, #128	; 0x80
 8002ca2:	03db      	lsls	r3, r3, #15
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d016      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002ca8:	4b1d      	ldr	r3, [pc, #116]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cac:	4a27      	ldr	r2, [pc, #156]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002cae:	4013      	ands	r3, r2
 8002cb0:	0019      	movs	r1, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb6:	4b1a      	ldr	r3, [pc, #104]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc0:	2380      	movs	r3, #128	; 0x80
 8002cc2:	045b      	lsls	r3, r3, #17
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d106      	bne.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002cc8:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	4b14      	ldr	r3, [pc, #80]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cce:	2180      	movs	r1, #128	; 0x80
 8002cd0:	0449      	lsls	r1, r1, #17
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	2380      	movs	r3, #128	; 0x80
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d016      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002ce2:	4b0f      	ldr	r3, [pc, #60]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce6:	4a1a      	ldr	r2, [pc, #104]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	0019      	movs	r1, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	695a      	ldr	r2, [r3, #20]
 8002cfa:	2380      	movs	r3, #128	; 0x80
 8002cfc:	01db      	lsls	r3, r3, #7
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d106      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d02:	4b07      	ldr	r3, [pc, #28]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d04:	68da      	ldr	r2, [r3, #12]
 8002d06:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d08:	2180      	movs	r1, #128	; 0x80
 8002d0a:	0249      	lsls	r1, r1, #9
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002d10:	2312      	movs	r3, #18
 8002d12:	18fb      	adds	r3, r7, r3
 8002d14:	781b      	ldrb	r3, [r3, #0]
}
 8002d16:	0018      	movs	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b006      	add	sp, #24
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40007000 	.word	0x40007000
 8002d28:	fffffcff 	.word	0xfffffcff
 8002d2c:	fffeffff 	.word	0xfffeffff
 8002d30:	00001388 	.word	0x00001388
 8002d34:	efffffff 	.word	0xefffffff
 8002d38:	fffff3ff 	.word	0xfffff3ff
 8002d3c:	fff3ffff 	.word	0xfff3ffff
 8002d40:	ffcfffff 	.word	0xffcfffff
 8002d44:	ffffcfff 	.word	0xffffcfff
 8002d48:	ffbfffff 	.word	0xffbfffff
 8002d4c:	feffffff 	.word	0xfeffffff
 8002d50:	ffff3fff 	.word	0xffff3fff

08002d54 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d54:	b5b0      	push	{r4, r5, r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d5c:	230f      	movs	r3, #15
 8002d5e:	18fb      	adds	r3, r7, r3
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d100      	bne.n	8002d6c <HAL_RTC_Init+0x18>
 8002d6a:	e08c      	b.n	8002e86 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2229      	movs	r2, #41	; 0x29
 8002d70:	5c9b      	ldrb	r3, [r3, r2]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d10b      	bne.n	8002d90 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2228      	movs	r2, #40	; 0x28
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2288      	movs	r2, #136	; 0x88
 8002d84:	0212      	lsls	r2, r2, #8
 8002d86:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	f7fe f888 	bl	8000ea0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2229      	movs	r2, #41	; 0x29
 8002d94:	2102      	movs	r1, #2
 8002d96:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	2210      	movs	r2, #16
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b10      	cmp	r3, #16
 8002da4:	d062      	beq.n	8002e6c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	22ca      	movs	r2, #202	; 0xca
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2253      	movs	r2, #83	; 0x53
 8002db4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002db6:	250f      	movs	r5, #15
 8002db8:	197c      	adds	r4, r7, r5
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f000 f9cc 	bl	800315a <RTC_EnterInitMode>
 8002dc2:	0003      	movs	r3, r0
 8002dc4:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002dc6:	0028      	movs	r0, r5
 8002dc8:	183b      	adds	r3, r7, r0
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d12c      	bne.n	8002e2a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	492e      	ldr	r1, [pc, #184]	; (8002e94 <HAL_RTC_Init+0x140>)
 8002ddc:	400a      	ands	r2, r1
 8002dde:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6999      	ldr	r1, [r3, #24]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	431a      	orrs	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6912      	ldr	r2, [r2, #16]
 8002e06:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6919      	ldr	r1, [r3, #16]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	041a      	lsls	r2, r3, #16
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002e1c:	183c      	adds	r4, r7, r0
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f000 f9dd 	bl	80031e0 <RTC_ExitInitMode>
 8002e26:	0003      	movs	r3, r0
 8002e28:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002e2a:	230f      	movs	r3, #15
 8002e2c:	18fb      	adds	r3, r7, r3
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d116      	bne.n	8002e62 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	699a      	ldr	r2, [r3, #24]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	00d2      	lsls	r2, r2, #3
 8002e40:	08d2      	lsrs	r2, r2, #3
 8002e42:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6999      	ldr	r1, [r3, #24]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	22ff      	movs	r2, #255	; 0xff
 8002e68:	625a      	str	r2, [r3, #36]	; 0x24
 8002e6a:	e003      	b.n	8002e74 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002e6c:	230f      	movs	r3, #15
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	2200      	movs	r2, #0
 8002e72:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002e74:	230f      	movs	r3, #15
 8002e76:	18fb      	adds	r3, r7, r3
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d103      	bne.n	8002e86 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2229      	movs	r2, #41	; 0x29
 8002e82:	2101      	movs	r1, #1
 8002e84:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002e86:	230f      	movs	r3, #15
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	781b      	ldrb	r3, [r3, #0]
}
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b004      	add	sp, #16
 8002e92:	bdb0      	pop	{r4, r5, r7, pc}
 8002e94:	fb8fffbf 	.word	0xfb8fffbf

08002e98 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e98:	b5b0      	push	{r4, r5, r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2228      	movs	r2, #40	; 0x28
 8002ea8:	5c9b      	ldrb	r3, [r3, r2]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_RTC_SetTime+0x1a>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e092      	b.n	8002fd8 <HAL_RTC_SetTime+0x140>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2228      	movs	r2, #40	; 0x28
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2229      	movs	r2, #41	; 0x29
 8002ebe:	2102      	movs	r1, #2
 8002ec0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	22ca      	movs	r2, #202	; 0xca
 8002ec8:	625a      	str	r2, [r3, #36]	; 0x24
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2253      	movs	r2, #83	; 0x53
 8002ed0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002ed2:	2513      	movs	r5, #19
 8002ed4:	197c      	adds	r4, r7, r5
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f000 f93e 	bl	800315a <RTC_EnterInitMode>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002ee2:	197b      	adds	r3, r7, r5
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d162      	bne.n	8002fb0 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d125      	bne.n	8002f3c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	2240      	movs	r2, #64	; 0x40
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d102      	bne.n	8002f02 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2200      	movs	r2, #0
 8002f00:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	0018      	movs	r0, r3
 8002f08:	f000 f9ae 	bl	8003268 <RTC_ByteToBcd2>
 8002f0c:	0003      	movs	r3, r0
 8002f0e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	785b      	ldrb	r3, [r3, #1]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 f9a7 	bl	8003268 <RTC_ByteToBcd2>
 8002f1a:	0003      	movs	r3, r0
 8002f1c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f1e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	789b      	ldrb	r3, [r3, #2]
 8002f24:	0018      	movs	r0, r3
 8002f26:	f000 f99f 	bl	8003268 <RTC_ByteToBcd2>
 8002f2a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f2c:	0022      	movs	r2, r4
 8002f2e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	78db      	ldrb	r3, [r3, #3]
 8002f34:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f36:	4313      	orrs	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	e017      	b.n	8002f6c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2240      	movs	r2, #64	; 0x40
 8002f44:	4013      	ands	r3, r2
 8002f46:	d102      	bne.n	8002f4e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	785b      	ldrb	r3, [r3, #1]
 8002f58:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f5a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f60:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	78db      	ldrb	r3, [r3, #3]
 8002f66:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	491b      	ldr	r1, [pc, #108]	; (8002fe0 <HAL_RTC_SetTime+0x148>)
 8002f74:	400a      	ands	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4918      	ldr	r1, [pc, #96]	; (8002fe4 <HAL_RTC_SetTime+0x14c>)
 8002f84:	400a      	ands	r2, r1
 8002f86:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6999      	ldr	r1, [r3, #24]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002fa0:	2313      	movs	r3, #19
 8002fa2:	18fc      	adds	r4, r7, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f000 f91a 	bl	80031e0 <RTC_ExitInitMode>
 8002fac:	0003      	movs	r3, r0
 8002fae:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	22ff      	movs	r2, #255	; 0xff
 8002fb6:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8002fb8:	2313      	movs	r3, #19
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d103      	bne.n	8002fca <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2229      	movs	r2, #41	; 0x29
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2228      	movs	r2, #40	; 0x28
 8002fce:	2100      	movs	r1, #0
 8002fd0:	5499      	strb	r1, [r3, r2]

  return status;
 8002fd2:	2313      	movs	r3, #19
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	781b      	ldrb	r3, [r3, #0]
}
 8002fd8:	0018      	movs	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b006      	add	sp, #24
 8002fde:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe0:	007f7f7f 	.word	0x007f7f7f
 8002fe4:	fffbffff 	.word	0xfffbffff

08002fe8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002fe8:	b5b0      	push	{r4, r5, r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2228      	movs	r2, #40	; 0x28
 8002ff8:	5c9b      	ldrb	r3, [r3, r2]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_RTC_SetDate+0x1a>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e07e      	b.n	8003100 <HAL_RTC_SetDate+0x118>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2228      	movs	r2, #40	; 0x28
 8003006:	2101      	movs	r1, #1
 8003008:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2229      	movs	r2, #41	; 0x29
 800300e:	2102      	movs	r1, #2
 8003010:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10e      	bne.n	8003036 <HAL_RTC_SetDate+0x4e>
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	785b      	ldrb	r3, [r3, #1]
 800301c:	001a      	movs	r2, r3
 800301e:	2310      	movs	r3, #16
 8003020:	4013      	ands	r3, r2
 8003022:	d008      	beq.n	8003036 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	785b      	ldrb	r3, [r3, #1]
 8003028:	2210      	movs	r2, #16
 800302a:	4393      	bics	r3, r2
 800302c:	b2db      	uxtb	r3, r3
 800302e:	330a      	adds	r3, #10
 8003030:	b2da      	uxtb	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d11c      	bne.n	8003076 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	78db      	ldrb	r3, [r3, #3]
 8003040:	0018      	movs	r0, r3
 8003042:	f000 f911 	bl	8003268 <RTC_ByteToBcd2>
 8003046:	0003      	movs	r3, r0
 8003048:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	785b      	ldrb	r3, [r3, #1]
 800304e:	0018      	movs	r0, r3
 8003050:	f000 f90a 	bl	8003268 <RTC_ByteToBcd2>
 8003054:	0003      	movs	r3, r0
 8003056:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003058:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	789b      	ldrb	r3, [r3, #2]
 800305e:	0018      	movs	r0, r3
 8003060:	f000 f902 	bl	8003268 <RTC_ByteToBcd2>
 8003064:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003066:	0022      	movs	r2, r4
 8003068:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003070:	4313      	orrs	r3, r2
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	e00e      	b.n	8003094 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	78db      	ldrb	r3, [r3, #3]
 800307a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	785b      	ldrb	r3, [r3, #1]
 8003080:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003082:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003088:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003090:	4313      	orrs	r3, r2
 8003092:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	22ca      	movs	r2, #202	; 0xca
 800309a:	625a      	str	r2, [r3, #36]	; 0x24
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2253      	movs	r2, #83	; 0x53
 80030a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80030a4:	2513      	movs	r5, #19
 80030a6:	197c      	adds	r4, r7, r5
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 f855 	bl	800315a <RTC_EnterInitMode>
 80030b0:	0003      	movs	r3, r0
 80030b2:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80030b4:	0028      	movs	r0, r5
 80030b6:	183b      	adds	r3, r7, r0
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10c      	bne.n	80030d8 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	4910      	ldr	r1, [pc, #64]	; (8003108 <HAL_RTC_SetDate+0x120>)
 80030c6:	400a      	ands	r2, r1
 80030c8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80030ca:	183c      	adds	r4, r7, r0
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	0018      	movs	r0, r3
 80030d0:	f000 f886 	bl	80031e0 <RTC_ExitInitMode>
 80030d4:	0003      	movs	r3, r0
 80030d6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	22ff      	movs	r2, #255	; 0xff
 80030de:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80030e0:	2313      	movs	r3, #19
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d103      	bne.n	80030f2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2229      	movs	r2, #41	; 0x29
 80030ee:	2101      	movs	r1, #1
 80030f0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2228      	movs	r2, #40	; 0x28
 80030f6:	2100      	movs	r1, #0
 80030f8:	5499      	strb	r1, [r3, r2]

  return status;
 80030fa:	2313      	movs	r3, #19
 80030fc:	18fb      	adds	r3, r7, r3
 80030fe:	781b      	ldrb	r3, [r3, #0]
}
 8003100:	0018      	movs	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	b006      	add	sp, #24
 8003106:	bdb0      	pop	{r4, r5, r7, pc}
 8003108:	00ffff3f 	.word	0x00ffff3f

0800310c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	21a0      	movs	r1, #160	; 0xa0
 8003120:	438a      	bics	r2, r1
 8003122:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003124:	f7fe f93c 	bl	80013a0 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800312c:	e00a      	b.n	8003144 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800312e:	f7fe f937 	bl	80013a0 <HAL_GetTick>
 8003132:	0002      	movs	r2, r0
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	1ad2      	subs	r2, r2, r3
 8003138:	23fa      	movs	r3, #250	; 0xfa
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	429a      	cmp	r2, r3
 800313e:	d901      	bls.n	8003144 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e006      	b.n	8003152 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	4013      	ands	r3, r2
 800314e:	d0ee      	beq.n	800312e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	0018      	movs	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	b004      	add	sp, #16
 8003158:	bd80      	pop	{r7, pc}

0800315a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003162:	230f      	movs	r3, #15
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2240      	movs	r2, #64	; 0x40
 8003172:	4013      	ands	r3, r2
 8003174:	d12c      	bne.n	80031d0 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2180      	movs	r1, #128	; 0x80
 8003182:	430a      	orrs	r2, r1
 8003184:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003186:	f7fe f90b 	bl	80013a0 <HAL_GetTick>
 800318a:	0003      	movs	r3, r0
 800318c:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800318e:	e014      	b.n	80031ba <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003190:	f7fe f906 	bl	80013a0 <HAL_GetTick>
 8003194:	0002      	movs	r2, r0
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	1ad2      	subs	r2, r2, r3
 800319a:	200f      	movs	r0, #15
 800319c:	183b      	adds	r3, r7, r0
 800319e:	1839      	adds	r1, r7, r0
 80031a0:	7809      	ldrb	r1, [r1, #0]
 80031a2:	7019      	strb	r1, [r3, #0]
 80031a4:	23fa      	movs	r3, #250	; 0xfa
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d906      	bls.n	80031ba <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80031ac:	183b      	adds	r3, r7, r0
 80031ae:	2203      	movs	r2, #3
 80031b0:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2229      	movs	r2, #41	; 0x29
 80031b6:	2103      	movs	r1, #3
 80031b8:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2240      	movs	r2, #64	; 0x40
 80031c2:	4013      	ands	r3, r2
 80031c4:	d104      	bne.n	80031d0 <RTC_EnterInitMode+0x76>
 80031c6:	230f      	movs	r3, #15
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d1df      	bne.n	8003190 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80031d0:	230f      	movs	r3, #15
 80031d2:	18fb      	adds	r3, r7, r3
 80031d4:	781b      	ldrb	r3, [r3, #0]
}
 80031d6:	0018      	movs	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	b004      	add	sp, #16
 80031dc:	bd80      	pop	{r7, pc}
	...

080031e0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80031e0:	b590      	push	{r4, r7, lr}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e8:	240f      	movs	r4, #15
 80031ea:	193b      	adds	r3, r7, r4
 80031ec:	2200      	movs	r2, #0
 80031ee:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80031f0:	4b1c      	ldr	r3, [pc, #112]	; (8003264 <RTC_ExitInitMode+0x84>)
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	4b1b      	ldr	r3, [pc, #108]	; (8003264 <RTC_ExitInitMode+0x84>)
 80031f6:	2180      	movs	r1, #128	; 0x80
 80031f8:	438a      	bics	r2, r1
 80031fa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <RTC_ExitInitMode+0x84>)
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	2220      	movs	r2, #32
 8003202:	4013      	ands	r3, r2
 8003204:	d10d      	bne.n	8003222 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	0018      	movs	r0, r3
 800320a:	f7ff ff7f 	bl	800310c <HAL_RTC_WaitForSynchro>
 800320e:	1e03      	subs	r3, r0, #0
 8003210:	d021      	beq.n	8003256 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2229      	movs	r2, #41	; 0x29
 8003216:	2103      	movs	r1, #3
 8003218:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800321a:	193b      	adds	r3, r7, r4
 800321c:	2203      	movs	r2, #3
 800321e:	701a      	strb	r2, [r3, #0]
 8003220:	e019      	b.n	8003256 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003222:	4b10      	ldr	r3, [pc, #64]	; (8003264 <RTC_ExitInitMode+0x84>)
 8003224:	699a      	ldr	r2, [r3, #24]
 8003226:	4b0f      	ldr	r3, [pc, #60]	; (8003264 <RTC_ExitInitMode+0x84>)
 8003228:	2120      	movs	r1, #32
 800322a:	438a      	bics	r2, r1
 800322c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	0018      	movs	r0, r3
 8003232:	f7ff ff6b 	bl	800310c <HAL_RTC_WaitForSynchro>
 8003236:	1e03      	subs	r3, r0, #0
 8003238:	d007      	beq.n	800324a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2229      	movs	r2, #41	; 0x29
 800323e:	2103      	movs	r1, #3
 8003240:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003242:	230f      	movs	r3, #15
 8003244:	18fb      	adds	r3, r7, r3
 8003246:	2203      	movs	r2, #3
 8003248:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800324a:	4b06      	ldr	r3, [pc, #24]	; (8003264 <RTC_ExitInitMode+0x84>)
 800324c:	699a      	ldr	r2, [r3, #24]
 800324e:	4b05      	ldr	r3, [pc, #20]	; (8003264 <RTC_ExitInitMode+0x84>)
 8003250:	2120      	movs	r1, #32
 8003252:	430a      	orrs	r2, r1
 8003254:	619a      	str	r2, [r3, #24]
  }

  return status;
 8003256:	230f      	movs	r3, #15
 8003258:	18fb      	adds	r3, r7, r3
 800325a:	781b      	ldrb	r3, [r3, #0]
}
 800325c:	0018      	movs	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	b005      	add	sp, #20
 8003262:	bd90      	pop	{r4, r7, pc}
 8003264:	40002800 	.word	0x40002800

08003268 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	0002      	movs	r2, r0
 8003270:	1dfb      	adds	r3, r7, #7
 8003272:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003278:	230b      	movs	r3, #11
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	1dfa      	adds	r2, r7, #7
 800327e:	7812      	ldrb	r2, [r2, #0]
 8003280:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003282:	e008      	b.n	8003296 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	3301      	adds	r3, #1
 8003288:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800328a:	220b      	movs	r2, #11
 800328c:	18bb      	adds	r3, r7, r2
 800328e:	18ba      	adds	r2, r7, r2
 8003290:	7812      	ldrb	r2, [r2, #0]
 8003292:	3a0a      	subs	r2, #10
 8003294:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003296:	210b      	movs	r1, #11
 8003298:	187b      	adds	r3, r7, r1
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b09      	cmp	r3, #9
 800329e:	d8f1      	bhi.n	8003284 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	187b      	adds	r3, r7, r1
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	b2db      	uxtb	r3, r3
}
 80032b0:	0018      	movs	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	b004      	add	sp, #16
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2228      	movs	r2, #40	; 0x28
 80032c8:	5c9b      	ldrb	r3, [r3, r2]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d101      	bne.n	80032d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80032ce:	2302      	movs	r3, #2
 80032d0:	e082      	b.n	80033d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2228      	movs	r2, #40	; 0x28
 80032d6:	2101      	movs	r1, #1
 80032d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2229      	movs	r2, #41	; 0x29
 80032de:	2102      	movs	r1, #2
 80032e0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	22ca      	movs	r2, #202	; 0xca
 80032e8:	625a      	str	r2, [r3, #36]	; 0x24
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2253      	movs	r2, #83	; 0x53
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699a      	ldr	r2, [r3, #24]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4938      	ldr	r1, [pc, #224]	; (80033e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 80032fe:	400a      	ands	r2, r1
 8003300:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2104      	movs	r1, #4
 800330e:	430a      	orrs	r2, r1
 8003310:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003312:	4b34      	ldr	r3, [pc, #208]	; (80033e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	2240      	movs	r2, #64	; 0x40
 8003318:	4013      	ands	r3, r2
 800331a:	d121      	bne.n	8003360 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 800331c:	f7fe f840 	bl	80013a0 <HAL_GetTick>
 8003320:	0003      	movs	r3, r0
 8003322:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003324:	e016      	b.n	8003354 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003326:	f7fe f83b 	bl	80013a0 <HAL_GetTick>
 800332a:	0002      	movs	r2, r0
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	1ad2      	subs	r2, r2, r3
 8003330:	23fa      	movs	r3, #250	; 0xfa
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	429a      	cmp	r2, r3
 8003336:	d90d      	bls.n	8003354 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	22ff      	movs	r2, #255	; 0xff
 800333e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2229      	movs	r2, #41	; 0x29
 8003344:	2103      	movs	r1, #3
 8003346:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2228      	movs	r2, #40	; 0x28
 800334c:	2100      	movs	r1, #0
 800334e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e041      	b.n	80033d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	2204      	movs	r2, #4
 800335c:	4013      	ands	r3, r2
 800335e:	d0e2      	beq.n	8003326 <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699a      	ldr	r2, [r3, #24]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2107      	movs	r1, #7
 8003374:	438a      	bics	r2, r1
 8003376:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6999      	ldr	r1, [r3, #24]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	430a      	orrs	r2, r1
 8003386:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003388:	4a17      	ldr	r2, [pc, #92]	; (80033e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800338a:	2380      	movs	r3, #128	; 0x80
 800338c:	58d3      	ldr	r3, [r2, r3]
 800338e:	4916      	ldr	r1, [pc, #88]	; (80033e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8003390:	2280      	movs	r2, #128	; 0x80
 8003392:	0312      	lsls	r2, r2, #12
 8003394:	4313      	orrs	r3, r2
 8003396:	2280      	movs	r2, #128	; 0x80
 8003398:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699a      	ldr	r2, [r3, #24]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2180      	movs	r1, #128	; 0x80
 80033a6:	01c9      	lsls	r1, r1, #7
 80033a8:	430a      	orrs	r2, r1
 80033aa:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2180      	movs	r1, #128	; 0x80
 80033b8:	00c9      	lsls	r1, r1, #3
 80033ba:	430a      	orrs	r2, r1
 80033bc:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	22ff      	movs	r2, #255	; 0xff
 80033c4:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2229      	movs	r2, #41	; 0x29
 80033ca:	2101      	movs	r1, #1
 80033cc:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2228      	movs	r2, #40	; 0x28
 80033d2:	2100      	movs	r1, #0
 80033d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b006      	add	sp, #24
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	fffffbff 	.word	0xfffffbff
 80033e4:	40002800 	.word	0x40002800
 80033e8:	40021800 	.word	0x40021800

080033ec <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033fa:	2204      	movs	r2, #4
 80033fc:	4013      	ands	r3, r2
 80033fe:	d00b      	beq.n	8003418 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2104      	movs	r1, #4
 800340c:	430a      	orrs	r2, r1
 800340e:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	0018      	movs	r0, r3
 8003414:	f000 f808 	bl	8003428 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2229      	movs	r2, #41	; 0x29
 800341c:	2101      	movs	r1, #1
 800341e:	5499      	strb	r1, [r3, r2]
}
 8003420:	46c0      	nop			; (mov r8, r8)
 8003422:	46bd      	mov	sp, r7
 8003424:	b002      	add	sp, #8
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003430:	46c0      	nop			; (mov r8, r8)
 8003432:	46bd      	mov	sp, r7
 8003434:	b002      	add	sp, #8
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e04a      	b.n	80034e0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	223d      	movs	r2, #61	; 0x3d
 800344e:	5c9b      	ldrb	r3, [r3, r2]
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d107      	bne.n	8003466 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	223c      	movs	r2, #60	; 0x3c
 800345a:	2100      	movs	r1, #0
 800345c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	0018      	movs	r0, r3
 8003462:	f7fd fd63 	bl	8000f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	223d      	movs	r2, #61	; 0x3d
 800346a:	2102      	movs	r1, #2
 800346c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3304      	adds	r3, #4
 8003476:	0019      	movs	r1, r3
 8003478:	0010      	movs	r0, r2
 800347a:	f000 fa11 	bl	80038a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2248      	movs	r2, #72	; 0x48
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	223e      	movs	r2, #62	; 0x3e
 800348a:	2101      	movs	r1, #1
 800348c:	5499      	strb	r1, [r3, r2]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	223f      	movs	r2, #63	; 0x3f
 8003492:	2101      	movs	r1, #1
 8003494:	5499      	strb	r1, [r3, r2]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2240      	movs	r2, #64	; 0x40
 800349a:	2101      	movs	r1, #1
 800349c:	5499      	strb	r1, [r3, r2]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2241      	movs	r2, #65	; 0x41
 80034a2:	2101      	movs	r1, #1
 80034a4:	5499      	strb	r1, [r3, r2]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2242      	movs	r2, #66	; 0x42
 80034aa:	2101      	movs	r1, #1
 80034ac:	5499      	strb	r1, [r3, r2]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2243      	movs	r2, #67	; 0x43
 80034b2:	2101      	movs	r1, #1
 80034b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2244      	movs	r2, #68	; 0x44
 80034ba:	2101      	movs	r1, #1
 80034bc:	5499      	strb	r1, [r3, r2]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2245      	movs	r2, #69	; 0x45
 80034c2:	2101      	movs	r1, #1
 80034c4:	5499      	strb	r1, [r3, r2]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2246      	movs	r2, #70	; 0x46
 80034ca:	2101      	movs	r1, #1
 80034cc:	5499      	strb	r1, [r3, r2]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2247      	movs	r2, #71	; 0x47
 80034d2:	2101      	movs	r1, #1
 80034d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	223d      	movs	r2, #61	; 0x3d
 80034da:	2101      	movs	r1, #1
 80034dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b002      	add	sp, #8
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	223d      	movs	r2, #61	; 0x3d
 80034f4:	5c9b      	ldrb	r3, [r3, r2]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d001      	beq.n	8003500 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e042      	b.n	8003586 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	223d      	movs	r2, #61	; 0x3d
 8003504:	2102      	movs	r1, #2
 8003506:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2101      	movs	r1, #1
 8003514:	430a      	orrs	r2, r1
 8003516:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1c      	ldr	r2, [pc, #112]	; (8003590 <HAL_TIM_Base_Start_IT+0xa8>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00f      	beq.n	8003542 <HAL_TIM_Base_Start_IT+0x5a>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	2380      	movs	r3, #128	; 0x80
 8003528:	05db      	lsls	r3, r3, #23
 800352a:	429a      	cmp	r2, r3
 800352c:	d009      	beq.n	8003542 <HAL_TIM_Base_Start_IT+0x5a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a18      	ldr	r2, [pc, #96]	; (8003594 <HAL_TIM_Base_Start_IT+0xac>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d004      	beq.n	8003542 <HAL_TIM_Base_Start_IT+0x5a>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a16      	ldr	r2, [pc, #88]	; (8003598 <HAL_TIM_Base_Start_IT+0xb0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d116      	bne.n	8003570 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	4a14      	ldr	r2, [pc, #80]	; (800359c <HAL_TIM_Base_Start_IT+0xb4>)
 800354a:	4013      	ands	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b06      	cmp	r3, #6
 8003552:	d016      	beq.n	8003582 <HAL_TIM_Base_Start_IT+0x9a>
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	2380      	movs	r3, #128	; 0x80
 8003558:	025b      	lsls	r3, r3, #9
 800355a:	429a      	cmp	r2, r3
 800355c:	d011      	beq.n	8003582 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2101      	movs	r1, #1
 800356a:	430a      	orrs	r2, r1
 800356c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800356e:	e008      	b.n	8003582 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2101      	movs	r1, #1
 800357c:	430a      	orrs	r2, r1
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	e000      	b.n	8003584 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003582:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b004      	add	sp, #16
 800358c:	bd80      	pop	{r7, pc}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	40012c00 	.word	0x40012c00
 8003594:	40000400 	.word	0x40000400
 8003598:	40014000 	.word	0x40014000
 800359c:	00010007 	.word	0x00010007

080035a0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2101      	movs	r1, #1
 80035b4:	438a      	bics	r2, r1
 80035b6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	4a0d      	ldr	r2, [pc, #52]	; (80035f4 <HAL_TIM_Base_Stop_IT+0x54>)
 80035c0:	4013      	ands	r3, r2
 80035c2:	d10d      	bne.n	80035e0 <HAL_TIM_Base_Stop_IT+0x40>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	4a0b      	ldr	r2, [pc, #44]	; (80035f8 <HAL_TIM_Base_Stop_IT+0x58>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	d107      	bne.n	80035e0 <HAL_TIM_Base_Stop_IT+0x40>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2101      	movs	r1, #1
 80035dc:	438a      	bics	r2, r1
 80035de:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	223d      	movs	r2, #61	; 0x3d
 80035e4:	2101      	movs	r1, #1
 80035e6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	0018      	movs	r0, r3
 80035ec:	46bd      	mov	sp, r7
 80035ee:	b002      	add	sp, #8
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	00001111 	.word	0x00001111
 80035f8:	00000444 	.word	0x00000444

080035fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	2202      	movs	r2, #2
 800360c:	4013      	ands	r3, r2
 800360e:	2b02      	cmp	r3, #2
 8003610:	d124      	bne.n	800365c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	2202      	movs	r2, #2
 800361a:	4013      	ands	r3, r2
 800361c:	2b02      	cmp	r3, #2
 800361e:	d11d      	bne.n	800365c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2203      	movs	r2, #3
 8003626:	4252      	negs	r2, r2
 8003628:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	2203      	movs	r2, #3
 8003638:	4013      	ands	r3, r2
 800363a:	d004      	beq.n	8003646 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	0018      	movs	r0, r3
 8003640:	f000 f916 	bl	8003870 <HAL_TIM_IC_CaptureCallback>
 8003644:	e007      	b.n	8003656 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	0018      	movs	r0, r3
 800364a:	f000 f909 	bl	8003860 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	0018      	movs	r0, r3
 8003652:	f000 f915 	bl	8003880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	2204      	movs	r2, #4
 8003664:	4013      	ands	r3, r2
 8003666:	2b04      	cmp	r3, #4
 8003668:	d125      	bne.n	80036b6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	2204      	movs	r2, #4
 8003672:	4013      	ands	r3, r2
 8003674:	2b04      	cmp	r3, #4
 8003676:	d11e      	bne.n	80036b6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2205      	movs	r2, #5
 800367e:	4252      	negs	r2, r2
 8003680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2202      	movs	r2, #2
 8003686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	699a      	ldr	r2, [r3, #24]
 800368e:	23c0      	movs	r3, #192	; 0xc0
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	4013      	ands	r3, r2
 8003694:	d004      	beq.n	80036a0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	0018      	movs	r0, r3
 800369a:	f000 f8e9 	bl	8003870 <HAL_TIM_IC_CaptureCallback>
 800369e:	e007      	b.n	80036b0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	0018      	movs	r0, r3
 80036a4:	f000 f8dc 	bl	8003860 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	0018      	movs	r0, r3
 80036ac:	f000 f8e8 	bl	8003880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	2208      	movs	r2, #8
 80036be:	4013      	ands	r3, r2
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d124      	bne.n	800370e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	2208      	movs	r2, #8
 80036cc:	4013      	ands	r3, r2
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d11d      	bne.n	800370e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2209      	movs	r2, #9
 80036d8:	4252      	negs	r2, r2
 80036da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2204      	movs	r2, #4
 80036e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	69db      	ldr	r3, [r3, #28]
 80036e8:	2203      	movs	r2, #3
 80036ea:	4013      	ands	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	0018      	movs	r0, r3
 80036f2:	f000 f8bd 	bl	8003870 <HAL_TIM_IC_CaptureCallback>
 80036f6:	e007      	b.n	8003708 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	0018      	movs	r0, r3
 80036fc:	f000 f8b0 	bl	8003860 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	0018      	movs	r0, r3
 8003704:	f000 f8bc 	bl	8003880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	2210      	movs	r2, #16
 8003716:	4013      	ands	r3, r2
 8003718:	2b10      	cmp	r3, #16
 800371a:	d125      	bne.n	8003768 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	2210      	movs	r2, #16
 8003724:	4013      	ands	r3, r2
 8003726:	2b10      	cmp	r3, #16
 8003728:	d11e      	bne.n	8003768 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2211      	movs	r2, #17
 8003730:	4252      	negs	r2, r2
 8003732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2208      	movs	r2, #8
 8003738:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69da      	ldr	r2, [r3, #28]
 8003740:	23c0      	movs	r3, #192	; 0xc0
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4013      	ands	r3, r2
 8003746:	d004      	beq.n	8003752 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	0018      	movs	r0, r3
 800374c:	f000 f890 	bl	8003870 <HAL_TIM_IC_CaptureCallback>
 8003750:	e007      	b.n	8003762 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	0018      	movs	r0, r3
 8003756:	f000 f883 	bl	8003860 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	0018      	movs	r0, r3
 800375e:	f000 f88f 	bl	8003880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	2201      	movs	r2, #1
 8003770:	4013      	ands	r3, r2
 8003772:	2b01      	cmp	r3, #1
 8003774:	d10f      	bne.n	8003796 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	2201      	movs	r2, #1
 800377e:	4013      	ands	r3, r2
 8003780:	2b01      	cmp	r3, #1
 8003782:	d108      	bne.n	8003796 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2202      	movs	r2, #2
 800378a:	4252      	negs	r2, r2
 800378c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	0018      	movs	r0, r3
 8003792:	f7fd fb3f 	bl	8000e14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	2280      	movs	r2, #128	; 0x80
 800379e:	4013      	ands	r3, r2
 80037a0:	2b80      	cmp	r3, #128	; 0x80
 80037a2:	d10f      	bne.n	80037c4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	2280      	movs	r2, #128	; 0x80
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b80      	cmp	r3, #128	; 0x80
 80037b0:	d108      	bne.n	80037c4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2281      	movs	r2, #129	; 0x81
 80037b8:	4252      	negs	r2, r2
 80037ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	0018      	movs	r0, r3
 80037c0:	f000 f964 	bl	8003a8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	691a      	ldr	r2, [r3, #16]
 80037ca:	2380      	movs	r3, #128	; 0x80
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	401a      	ands	r2, r3
 80037d0:	2380      	movs	r3, #128	; 0x80
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d10e      	bne.n	80037f6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2280      	movs	r2, #128	; 0x80
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b80      	cmp	r3, #128	; 0x80
 80037e4:	d107      	bne.n	80037f6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a1c      	ldr	r2, [pc, #112]	; (800385c <HAL_TIM_IRQHandler+0x260>)
 80037ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	0018      	movs	r0, r3
 80037f2:	f000 f953 	bl	8003a9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2240      	movs	r2, #64	; 0x40
 80037fe:	4013      	ands	r3, r2
 8003800:	2b40      	cmp	r3, #64	; 0x40
 8003802:	d10f      	bne.n	8003824 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	2240      	movs	r2, #64	; 0x40
 800380c:	4013      	ands	r3, r2
 800380e:	2b40      	cmp	r3, #64	; 0x40
 8003810:	d108      	bne.n	8003824 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2241      	movs	r2, #65	; 0x41
 8003818:	4252      	negs	r2, r2
 800381a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	0018      	movs	r0, r3
 8003820:	f000 f836 	bl	8003890 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	2220      	movs	r2, #32
 800382c:	4013      	ands	r3, r2
 800382e:	2b20      	cmp	r3, #32
 8003830:	d10f      	bne.n	8003852 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	2220      	movs	r2, #32
 800383a:	4013      	ands	r3, r2
 800383c:	2b20      	cmp	r3, #32
 800383e:	d108      	bne.n	8003852 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2221      	movs	r2, #33	; 0x21
 8003846:	4252      	negs	r2, r2
 8003848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	0018      	movs	r0, r3
 800384e:	f000 f915 	bl	8003a7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46bd      	mov	sp, r7
 8003856:	b002      	add	sp, #8
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	fffffeff 	.word	0xfffffeff

08003860 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003868:	46c0      	nop			; (mov r8, r8)
 800386a:	46bd      	mov	sp, r7
 800386c:	b002      	add	sp, #8
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003878:	46c0      	nop			; (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003888:	46c0      	nop			; (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b002      	add	sp, #8
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003898:	46c0      	nop			; (mov r8, r8)
 800389a:	46bd      	mov	sp, r7
 800389c:	b002      	add	sp, #8
 800389e:	bd80      	pop	{r7, pc}

080038a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a34      	ldr	r2, [pc, #208]	; (8003984 <TIM_Base_SetConfig+0xe4>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d008      	beq.n	80038ca <TIM_Base_SetConfig+0x2a>
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	2380      	movs	r3, #128	; 0x80
 80038bc:	05db      	lsls	r3, r3, #23
 80038be:	429a      	cmp	r2, r3
 80038c0:	d003      	beq.n	80038ca <TIM_Base_SetConfig+0x2a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a30      	ldr	r2, [pc, #192]	; (8003988 <TIM_Base_SetConfig+0xe8>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d108      	bne.n	80038dc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2270      	movs	r2, #112	; 0x70
 80038ce:	4393      	bics	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4313      	orrs	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a29      	ldr	r2, [pc, #164]	; (8003984 <TIM_Base_SetConfig+0xe4>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d018      	beq.n	8003916 <TIM_Base_SetConfig+0x76>
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	2380      	movs	r3, #128	; 0x80
 80038e8:	05db      	lsls	r3, r3, #23
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d013      	beq.n	8003916 <TIM_Base_SetConfig+0x76>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a25      	ldr	r2, [pc, #148]	; (8003988 <TIM_Base_SetConfig+0xe8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d00f      	beq.n	8003916 <TIM_Base_SetConfig+0x76>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a24      	ldr	r2, [pc, #144]	; (800398c <TIM_Base_SetConfig+0xec>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d00b      	beq.n	8003916 <TIM_Base_SetConfig+0x76>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a23      	ldr	r2, [pc, #140]	; (8003990 <TIM_Base_SetConfig+0xf0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d007      	beq.n	8003916 <TIM_Base_SetConfig+0x76>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a22      	ldr	r2, [pc, #136]	; (8003994 <TIM_Base_SetConfig+0xf4>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d003      	beq.n	8003916 <TIM_Base_SetConfig+0x76>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a21      	ldr	r2, [pc, #132]	; (8003998 <TIM_Base_SetConfig+0xf8>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d108      	bne.n	8003928 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	4a20      	ldr	r2, [pc, #128]	; (800399c <TIM_Base_SetConfig+0xfc>)
 800391a:	4013      	ands	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2280      	movs	r2, #128	; 0x80
 800392c:	4393      	bics	r3, r2
 800392e:	001a      	movs	r2, r3
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	4313      	orrs	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	689a      	ldr	r2, [r3, #8]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a0c      	ldr	r2, [pc, #48]	; (8003984 <TIM_Base_SetConfig+0xe4>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d00b      	beq.n	800396e <TIM_Base_SetConfig+0xce>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a0d      	ldr	r2, [pc, #52]	; (8003990 <TIM_Base_SetConfig+0xf0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d007      	beq.n	800396e <TIM_Base_SetConfig+0xce>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a0c      	ldr	r2, [pc, #48]	; (8003994 <TIM_Base_SetConfig+0xf4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d003      	beq.n	800396e <TIM_Base_SetConfig+0xce>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a0b      	ldr	r2, [pc, #44]	; (8003998 <TIM_Base_SetConfig+0xf8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d103      	bne.n	8003976 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	691a      	ldr	r2, [r3, #16]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	615a      	str	r2, [r3, #20]
}
 800397c:	46c0      	nop			; (mov r8, r8)
 800397e:	46bd      	mov	sp, r7
 8003980:	b004      	add	sp, #16
 8003982:	bd80      	pop	{r7, pc}
 8003984:	40012c00 	.word	0x40012c00
 8003988:	40000400 	.word	0x40000400
 800398c:	40002000 	.word	0x40002000
 8003990:	40014000 	.word	0x40014000
 8003994:	40014400 	.word	0x40014400
 8003998:	40014800 	.word	0x40014800
 800399c:	fffffcff 	.word	0xfffffcff

080039a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	223c      	movs	r2, #60	; 0x3c
 80039ae:	5c9b      	ldrb	r3, [r3, r2]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e055      	b.n	8003a64 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	223c      	movs	r2, #60	; 0x3c
 80039bc:	2101      	movs	r1, #1
 80039be:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	223d      	movs	r2, #61	; 0x3d
 80039c4:	2102      	movs	r1, #2
 80039c6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a23      	ldr	r2, [pc, #140]	; (8003a6c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d108      	bne.n	80039f4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4a22      	ldr	r2, [pc, #136]	; (8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2270      	movs	r2, #112	; 0x70
 80039f8:	4393      	bics	r3, r2
 80039fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a16      	ldr	r2, [pc, #88]	; (8003a6c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d00f      	beq.n	8003a38 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	2380      	movs	r3, #128	; 0x80
 8003a1e:	05db      	lsls	r3, r3, #23
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d009      	beq.n	8003a38 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a12      	ldr	r2, [pc, #72]	; (8003a74 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d004      	beq.n	8003a38 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a11      	ldr	r2, [pc, #68]	; (8003a78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d10c      	bne.n	8003a52 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2280      	movs	r2, #128	; 0x80
 8003a3c:	4393      	bics	r3, r2
 8003a3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68ba      	ldr	r2, [r7, #8]
 8003a50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	223d      	movs	r2, #61	; 0x3d
 8003a56:	2101      	movs	r1, #1
 8003a58:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	223c      	movs	r2, #60	; 0x3c
 8003a5e:	2100      	movs	r1, #0
 8003a60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	0018      	movs	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b004      	add	sp, #16
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40012c00 	.word	0x40012c00
 8003a70:	ff0fffff 	.word	0xff0fffff
 8003a74:	40000400 	.word	0x40000400
 8003a78:	40014000 	.word	0x40014000

08003a7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a84:	46c0      	nop			; (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b002      	add	sp, #8
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a94:	46c0      	nop			; (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b002      	add	sp, #8
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	b002      	add	sp, #8
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e046      	b.n	8003b4c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2288      	movs	r2, #136	; 0x88
 8003ac2:	589b      	ldr	r3, [r3, r2]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d107      	bne.n	8003ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2284      	movs	r2, #132	; 0x84
 8003acc:	2100      	movs	r1, #0
 8003ace:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f7fd fa50 	bl	8000f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2288      	movs	r2, #136	; 0x88
 8003adc:	2124      	movs	r1, #36	; 0x24
 8003ade:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2101      	movs	r1, #1
 8003aec:	438a      	bics	r2, r1
 8003aee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	0018      	movs	r0, r3
 8003af4:	f000 fc12 	bl	800431c <UART_SetConfig>
 8003af8:	0003      	movs	r3, r0
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e024      	b.n	8003b4c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f000 fec3 	bl	8004898 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	490d      	ldr	r1, [pc, #52]	; (8003b54 <HAL_UART_Init+0xa8>)
 8003b1e:	400a      	ands	r2, r1
 8003b20:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	212a      	movs	r1, #42	; 0x2a
 8003b2e:	438a      	bics	r2, r1
 8003b30:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	0018      	movs	r0, r3
 8003b46:	f000 ff5b 	bl	8004a00 <UART_CheckIdleState>
 8003b4a:	0003      	movs	r3, r0
}
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b002      	add	sp, #8
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	ffffb7ff 	.word	0xffffb7ff

08003b58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08a      	sub	sp, #40	; 0x28
 8003b5c:	af02      	add	r7, sp, #8
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	1dbb      	adds	r3, r7, #6
 8003b66:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2288      	movs	r2, #136	; 0x88
 8003b6c:	589b      	ldr	r3, [r3, r2]
 8003b6e:	2b20      	cmp	r3, #32
 8003b70:	d000      	beq.n	8003b74 <HAL_UART_Transmit+0x1c>
 8003b72:	e088      	b.n	8003c86 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_UART_Transmit+0x2a>
 8003b7a:	1dbb      	adds	r3, r7, #6
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e080      	b.n	8003c88 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689a      	ldr	r2, [r3, #8]
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	015b      	lsls	r3, r3, #5
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d109      	bne.n	8003ba6 <HAL_UART_Transmit+0x4e>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d105      	bne.n	8003ba6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d001      	beq.n	8003ba6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e070      	b.n	8003c88 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2290      	movs	r2, #144	; 0x90
 8003baa:	2100      	movs	r1, #0
 8003bac:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2288      	movs	r2, #136	; 0x88
 8003bb2:	2121      	movs	r1, #33	; 0x21
 8003bb4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bb6:	f7fd fbf3 	bl	80013a0 <HAL_GetTick>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	1dba      	adds	r2, r7, #6
 8003bc2:	2154      	movs	r1, #84	; 0x54
 8003bc4:	8812      	ldrh	r2, [r2, #0]
 8003bc6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	1dba      	adds	r2, r7, #6
 8003bcc:	2156      	movs	r1, #86	; 0x56
 8003bce:	8812      	ldrh	r2, [r2, #0]
 8003bd0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	2380      	movs	r3, #128	; 0x80
 8003bd8:	015b      	lsls	r3, r3, #5
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d108      	bne.n	8003bf0 <HAL_UART_Transmit+0x98>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d104      	bne.n	8003bf0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	61bb      	str	r3, [r7, #24]
 8003bee:	e003      	b.n	8003bf8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bf8:	e02c      	b.n	8003c54 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	0013      	movs	r3, r2
 8003c04:	2200      	movs	r2, #0
 8003c06:	2180      	movs	r1, #128	; 0x80
 8003c08:	f000 ff48 	bl	8004a9c <UART_WaitOnFlagUntilTimeout>
 8003c0c:	1e03      	subs	r3, r0, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e039      	b.n	8003c88 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10b      	bne.n	8003c32 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	001a      	movs	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	05d2      	lsls	r2, r2, #23
 8003c26:	0dd2      	lsrs	r2, r2, #23
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	3302      	adds	r3, #2
 8003c2e:	61bb      	str	r3, [r7, #24]
 8003c30:	e007      	b.n	8003c42 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	781a      	ldrb	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2256      	movs	r2, #86	; 0x56
 8003c46:	5a9b      	ldrh	r3, [r3, r2]
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	b299      	uxth	r1, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2256      	movs	r2, #86	; 0x56
 8003c52:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2256      	movs	r2, #86	; 0x56
 8003c58:	5a9b      	ldrh	r3, [r3, r2]
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1cc      	bne.n	8003bfa <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	0013      	movs	r3, r2
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2140      	movs	r1, #64	; 0x40
 8003c6e:	f000 ff15 	bl	8004a9c <UART_WaitOnFlagUntilTimeout>
 8003c72:	1e03      	subs	r3, r0, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e006      	b.n	8003c88 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2288      	movs	r2, #136	; 0x88
 8003c7e:	2120      	movs	r1, #32
 8003c80:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	e000      	b.n	8003c88 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8003c86:	2302      	movs	r3, #2
  }
}
 8003c88:	0018      	movs	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b008      	add	sp, #32
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c90:	b5b0      	push	{r4, r5, r7, lr}
 8003c92:	b0aa      	sub	sp, #168	; 0xa8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	22a4      	movs	r2, #164	; 0xa4
 8003ca0:	18b9      	adds	r1, r7, r2
 8003ca2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	20a0      	movs	r0, #160	; 0xa0
 8003cac:	1839      	adds	r1, r7, r0
 8003cae:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	249c      	movs	r4, #156	; 0x9c
 8003cb8:	1939      	adds	r1, r7, r4
 8003cba:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cbc:	0011      	movs	r1, r2
 8003cbe:	18bb      	adds	r3, r7, r2
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4aa2      	ldr	r2, [pc, #648]	; (8003f4c <HAL_UART_IRQHandler+0x2bc>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2298      	movs	r2, #152	; 0x98
 8003cc8:	18bd      	adds	r5, r7, r2
 8003cca:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003ccc:	18bb      	adds	r3, r7, r2
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d11a      	bne.n	8003d0a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003cd4:	187b      	adds	r3, r7, r1
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	4013      	ands	r3, r2
 8003cdc:	d015      	beq.n	8003d0a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003cde:	183b      	adds	r3, r7, r0
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	d105      	bne.n	8003cf4 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003ce8:	193b      	adds	r3, r7, r4
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	2380      	movs	r3, #128	; 0x80
 8003cee:	055b      	lsls	r3, r3, #21
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d00a      	beq.n	8003d0a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d100      	bne.n	8003cfe <HAL_UART_IRQHandler+0x6e>
 8003cfc:	e2dc      	b.n	80042b8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	0010      	movs	r0, r2
 8003d06:	4798      	blx	r3
      }
      return;
 8003d08:	e2d6      	b.n	80042b8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003d0a:	2398      	movs	r3, #152	; 0x98
 8003d0c:	18fb      	adds	r3, r7, r3
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d100      	bne.n	8003d16 <HAL_UART_IRQHandler+0x86>
 8003d14:	e122      	b.n	8003f5c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003d16:	239c      	movs	r3, #156	; 0x9c
 8003d18:	18fb      	adds	r3, r7, r3
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a8c      	ldr	r2, [pc, #560]	; (8003f50 <HAL_UART_IRQHandler+0x2c0>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	d106      	bne.n	8003d30 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003d22:	23a0      	movs	r3, #160	; 0xa0
 8003d24:	18fb      	adds	r3, r7, r3
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a8a      	ldr	r2, [pc, #552]	; (8003f54 <HAL_UART_IRQHandler+0x2c4>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d100      	bne.n	8003d30 <HAL_UART_IRQHandler+0xa0>
 8003d2e:	e115      	b.n	8003f5c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d30:	23a4      	movs	r3, #164	; 0xa4
 8003d32:	18fb      	adds	r3, r7, r3
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2201      	movs	r2, #1
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d012      	beq.n	8003d62 <HAL_UART_IRQHandler+0xd2>
 8003d3c:	23a0      	movs	r3, #160	; 0xa0
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	2380      	movs	r3, #128	; 0x80
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	4013      	ands	r3, r2
 8003d48:	d00b      	beq.n	8003d62 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2290      	movs	r2, #144	; 0x90
 8003d56:	589b      	ldr	r3, [r3, r2]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2190      	movs	r1, #144	; 0x90
 8003d60:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d62:	23a4      	movs	r3, #164	; 0xa4
 8003d64:	18fb      	adds	r3, r7, r3
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	d011      	beq.n	8003d92 <HAL_UART_IRQHandler+0x102>
 8003d6e:	239c      	movs	r3, #156	; 0x9c
 8003d70:	18fb      	adds	r3, r7, r3
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2201      	movs	r2, #1
 8003d76:	4013      	ands	r3, r2
 8003d78:	d00b      	beq.n	8003d92 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2290      	movs	r2, #144	; 0x90
 8003d86:	589b      	ldr	r3, [r3, r2]
 8003d88:	2204      	movs	r2, #4
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2190      	movs	r1, #144	; 0x90
 8003d90:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d92:	23a4      	movs	r3, #164	; 0xa4
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2204      	movs	r2, #4
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	d011      	beq.n	8003dc2 <HAL_UART_IRQHandler+0x132>
 8003d9e:	239c      	movs	r3, #156	; 0x9c
 8003da0:	18fb      	adds	r3, r7, r3
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2201      	movs	r2, #1
 8003da6:	4013      	ands	r3, r2
 8003da8:	d00b      	beq.n	8003dc2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2204      	movs	r2, #4
 8003db0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2290      	movs	r2, #144	; 0x90
 8003db6:	589b      	ldr	r3, [r3, r2]
 8003db8:	2202      	movs	r2, #2
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2190      	movs	r1, #144	; 0x90
 8003dc0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003dc2:	23a4      	movs	r3, #164	; 0xa4
 8003dc4:	18fb      	adds	r3, r7, r3
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2208      	movs	r2, #8
 8003dca:	4013      	ands	r3, r2
 8003dcc:	d017      	beq.n	8003dfe <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003dce:	23a0      	movs	r3, #160	; 0xa0
 8003dd0:	18fb      	adds	r3, r7, r3
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d105      	bne.n	8003de6 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003dda:	239c      	movs	r3, #156	; 0x9c
 8003ddc:	18fb      	adds	r3, r7, r3
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a5b      	ldr	r2, [pc, #364]	; (8003f50 <HAL_UART_IRQHandler+0x2c0>)
 8003de2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003de4:	d00b      	beq.n	8003dfe <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2208      	movs	r2, #8
 8003dec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2290      	movs	r2, #144	; 0x90
 8003df2:	589b      	ldr	r3, [r3, r2]
 8003df4:	2208      	movs	r2, #8
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2190      	movs	r1, #144	; 0x90
 8003dfc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003dfe:	23a4      	movs	r3, #164	; 0xa4
 8003e00:	18fb      	adds	r3, r7, r3
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	2380      	movs	r3, #128	; 0x80
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d013      	beq.n	8003e34 <HAL_UART_IRQHandler+0x1a4>
 8003e0c:	23a0      	movs	r3, #160	; 0xa0
 8003e0e:	18fb      	adds	r3, r7, r3
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	2380      	movs	r3, #128	; 0x80
 8003e14:	04db      	lsls	r3, r3, #19
 8003e16:	4013      	ands	r3, r2
 8003e18:	d00c      	beq.n	8003e34 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2280      	movs	r2, #128	; 0x80
 8003e20:	0112      	lsls	r2, r2, #4
 8003e22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2290      	movs	r2, #144	; 0x90
 8003e28:	589b      	ldr	r3, [r3, r2]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2190      	movs	r1, #144	; 0x90
 8003e32:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2290      	movs	r2, #144	; 0x90
 8003e38:	589b      	ldr	r3, [r3, r2]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d100      	bne.n	8003e40 <HAL_UART_IRQHandler+0x1b0>
 8003e3e:	e23d      	b.n	80042bc <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003e40:	23a4      	movs	r3, #164	; 0xa4
 8003e42:	18fb      	adds	r3, r7, r3
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2220      	movs	r2, #32
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d015      	beq.n	8003e78 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003e4c:	23a0      	movs	r3, #160	; 0xa0
 8003e4e:	18fb      	adds	r3, r7, r3
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2220      	movs	r2, #32
 8003e54:	4013      	ands	r3, r2
 8003e56:	d106      	bne.n	8003e66 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003e58:	239c      	movs	r3, #156	; 0x9c
 8003e5a:	18fb      	adds	r3, r7, r3
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	2380      	movs	r3, #128	; 0x80
 8003e60:	055b      	lsls	r3, r3, #21
 8003e62:	4013      	ands	r3, r2
 8003e64:	d008      	beq.n	8003e78 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d004      	beq.n	8003e78 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	0010      	movs	r0, r2
 8003e76:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2290      	movs	r2, #144	; 0x90
 8003e7c:	589b      	ldr	r3, [r3, r2]
 8003e7e:	2194      	movs	r1, #148	; 0x94
 8003e80:	187a      	adds	r2, r7, r1
 8003e82:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2240      	movs	r2, #64	; 0x40
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	2b40      	cmp	r3, #64	; 0x40
 8003e90:	d004      	beq.n	8003e9c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003e92:	187b      	adds	r3, r7, r1
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2228      	movs	r2, #40	; 0x28
 8003e98:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e9a:	d04c      	beq.n	8003f36 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	0018      	movs	r0, r3
 8003ea0:	f000 ffaa 	bl	8004df8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2240      	movs	r2, #64	; 0x40
 8003eac:	4013      	ands	r3, r2
 8003eae:	2b40      	cmp	r3, #64	; 0x40
 8003eb0:	d13c      	bne.n	8003f2c <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8003eb6:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003eb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eba:	2090      	movs	r0, #144	; 0x90
 8003ebc:	183a      	adds	r2, r7, r0
 8003ebe:	6013      	str	r3, [r2, #0]
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ec6:	f383 8810 	msr	PRIMASK, r3
}
 8003eca:	46c0      	nop			; (mov r8, r8)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2140      	movs	r1, #64	; 0x40
 8003ed8:	438a      	bics	r2, r1
 8003eda:	609a      	str	r2, [r3, #8]
 8003edc:	183b      	adds	r3, r7, r0
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ee4:	f383 8810 	msr	PRIMASK, r3
}
 8003ee8:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2280      	movs	r2, #128	; 0x80
 8003eee:	589b      	ldr	r3, [r3, r2]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d016      	beq.n	8003f22 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2280      	movs	r2, #128	; 0x80
 8003ef8:	589b      	ldr	r3, [r3, r2]
 8003efa:	4a17      	ldr	r2, [pc, #92]	; (8003f58 <HAL_UART_IRQHandler+0x2c8>)
 8003efc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2280      	movs	r2, #128	; 0x80
 8003f02:	589b      	ldr	r3, [r3, r2]
 8003f04:	0018      	movs	r0, r3
 8003f06:	f7fd fcc9 	bl	800189c <HAL_DMA_Abort_IT>
 8003f0a:	1e03      	subs	r3, r0, #0
 8003f0c:	d01c      	beq.n	8003f48 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2280      	movs	r2, #128	; 0x80
 8003f12:	589b      	ldr	r3, [r3, r2]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	2180      	movs	r1, #128	; 0x80
 8003f1a:	5852      	ldr	r2, [r2, r1]
 8003f1c:	0010      	movs	r0, r2
 8003f1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f20:	e012      	b.n	8003f48 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	0018      	movs	r0, r3
 8003f26:	f000 f9f1 	bl	800430c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f2a:	e00d      	b.n	8003f48 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f000 f9ec 	bl	800430c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f34:	e008      	b.n	8003f48 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f000 f9e7 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2290      	movs	r2, #144	; 0x90
 8003f42:	2100      	movs	r1, #0
 8003f44:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003f46:	e1b9      	b.n	80042bc <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f48:	46c0      	nop			; (mov r8, r8)
    return;
 8003f4a:	e1b7      	b.n	80042bc <HAL_UART_IRQHandler+0x62c>
 8003f4c:	0000080f 	.word	0x0000080f
 8003f50:	10000001 	.word	0x10000001
 8003f54:	04000120 	.word	0x04000120
 8003f58:	080050bd 	.word	0x080050bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d000      	beq.n	8003f66 <HAL_UART_IRQHandler+0x2d6>
 8003f64:	e13e      	b.n	80041e4 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f66:	23a4      	movs	r3, #164	; 0xa4
 8003f68:	18fb      	adds	r3, r7, r3
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2210      	movs	r2, #16
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d100      	bne.n	8003f74 <HAL_UART_IRQHandler+0x2e4>
 8003f72:	e137      	b.n	80041e4 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f74:	23a0      	movs	r3, #160	; 0xa0
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2210      	movs	r2, #16
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d100      	bne.n	8003f82 <HAL_UART_IRQHandler+0x2f2>
 8003f80:	e130      	b.n	80041e4 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2210      	movs	r2, #16
 8003f88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	2240      	movs	r2, #64	; 0x40
 8003f92:	4013      	ands	r3, r2
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d000      	beq.n	8003f9a <HAL_UART_IRQHandler+0x30a>
 8003f98:	e0a4      	b.n	80040e4 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2280      	movs	r2, #128	; 0x80
 8003f9e:	589b      	ldr	r3, [r3, r2]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	217e      	movs	r1, #126	; 0x7e
 8003fa6:	187b      	adds	r3, r7, r1
 8003fa8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003faa:	187b      	adds	r3, r7, r1
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d100      	bne.n	8003fb4 <HAL_UART_IRQHandler+0x324>
 8003fb2:	e185      	b.n	80042c0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	225c      	movs	r2, #92	; 0x5c
 8003fb8:	5a9b      	ldrh	r3, [r3, r2]
 8003fba:	187a      	adds	r2, r7, r1
 8003fbc:	8812      	ldrh	r2, [r2, #0]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d300      	bcc.n	8003fc4 <HAL_UART_IRQHandler+0x334>
 8003fc2:	e17d      	b.n	80042c0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	187a      	adds	r2, r7, r1
 8003fc8:	215e      	movs	r1, #94	; 0x5e
 8003fca:	8812      	ldrh	r2, [r2, #0]
 8003fcc:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2280      	movs	r2, #128	; 0x80
 8003fd2:	589b      	ldr	r3, [r3, r2]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d170      	bne.n	80040c0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fde:	f3ef 8310 	mrs	r3, PRIMASK
 8003fe2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fe6:	67bb      	str	r3, [r7, #120]	; 0x78
 8003fe8:	2301      	movs	r3, #1
 8003fea:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fee:	f383 8810 	msr	PRIMASK, r3
}
 8003ff2:	46c0      	nop			; (mov r8, r8)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	49b4      	ldr	r1, [pc, #720]	; (80042d0 <HAL_UART_IRQHandler+0x640>)
 8004000:	400a      	ands	r2, r1
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004006:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400a:	f383 8810 	msr	PRIMASK, r3
}
 800400e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004010:	f3ef 8310 	mrs	r3, PRIMASK
 8004014:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004018:	677b      	str	r3, [r7, #116]	; 0x74
 800401a:	2301      	movs	r3, #1
 800401c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800401e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004020:	f383 8810 	msr	PRIMASK, r3
}
 8004024:	46c0      	nop			; (mov r8, r8)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2101      	movs	r1, #1
 8004032:	438a      	bics	r2, r1
 8004034:	609a      	str	r2, [r3, #8]
 8004036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004038:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800403c:	f383 8810 	msr	PRIMASK, r3
}
 8004040:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004042:	f3ef 8310 	mrs	r3, PRIMASK
 8004046:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004048:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800404a:	673b      	str	r3, [r7, #112]	; 0x70
 800404c:	2301      	movs	r3, #1
 800404e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004052:	f383 8810 	msr	PRIMASK, r3
}
 8004056:	46c0      	nop			; (mov r8, r8)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	689a      	ldr	r2, [r3, #8]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2140      	movs	r1, #64	; 0x40
 8004064:	438a      	bics	r2, r1
 8004066:	609a      	str	r2, [r3, #8]
 8004068:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800406a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800406c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800406e:	f383 8810 	msr	PRIMASK, r3
}
 8004072:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	228c      	movs	r2, #140	; 0x8c
 8004078:	2120      	movs	r1, #32
 800407a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004082:	f3ef 8310 	mrs	r3, PRIMASK
 8004086:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004088:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800408c:	2301      	movs	r3, #1
 800408e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004090:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004092:	f383 8810 	msr	PRIMASK, r3
}
 8004096:	46c0      	nop			; (mov r8, r8)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2110      	movs	r1, #16
 80040a4:	438a      	bics	r2, r1
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040ae:	f383 8810 	msr	PRIMASK, r3
}
 80040b2:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2280      	movs	r2, #128	; 0x80
 80040b8:	589b      	ldr	r3, [r3, r2]
 80040ba:	0018      	movs	r0, r3
 80040bc:	f7fd fb8c 	bl	80017d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	225c      	movs	r2, #92	; 0x5c
 80040ca:	5a9a      	ldrh	r2, [r3, r2]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	215e      	movs	r1, #94	; 0x5e
 80040d0:	5a5b      	ldrh	r3, [r3, r1]
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	0011      	movs	r1, r2
 80040dc:	0018      	movs	r0, r3
 80040de:	f7fc fdbb 	bl	8000c58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040e2:	e0ed      	b.n	80042c0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	225c      	movs	r2, #92	; 0x5c
 80040e8:	5a99      	ldrh	r1, [r3, r2]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	225e      	movs	r2, #94	; 0x5e
 80040ee:	5a9b      	ldrh	r3, [r3, r2]
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	208e      	movs	r0, #142	; 0x8e
 80040f4:	183b      	adds	r3, r7, r0
 80040f6:	1a8a      	subs	r2, r1, r2
 80040f8:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	225e      	movs	r2, #94	; 0x5e
 80040fe:	5a9b      	ldrh	r3, [r3, r2]
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d100      	bne.n	8004108 <HAL_UART_IRQHandler+0x478>
 8004106:	e0dd      	b.n	80042c4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8004108:	183b      	adds	r3, r7, r0
 800410a:	881b      	ldrh	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d100      	bne.n	8004112 <HAL_UART_IRQHandler+0x482>
 8004110:	e0d8      	b.n	80042c4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004112:	f3ef 8310 	mrs	r3, PRIMASK
 8004116:	60fb      	str	r3, [r7, #12]
  return(result);
 8004118:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800411a:	2488      	movs	r4, #136	; 0x88
 800411c:	193a      	adds	r2, r7, r4
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	2301      	movs	r3, #1
 8004122:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f383 8810 	msr	PRIMASK, r3
}
 800412a:	46c0      	nop			; (mov r8, r8)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4967      	ldr	r1, [pc, #412]	; (80042d4 <HAL_UART_IRQHandler+0x644>)
 8004138:	400a      	ands	r2, r1
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	193b      	adds	r3, r7, r4
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f383 8810 	msr	PRIMASK, r3
}
 8004148:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800414a:	f3ef 8310 	mrs	r3, PRIMASK
 800414e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004150:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004152:	2484      	movs	r4, #132	; 0x84
 8004154:	193a      	adds	r2, r7, r4
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	2301      	movs	r3, #1
 800415a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f383 8810 	msr	PRIMASK, r3
}
 8004162:	46c0      	nop			; (mov r8, r8)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	495a      	ldr	r1, [pc, #360]	; (80042d8 <HAL_UART_IRQHandler+0x648>)
 8004170:	400a      	ands	r2, r1
 8004172:	609a      	str	r2, [r3, #8]
 8004174:	193b      	adds	r3, r7, r4
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800417a:	6a3b      	ldr	r3, [r7, #32]
 800417c:	f383 8810 	msr	PRIMASK, r3
}
 8004180:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	228c      	movs	r2, #140	; 0x8c
 8004186:	2120      	movs	r1, #32
 8004188:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004196:	f3ef 8310 	mrs	r3, PRIMASK
 800419a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800419e:	2480      	movs	r4, #128	; 0x80
 80041a0:	193a      	adds	r2, r7, r4
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	2301      	movs	r3, #1
 80041a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041aa:	f383 8810 	msr	PRIMASK, r3
}
 80041ae:	46c0      	nop			; (mov r8, r8)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2110      	movs	r1, #16
 80041bc:	438a      	bics	r2, r1
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	193b      	adds	r3, r7, r4
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c8:	f383 8810 	msr	PRIMASK, r3
}
 80041cc:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2202      	movs	r2, #2
 80041d2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041d4:	183b      	adds	r3, r7, r0
 80041d6:	881a      	ldrh	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	0011      	movs	r1, r2
 80041dc:	0018      	movs	r0, r3
 80041de:	f7fc fd3b 	bl	8000c58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80041e2:	e06f      	b.n	80042c4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80041e4:	23a4      	movs	r3, #164	; 0xa4
 80041e6:	18fb      	adds	r3, r7, r3
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	2380      	movs	r3, #128	; 0x80
 80041ec:	035b      	lsls	r3, r3, #13
 80041ee:	4013      	ands	r3, r2
 80041f0:	d010      	beq.n	8004214 <HAL_UART_IRQHandler+0x584>
 80041f2:	239c      	movs	r3, #156	; 0x9c
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	2380      	movs	r3, #128	; 0x80
 80041fa:	03db      	lsls	r3, r3, #15
 80041fc:	4013      	ands	r3, r2
 80041fe:	d009      	beq.n	8004214 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2280      	movs	r2, #128	; 0x80
 8004206:	0352      	lsls	r2, r2, #13
 8004208:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	0018      	movs	r0, r3
 800420e:	f000 ff98 	bl	8005142 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004212:	e05a      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004214:	23a4      	movs	r3, #164	; 0xa4
 8004216:	18fb      	adds	r3, r7, r3
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2280      	movs	r2, #128	; 0x80
 800421c:	4013      	ands	r3, r2
 800421e:	d016      	beq.n	800424e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004220:	23a0      	movs	r3, #160	; 0xa0
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2280      	movs	r2, #128	; 0x80
 8004228:	4013      	ands	r3, r2
 800422a:	d106      	bne.n	800423a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800422c:	239c      	movs	r3, #156	; 0x9c
 800422e:	18fb      	adds	r3, r7, r3
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	2380      	movs	r3, #128	; 0x80
 8004234:	041b      	lsls	r3, r3, #16
 8004236:	4013      	ands	r3, r2
 8004238:	d009      	beq.n	800424e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800423e:	2b00      	cmp	r3, #0
 8004240:	d042      	beq.n	80042c8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	0010      	movs	r0, r2
 800424a:	4798      	blx	r3
    }
    return;
 800424c:	e03c      	b.n	80042c8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800424e:	23a4      	movs	r3, #164	; 0xa4
 8004250:	18fb      	adds	r3, r7, r3
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2240      	movs	r2, #64	; 0x40
 8004256:	4013      	ands	r3, r2
 8004258:	d00a      	beq.n	8004270 <HAL_UART_IRQHandler+0x5e0>
 800425a:	23a0      	movs	r3, #160	; 0xa0
 800425c:	18fb      	adds	r3, r7, r3
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2240      	movs	r2, #64	; 0x40
 8004262:	4013      	ands	r3, r2
 8004264:	d004      	beq.n	8004270 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	0018      	movs	r0, r3
 800426a:	f000 ff3e 	bl	80050ea <UART_EndTransmit_IT>
    return;
 800426e:	e02c      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004270:	23a4      	movs	r3, #164	; 0xa4
 8004272:	18fb      	adds	r3, r7, r3
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	2380      	movs	r3, #128	; 0x80
 8004278:	041b      	lsls	r3, r3, #16
 800427a:	4013      	ands	r3, r2
 800427c:	d00b      	beq.n	8004296 <HAL_UART_IRQHandler+0x606>
 800427e:	23a0      	movs	r3, #160	; 0xa0
 8004280:	18fb      	adds	r3, r7, r3
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	2380      	movs	r3, #128	; 0x80
 8004286:	05db      	lsls	r3, r3, #23
 8004288:	4013      	ands	r3, r2
 800428a:	d004      	beq.n	8004296 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	0018      	movs	r0, r3
 8004290:	f000 ff67 	bl	8005162 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004294:	e019      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004296:	23a4      	movs	r3, #164	; 0xa4
 8004298:	18fb      	adds	r3, r7, r3
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	2380      	movs	r3, #128	; 0x80
 800429e:	045b      	lsls	r3, r3, #17
 80042a0:	4013      	ands	r3, r2
 80042a2:	d012      	beq.n	80042ca <HAL_UART_IRQHandler+0x63a>
 80042a4:	23a0      	movs	r3, #160	; 0xa0
 80042a6:	18fb      	adds	r3, r7, r3
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	da0d      	bge.n	80042ca <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	0018      	movs	r0, r3
 80042b2:	f000 ff4e 	bl	8005152 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80042b6:	e008      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
      return;
 80042b8:	46c0      	nop			; (mov r8, r8)
 80042ba:	e006      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
    return;
 80042bc:	46c0      	nop			; (mov r8, r8)
 80042be:	e004      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
      return;
 80042c0:	46c0      	nop			; (mov r8, r8)
 80042c2:	e002      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
      return;
 80042c4:	46c0      	nop			; (mov r8, r8)
 80042c6:	e000      	b.n	80042ca <HAL_UART_IRQHandler+0x63a>
    return;
 80042c8:	46c0      	nop			; (mov r8, r8)
  }
}
 80042ca:	46bd      	mov	sp, r7
 80042cc:	b02a      	add	sp, #168	; 0xa8
 80042ce:	bdb0      	pop	{r4, r5, r7, pc}
 80042d0:	fffffeff 	.word	0xfffffeff
 80042d4:	fffffedf 	.word	0xfffffedf
 80042d8:	effffffe 	.word	0xeffffffe

080042dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b002      	add	sp, #8
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80042f4:	46c0      	nop			; (mov r8, r8)
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b002      	add	sp, #8
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004304:	46c0      	nop			; (mov r8, r8)
 8004306:	46bd      	mov	sp, r7
 8004308:	b002      	add	sp, #8
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004314:	46c0      	nop			; (mov r8, r8)
 8004316:	46bd      	mov	sp, r7
 8004318:	b002      	add	sp, #8
 800431a:	bd80      	pop	{r7, pc}

0800431c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800431c:	b5b0      	push	{r4, r5, r7, lr}
 800431e:	b090      	sub	sp, #64	; 0x40
 8004320:	af00      	add	r7, sp, #0
 8004322:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004324:	231a      	movs	r3, #26
 8004326:	2220      	movs	r2, #32
 8004328:	189b      	adds	r3, r3, r2
 800432a:	19db      	adds	r3, r3, r7
 800432c:	2200      	movs	r2, #0
 800432e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004332:	689a      	ldr	r2, [r3, #8]
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	431a      	orrs	r2, r3
 800433a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	431a      	orrs	r2, r3
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	69db      	ldr	r3, [r3, #28]
 8004344:	4313      	orrs	r3, r2
 8004346:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4aaf      	ldr	r2, [pc, #700]	; (800460c <UART_SetConfig+0x2f0>)
 8004350:	4013      	ands	r3, r2
 8004352:	0019      	movs	r1, r3
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800435a:	430b      	orrs	r3, r1
 800435c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800435e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	4aaa      	ldr	r2, [pc, #680]	; (8004610 <UART_SetConfig+0x2f4>)
 8004366:	4013      	ands	r3, r2
 8004368:	0018      	movs	r0, r3
 800436a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436c:	68d9      	ldr	r1, [r3, #12]
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	0003      	movs	r3, r0
 8004374:	430b      	orrs	r3, r1
 8004376:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4aa4      	ldr	r2, [pc, #656]	; (8004614 <UART_SetConfig+0x2f8>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d004      	beq.n	8004392 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800438e:	4313      	orrs	r3, r2
 8004390:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4a9f      	ldr	r2, [pc, #636]	; (8004618 <UART_SetConfig+0x2fc>)
 800439a:	4013      	ands	r3, r2
 800439c:	0019      	movs	r1, r3
 800439e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043a4:	430b      	orrs	r3, r1
 80043a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80043a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ae:	220f      	movs	r2, #15
 80043b0:	4393      	bics	r3, r2
 80043b2:	0018      	movs	r0, r3
 80043b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80043b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	0003      	movs	r3, r0
 80043be:	430b      	orrs	r3, r1
 80043c0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a95      	ldr	r2, [pc, #596]	; (800461c <UART_SetConfig+0x300>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d131      	bne.n	8004430 <UART_SetConfig+0x114>
 80043cc:	4b94      	ldr	r3, [pc, #592]	; (8004620 <UART_SetConfig+0x304>)
 80043ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d0:	2203      	movs	r2, #3
 80043d2:	4013      	ands	r3, r2
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d01d      	beq.n	8004414 <UART_SetConfig+0xf8>
 80043d8:	d823      	bhi.n	8004422 <UART_SetConfig+0x106>
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d00c      	beq.n	80043f8 <UART_SetConfig+0xdc>
 80043de:	d820      	bhi.n	8004422 <UART_SetConfig+0x106>
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <UART_SetConfig+0xce>
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d00e      	beq.n	8004406 <UART_SetConfig+0xea>
 80043e8:	e01b      	b.n	8004422 <UART_SetConfig+0x106>
 80043ea:	231b      	movs	r3, #27
 80043ec:	2220      	movs	r2, #32
 80043ee:	189b      	adds	r3, r3, r2
 80043f0:	19db      	adds	r3, r3, r7
 80043f2:	2200      	movs	r2, #0
 80043f4:	701a      	strb	r2, [r3, #0]
 80043f6:	e0b4      	b.n	8004562 <UART_SetConfig+0x246>
 80043f8:	231b      	movs	r3, #27
 80043fa:	2220      	movs	r2, #32
 80043fc:	189b      	adds	r3, r3, r2
 80043fe:	19db      	adds	r3, r3, r7
 8004400:	2202      	movs	r2, #2
 8004402:	701a      	strb	r2, [r3, #0]
 8004404:	e0ad      	b.n	8004562 <UART_SetConfig+0x246>
 8004406:	231b      	movs	r3, #27
 8004408:	2220      	movs	r2, #32
 800440a:	189b      	adds	r3, r3, r2
 800440c:	19db      	adds	r3, r3, r7
 800440e:	2204      	movs	r2, #4
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e0a6      	b.n	8004562 <UART_SetConfig+0x246>
 8004414:	231b      	movs	r3, #27
 8004416:	2220      	movs	r2, #32
 8004418:	189b      	adds	r3, r3, r2
 800441a:	19db      	adds	r3, r3, r7
 800441c:	2208      	movs	r2, #8
 800441e:	701a      	strb	r2, [r3, #0]
 8004420:	e09f      	b.n	8004562 <UART_SetConfig+0x246>
 8004422:	231b      	movs	r3, #27
 8004424:	2220      	movs	r2, #32
 8004426:	189b      	adds	r3, r3, r2
 8004428:	19db      	adds	r3, r3, r7
 800442a:	2210      	movs	r2, #16
 800442c:	701a      	strb	r2, [r3, #0]
 800442e:	e098      	b.n	8004562 <UART_SetConfig+0x246>
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a7b      	ldr	r2, [pc, #492]	; (8004624 <UART_SetConfig+0x308>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d131      	bne.n	800449e <UART_SetConfig+0x182>
 800443a:	4b79      	ldr	r3, [pc, #484]	; (8004620 <UART_SetConfig+0x304>)
 800443c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443e:	220c      	movs	r2, #12
 8004440:	4013      	ands	r3, r2
 8004442:	2b0c      	cmp	r3, #12
 8004444:	d01d      	beq.n	8004482 <UART_SetConfig+0x166>
 8004446:	d823      	bhi.n	8004490 <UART_SetConfig+0x174>
 8004448:	2b08      	cmp	r3, #8
 800444a:	d00c      	beq.n	8004466 <UART_SetConfig+0x14a>
 800444c:	d820      	bhi.n	8004490 <UART_SetConfig+0x174>
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <UART_SetConfig+0x13c>
 8004452:	2b04      	cmp	r3, #4
 8004454:	d00e      	beq.n	8004474 <UART_SetConfig+0x158>
 8004456:	e01b      	b.n	8004490 <UART_SetConfig+0x174>
 8004458:	231b      	movs	r3, #27
 800445a:	2220      	movs	r2, #32
 800445c:	189b      	adds	r3, r3, r2
 800445e:	19db      	adds	r3, r3, r7
 8004460:	2200      	movs	r2, #0
 8004462:	701a      	strb	r2, [r3, #0]
 8004464:	e07d      	b.n	8004562 <UART_SetConfig+0x246>
 8004466:	231b      	movs	r3, #27
 8004468:	2220      	movs	r2, #32
 800446a:	189b      	adds	r3, r3, r2
 800446c:	19db      	adds	r3, r3, r7
 800446e:	2202      	movs	r2, #2
 8004470:	701a      	strb	r2, [r3, #0]
 8004472:	e076      	b.n	8004562 <UART_SetConfig+0x246>
 8004474:	231b      	movs	r3, #27
 8004476:	2220      	movs	r2, #32
 8004478:	189b      	adds	r3, r3, r2
 800447a:	19db      	adds	r3, r3, r7
 800447c:	2204      	movs	r2, #4
 800447e:	701a      	strb	r2, [r3, #0]
 8004480:	e06f      	b.n	8004562 <UART_SetConfig+0x246>
 8004482:	231b      	movs	r3, #27
 8004484:	2220      	movs	r2, #32
 8004486:	189b      	adds	r3, r3, r2
 8004488:	19db      	adds	r3, r3, r7
 800448a:	2208      	movs	r2, #8
 800448c:	701a      	strb	r2, [r3, #0]
 800448e:	e068      	b.n	8004562 <UART_SetConfig+0x246>
 8004490:	231b      	movs	r3, #27
 8004492:	2220      	movs	r2, #32
 8004494:	189b      	adds	r3, r3, r2
 8004496:	19db      	adds	r3, r3, r7
 8004498:	2210      	movs	r2, #16
 800449a:	701a      	strb	r2, [r3, #0]
 800449c:	e061      	b.n	8004562 <UART_SetConfig+0x246>
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a61      	ldr	r2, [pc, #388]	; (8004628 <UART_SetConfig+0x30c>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d106      	bne.n	80044b6 <UART_SetConfig+0x19a>
 80044a8:	231b      	movs	r3, #27
 80044aa:	2220      	movs	r2, #32
 80044ac:	189b      	adds	r3, r3, r2
 80044ae:	19db      	adds	r3, r3, r7
 80044b0:	2200      	movs	r2, #0
 80044b2:	701a      	strb	r2, [r3, #0]
 80044b4:	e055      	b.n	8004562 <UART_SetConfig+0x246>
 80044b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a5c      	ldr	r2, [pc, #368]	; (800462c <UART_SetConfig+0x310>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d106      	bne.n	80044ce <UART_SetConfig+0x1b2>
 80044c0:	231b      	movs	r3, #27
 80044c2:	2220      	movs	r2, #32
 80044c4:	189b      	adds	r3, r3, r2
 80044c6:	19db      	adds	r3, r3, r7
 80044c8:	2200      	movs	r2, #0
 80044ca:	701a      	strb	r2, [r3, #0]
 80044cc:	e049      	b.n	8004562 <UART_SetConfig+0x246>
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a50      	ldr	r2, [pc, #320]	; (8004614 <UART_SetConfig+0x2f8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d13e      	bne.n	8004556 <UART_SetConfig+0x23a>
 80044d8:	4b51      	ldr	r3, [pc, #324]	; (8004620 <UART_SetConfig+0x304>)
 80044da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044dc:	23c0      	movs	r3, #192	; 0xc0
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	4013      	ands	r3, r2
 80044e2:	22c0      	movs	r2, #192	; 0xc0
 80044e4:	0112      	lsls	r2, r2, #4
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d027      	beq.n	800453a <UART_SetConfig+0x21e>
 80044ea:	22c0      	movs	r2, #192	; 0xc0
 80044ec:	0112      	lsls	r2, r2, #4
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d82a      	bhi.n	8004548 <UART_SetConfig+0x22c>
 80044f2:	2280      	movs	r2, #128	; 0x80
 80044f4:	0112      	lsls	r2, r2, #4
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d011      	beq.n	800451e <UART_SetConfig+0x202>
 80044fa:	2280      	movs	r2, #128	; 0x80
 80044fc:	0112      	lsls	r2, r2, #4
 80044fe:	4293      	cmp	r3, r2
 8004500:	d822      	bhi.n	8004548 <UART_SetConfig+0x22c>
 8004502:	2b00      	cmp	r3, #0
 8004504:	d004      	beq.n	8004510 <UART_SetConfig+0x1f4>
 8004506:	2280      	movs	r2, #128	; 0x80
 8004508:	00d2      	lsls	r2, r2, #3
 800450a:	4293      	cmp	r3, r2
 800450c:	d00e      	beq.n	800452c <UART_SetConfig+0x210>
 800450e:	e01b      	b.n	8004548 <UART_SetConfig+0x22c>
 8004510:	231b      	movs	r3, #27
 8004512:	2220      	movs	r2, #32
 8004514:	189b      	adds	r3, r3, r2
 8004516:	19db      	adds	r3, r3, r7
 8004518:	2200      	movs	r2, #0
 800451a:	701a      	strb	r2, [r3, #0]
 800451c:	e021      	b.n	8004562 <UART_SetConfig+0x246>
 800451e:	231b      	movs	r3, #27
 8004520:	2220      	movs	r2, #32
 8004522:	189b      	adds	r3, r3, r2
 8004524:	19db      	adds	r3, r3, r7
 8004526:	2202      	movs	r2, #2
 8004528:	701a      	strb	r2, [r3, #0]
 800452a:	e01a      	b.n	8004562 <UART_SetConfig+0x246>
 800452c:	231b      	movs	r3, #27
 800452e:	2220      	movs	r2, #32
 8004530:	189b      	adds	r3, r3, r2
 8004532:	19db      	adds	r3, r3, r7
 8004534:	2204      	movs	r2, #4
 8004536:	701a      	strb	r2, [r3, #0]
 8004538:	e013      	b.n	8004562 <UART_SetConfig+0x246>
 800453a:	231b      	movs	r3, #27
 800453c:	2220      	movs	r2, #32
 800453e:	189b      	adds	r3, r3, r2
 8004540:	19db      	adds	r3, r3, r7
 8004542:	2208      	movs	r2, #8
 8004544:	701a      	strb	r2, [r3, #0]
 8004546:	e00c      	b.n	8004562 <UART_SetConfig+0x246>
 8004548:	231b      	movs	r3, #27
 800454a:	2220      	movs	r2, #32
 800454c:	189b      	adds	r3, r3, r2
 800454e:	19db      	adds	r3, r3, r7
 8004550:	2210      	movs	r2, #16
 8004552:	701a      	strb	r2, [r3, #0]
 8004554:	e005      	b.n	8004562 <UART_SetConfig+0x246>
 8004556:	231b      	movs	r3, #27
 8004558:	2220      	movs	r2, #32
 800455a:	189b      	adds	r3, r3, r2
 800455c:	19db      	adds	r3, r3, r7
 800455e:	2210      	movs	r2, #16
 8004560:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a2b      	ldr	r2, [pc, #172]	; (8004614 <UART_SetConfig+0x2f8>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d000      	beq.n	800456e <UART_SetConfig+0x252>
 800456c:	e0a9      	b.n	80046c2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800456e:	231b      	movs	r3, #27
 8004570:	2220      	movs	r2, #32
 8004572:	189b      	adds	r3, r3, r2
 8004574:	19db      	adds	r3, r3, r7
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b08      	cmp	r3, #8
 800457a:	d015      	beq.n	80045a8 <UART_SetConfig+0x28c>
 800457c:	dc18      	bgt.n	80045b0 <UART_SetConfig+0x294>
 800457e:	2b04      	cmp	r3, #4
 8004580:	d00d      	beq.n	800459e <UART_SetConfig+0x282>
 8004582:	dc15      	bgt.n	80045b0 <UART_SetConfig+0x294>
 8004584:	2b00      	cmp	r3, #0
 8004586:	d002      	beq.n	800458e <UART_SetConfig+0x272>
 8004588:	2b02      	cmp	r3, #2
 800458a:	d005      	beq.n	8004598 <UART_SetConfig+0x27c>
 800458c:	e010      	b.n	80045b0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800458e:	f7fe fa13 	bl	80029b8 <HAL_RCC_GetPCLK1Freq>
 8004592:	0003      	movs	r3, r0
 8004594:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004596:	e014      	b.n	80045c2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004598:	4b25      	ldr	r3, [pc, #148]	; (8004630 <UART_SetConfig+0x314>)
 800459a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800459c:	e011      	b.n	80045c2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800459e:	f7fe f97f 	bl	80028a0 <HAL_RCC_GetSysClockFreq>
 80045a2:	0003      	movs	r3, r0
 80045a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045a6:	e00c      	b.n	80045c2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045a8:	2380      	movs	r3, #128	; 0x80
 80045aa:	021b      	lsls	r3, r3, #8
 80045ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045ae:	e008      	b.n	80045c2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80045b4:	231a      	movs	r3, #26
 80045b6:	2220      	movs	r2, #32
 80045b8:	189b      	adds	r3, r3, r2
 80045ba:	19db      	adds	r3, r3, r7
 80045bc:	2201      	movs	r2, #1
 80045be:	701a      	strb	r2, [r3, #0]
        break;
 80045c0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d100      	bne.n	80045ca <UART_SetConfig+0x2ae>
 80045c8:	e14b      	b.n	8004862 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045ce:	4b19      	ldr	r3, [pc, #100]	; (8004634 <UART_SetConfig+0x318>)
 80045d0:	0052      	lsls	r2, r2, #1
 80045d2:	5ad3      	ldrh	r3, [r2, r3]
 80045d4:	0019      	movs	r1, r3
 80045d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80045d8:	f7fb fda6 	bl	8000128 <__udivsi3>
 80045dc:	0003      	movs	r3, r0
 80045de:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	0013      	movs	r3, r2
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	189b      	adds	r3, r3, r2
 80045ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d305      	bcc.n	80045fc <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d91d      	bls.n	8004638 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80045fc:	231a      	movs	r3, #26
 80045fe:	2220      	movs	r2, #32
 8004600:	189b      	adds	r3, r3, r2
 8004602:	19db      	adds	r3, r3, r7
 8004604:	2201      	movs	r2, #1
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	e12b      	b.n	8004862 <UART_SetConfig+0x546>
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	cfff69f3 	.word	0xcfff69f3
 8004610:	ffffcfff 	.word	0xffffcfff
 8004614:	40008000 	.word	0x40008000
 8004618:	11fff4ff 	.word	0x11fff4ff
 800461c:	40013800 	.word	0x40013800
 8004620:	40021000 	.word	0x40021000
 8004624:	40004400 	.word	0x40004400
 8004628:	40004800 	.word	0x40004800
 800462c:	40004c00 	.word	0x40004c00
 8004630:	00f42400 	.word	0x00f42400
 8004634:	08005f28 	.word	0x08005f28
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800463a:	61bb      	str	r3, [r7, #24]
 800463c:	2300      	movs	r3, #0
 800463e:	61fb      	str	r3, [r7, #28]
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004644:	4b92      	ldr	r3, [pc, #584]	; (8004890 <UART_SetConfig+0x574>)
 8004646:	0052      	lsls	r2, r2, #1
 8004648:	5ad3      	ldrh	r3, [r2, r3]
 800464a:	613b      	str	r3, [r7, #16]
 800464c:	2300      	movs	r3, #0
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	69b8      	ldr	r0, [r7, #24]
 8004656:	69f9      	ldr	r1, [r7, #28]
 8004658:	f7fb fedc 	bl	8000414 <__aeabi_uldivmod>
 800465c:	0002      	movs	r2, r0
 800465e:	000b      	movs	r3, r1
 8004660:	0e11      	lsrs	r1, r2, #24
 8004662:	021d      	lsls	r5, r3, #8
 8004664:	430d      	orrs	r5, r1
 8004666:	0214      	lsls	r4, r2, #8
 8004668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	085b      	lsrs	r3, r3, #1
 800466e:	60bb      	str	r3, [r7, #8]
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	68b8      	ldr	r0, [r7, #8]
 8004676:	68f9      	ldr	r1, [r7, #12]
 8004678:	1900      	adds	r0, r0, r4
 800467a:	4169      	adcs	r1, r5
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	603b      	str	r3, [r7, #0]
 8004682:	2300      	movs	r3, #0
 8004684:	607b      	str	r3, [r7, #4]
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f7fb fec3 	bl	8000414 <__aeabi_uldivmod>
 800468e:	0002      	movs	r2, r0
 8004690:	000b      	movs	r3, r1
 8004692:	0013      	movs	r3, r2
 8004694:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004696:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004698:	23c0      	movs	r3, #192	; 0xc0
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	429a      	cmp	r2, r3
 800469e:	d309      	bcc.n	80046b4 <UART_SetConfig+0x398>
 80046a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046a2:	2380      	movs	r3, #128	; 0x80
 80046a4:	035b      	lsls	r3, r3, #13
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d204      	bcs.n	80046b4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046b0:	60da      	str	r2, [r3, #12]
 80046b2:	e0d6      	b.n	8004862 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80046b4:	231a      	movs	r3, #26
 80046b6:	2220      	movs	r2, #32
 80046b8:	189b      	adds	r3, r3, r2
 80046ba:	19db      	adds	r3, r3, r7
 80046bc:	2201      	movs	r2, #1
 80046be:	701a      	strb	r2, [r3, #0]
 80046c0:	e0cf      	b.n	8004862 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c4:	69da      	ldr	r2, [r3, #28]
 80046c6:	2380      	movs	r3, #128	; 0x80
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d000      	beq.n	80046d0 <UART_SetConfig+0x3b4>
 80046ce:	e070      	b.n	80047b2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80046d0:	231b      	movs	r3, #27
 80046d2:	2220      	movs	r2, #32
 80046d4:	189b      	adds	r3, r3, r2
 80046d6:	19db      	adds	r3, r3, r7
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d015      	beq.n	800470a <UART_SetConfig+0x3ee>
 80046de:	dc18      	bgt.n	8004712 <UART_SetConfig+0x3f6>
 80046e0:	2b04      	cmp	r3, #4
 80046e2:	d00d      	beq.n	8004700 <UART_SetConfig+0x3e4>
 80046e4:	dc15      	bgt.n	8004712 <UART_SetConfig+0x3f6>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <UART_SetConfig+0x3d4>
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d005      	beq.n	80046fa <UART_SetConfig+0x3de>
 80046ee:	e010      	b.n	8004712 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046f0:	f7fe f962 	bl	80029b8 <HAL_RCC_GetPCLK1Freq>
 80046f4:	0003      	movs	r3, r0
 80046f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80046f8:	e014      	b.n	8004724 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046fa:	4b66      	ldr	r3, [pc, #408]	; (8004894 <UART_SetConfig+0x578>)
 80046fc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80046fe:	e011      	b.n	8004724 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004700:	f7fe f8ce 	bl	80028a0 <HAL_RCC_GetSysClockFreq>
 8004704:	0003      	movs	r3, r0
 8004706:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004708:	e00c      	b.n	8004724 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800470a:	2380      	movs	r3, #128	; 0x80
 800470c:	021b      	lsls	r3, r3, #8
 800470e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004710:	e008      	b.n	8004724 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004716:	231a      	movs	r3, #26
 8004718:	2220      	movs	r2, #32
 800471a:	189b      	adds	r3, r3, r2
 800471c:	19db      	adds	r3, r3, r7
 800471e:	2201      	movs	r2, #1
 8004720:	701a      	strb	r2, [r3, #0]
        break;
 8004722:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004726:	2b00      	cmp	r3, #0
 8004728:	d100      	bne.n	800472c <UART_SetConfig+0x410>
 800472a:	e09a      	b.n	8004862 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004730:	4b57      	ldr	r3, [pc, #348]	; (8004890 <UART_SetConfig+0x574>)
 8004732:	0052      	lsls	r2, r2, #1
 8004734:	5ad3      	ldrh	r3, [r2, r3]
 8004736:	0019      	movs	r1, r3
 8004738:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800473a:	f7fb fcf5 	bl	8000128 <__udivsi3>
 800473e:	0003      	movs	r3, r0
 8004740:	005a      	lsls	r2, r3, #1
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	18d2      	adds	r2, r2, r3
 800474a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	0019      	movs	r1, r3
 8004750:	0010      	movs	r0, r2
 8004752:	f7fb fce9 	bl	8000128 <__udivsi3>
 8004756:	0003      	movs	r3, r0
 8004758:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800475a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475c:	2b0f      	cmp	r3, #15
 800475e:	d921      	bls.n	80047a4 <UART_SetConfig+0x488>
 8004760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	025b      	lsls	r3, r3, #9
 8004766:	429a      	cmp	r2, r3
 8004768:	d21c      	bcs.n	80047a4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800476a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476c:	b29a      	uxth	r2, r3
 800476e:	200e      	movs	r0, #14
 8004770:	2420      	movs	r4, #32
 8004772:	1903      	adds	r3, r0, r4
 8004774:	19db      	adds	r3, r3, r7
 8004776:	210f      	movs	r1, #15
 8004778:	438a      	bics	r2, r1
 800477a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800477c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477e:	085b      	lsrs	r3, r3, #1
 8004780:	b29b      	uxth	r3, r3
 8004782:	2207      	movs	r2, #7
 8004784:	4013      	ands	r3, r2
 8004786:	b299      	uxth	r1, r3
 8004788:	1903      	adds	r3, r0, r4
 800478a:	19db      	adds	r3, r3, r7
 800478c:	1902      	adds	r2, r0, r4
 800478e:	19d2      	adds	r2, r2, r7
 8004790:	8812      	ldrh	r2, [r2, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	1902      	adds	r2, r0, r4
 800479c:	19d2      	adds	r2, r2, r7
 800479e:	8812      	ldrh	r2, [r2, #0]
 80047a0:	60da      	str	r2, [r3, #12]
 80047a2:	e05e      	b.n	8004862 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80047a4:	231a      	movs	r3, #26
 80047a6:	2220      	movs	r2, #32
 80047a8:	189b      	adds	r3, r3, r2
 80047aa:	19db      	adds	r3, r3, r7
 80047ac:	2201      	movs	r2, #1
 80047ae:	701a      	strb	r2, [r3, #0]
 80047b0:	e057      	b.n	8004862 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047b2:	231b      	movs	r3, #27
 80047b4:	2220      	movs	r2, #32
 80047b6:	189b      	adds	r3, r3, r2
 80047b8:	19db      	adds	r3, r3, r7
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d015      	beq.n	80047ec <UART_SetConfig+0x4d0>
 80047c0:	dc18      	bgt.n	80047f4 <UART_SetConfig+0x4d8>
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	d00d      	beq.n	80047e2 <UART_SetConfig+0x4c6>
 80047c6:	dc15      	bgt.n	80047f4 <UART_SetConfig+0x4d8>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <UART_SetConfig+0x4b6>
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d005      	beq.n	80047dc <UART_SetConfig+0x4c0>
 80047d0:	e010      	b.n	80047f4 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047d2:	f7fe f8f1 	bl	80029b8 <HAL_RCC_GetPCLK1Freq>
 80047d6:	0003      	movs	r3, r0
 80047d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047da:	e014      	b.n	8004806 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047dc:	4b2d      	ldr	r3, [pc, #180]	; (8004894 <UART_SetConfig+0x578>)
 80047de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047e0:	e011      	b.n	8004806 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047e2:	f7fe f85d 	bl	80028a0 <HAL_RCC_GetSysClockFreq>
 80047e6:	0003      	movs	r3, r0
 80047e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047ea:	e00c      	b.n	8004806 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ec:	2380      	movs	r3, #128	; 0x80
 80047ee:	021b      	lsls	r3, r3, #8
 80047f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80047f2:	e008      	b.n	8004806 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80047f8:	231a      	movs	r3, #26
 80047fa:	2220      	movs	r2, #32
 80047fc:	189b      	adds	r3, r3, r2
 80047fe:	19db      	adds	r3, r3, r7
 8004800:	2201      	movs	r2, #1
 8004802:	701a      	strb	r2, [r3, #0]
        break;
 8004804:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004808:	2b00      	cmp	r3, #0
 800480a:	d02a      	beq.n	8004862 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800480c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004810:	4b1f      	ldr	r3, [pc, #124]	; (8004890 <UART_SetConfig+0x574>)
 8004812:	0052      	lsls	r2, r2, #1
 8004814:	5ad3      	ldrh	r3, [r2, r3]
 8004816:	0019      	movs	r1, r3
 8004818:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800481a:	f7fb fc85 	bl	8000128 <__udivsi3>
 800481e:	0003      	movs	r3, r0
 8004820:	001a      	movs	r2, r3
 8004822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	085b      	lsrs	r3, r3, #1
 8004828:	18d2      	adds	r2, r2, r3
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	0019      	movs	r1, r3
 8004830:	0010      	movs	r0, r2
 8004832:	f7fb fc79 	bl	8000128 <__udivsi3>
 8004836:	0003      	movs	r3, r0
 8004838:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800483a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483c:	2b0f      	cmp	r3, #15
 800483e:	d90a      	bls.n	8004856 <UART_SetConfig+0x53a>
 8004840:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004842:	2380      	movs	r3, #128	; 0x80
 8004844:	025b      	lsls	r3, r3, #9
 8004846:	429a      	cmp	r2, r3
 8004848:	d205      	bcs.n	8004856 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800484a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800484c:	b29a      	uxth	r2, r3
 800484e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	60da      	str	r2, [r3, #12]
 8004854:	e005      	b.n	8004862 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004856:	231a      	movs	r3, #26
 8004858:	2220      	movs	r2, #32
 800485a:	189b      	adds	r3, r3, r2
 800485c:	19db      	adds	r3, r3, r7
 800485e:	2201      	movs	r2, #1
 8004860:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004864:	226a      	movs	r2, #106	; 0x6a
 8004866:	2101      	movs	r1, #1
 8004868:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	2268      	movs	r2, #104	; 0x68
 800486e:	2101      	movs	r1, #1
 8004870:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004874:	2200      	movs	r2, #0
 8004876:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	2200      	movs	r2, #0
 800487c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800487e:	231a      	movs	r3, #26
 8004880:	2220      	movs	r2, #32
 8004882:	189b      	adds	r3, r3, r2
 8004884:	19db      	adds	r3, r3, r7
 8004886:	781b      	ldrb	r3, [r3, #0]
}
 8004888:	0018      	movs	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	b010      	add	sp, #64	; 0x40
 800488e:	bdb0      	pop	{r4, r5, r7, pc}
 8004890:	08005f28 	.word	0x08005f28
 8004894:	00f42400 	.word	0x00f42400

08004898 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a4:	2201      	movs	r2, #1
 80048a6:	4013      	ands	r3, r2
 80048a8:	d00b      	beq.n	80048c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	4a4a      	ldr	r2, [pc, #296]	; (80049dc <UART_AdvFeatureConfig+0x144>)
 80048b2:	4013      	ands	r3, r2
 80048b4:	0019      	movs	r1, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	430a      	orrs	r2, r1
 80048c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c6:	2202      	movs	r2, #2
 80048c8:	4013      	ands	r3, r2
 80048ca:	d00b      	beq.n	80048e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4a43      	ldr	r2, [pc, #268]	; (80049e0 <UART_AdvFeatureConfig+0x148>)
 80048d4:	4013      	ands	r3, r2
 80048d6:	0019      	movs	r1, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e8:	2204      	movs	r2, #4
 80048ea:	4013      	ands	r3, r2
 80048ec:	d00b      	beq.n	8004906 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	4a3b      	ldr	r2, [pc, #236]	; (80049e4 <UART_AdvFeatureConfig+0x14c>)
 80048f6:	4013      	ands	r3, r2
 80048f8:	0019      	movs	r1, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490a:	2208      	movs	r2, #8
 800490c:	4013      	ands	r3, r2
 800490e:	d00b      	beq.n	8004928 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	4a34      	ldr	r2, [pc, #208]	; (80049e8 <UART_AdvFeatureConfig+0x150>)
 8004918:	4013      	ands	r3, r2
 800491a:	0019      	movs	r1, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	430a      	orrs	r2, r1
 8004926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492c:	2210      	movs	r2, #16
 800492e:	4013      	ands	r3, r2
 8004930:	d00b      	beq.n	800494a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a2c      	ldr	r2, [pc, #176]	; (80049ec <UART_AdvFeatureConfig+0x154>)
 800493a:	4013      	ands	r3, r2
 800493c:	0019      	movs	r1, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494e:	2220      	movs	r2, #32
 8004950:	4013      	ands	r3, r2
 8004952:	d00b      	beq.n	800496c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	4a25      	ldr	r2, [pc, #148]	; (80049f0 <UART_AdvFeatureConfig+0x158>)
 800495c:	4013      	ands	r3, r2
 800495e:	0019      	movs	r1, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004970:	2240      	movs	r2, #64	; 0x40
 8004972:	4013      	ands	r3, r2
 8004974:	d01d      	beq.n	80049b2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	4a1d      	ldr	r2, [pc, #116]	; (80049f4 <UART_AdvFeatureConfig+0x15c>)
 800497e:	4013      	ands	r3, r2
 8004980:	0019      	movs	r1, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004992:	2380      	movs	r3, #128	; 0x80
 8004994:	035b      	lsls	r3, r3, #13
 8004996:	429a      	cmp	r2, r3
 8004998:	d10b      	bne.n	80049b2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	4a15      	ldr	r2, [pc, #84]	; (80049f8 <UART_AdvFeatureConfig+0x160>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	0019      	movs	r1, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	430a      	orrs	r2, r1
 80049b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b6:	2280      	movs	r2, #128	; 0x80
 80049b8:	4013      	ands	r3, r2
 80049ba:	d00b      	beq.n	80049d4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	4a0e      	ldr	r2, [pc, #56]	; (80049fc <UART_AdvFeatureConfig+0x164>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	0019      	movs	r1, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	430a      	orrs	r2, r1
 80049d2:	605a      	str	r2, [r3, #4]
  }
}
 80049d4:	46c0      	nop			; (mov r8, r8)
 80049d6:	46bd      	mov	sp, r7
 80049d8:	b002      	add	sp, #8
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	fffdffff 	.word	0xfffdffff
 80049e0:	fffeffff 	.word	0xfffeffff
 80049e4:	fffbffff 	.word	0xfffbffff
 80049e8:	ffff7fff 	.word	0xffff7fff
 80049ec:	ffffefff 	.word	0xffffefff
 80049f0:	ffffdfff 	.word	0xffffdfff
 80049f4:	ffefffff 	.word	0xffefffff
 80049f8:	ff9fffff 	.word	0xff9fffff
 80049fc:	fff7ffff 	.word	0xfff7ffff

08004a00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2290      	movs	r2, #144	; 0x90
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a10:	f7fc fcc6 	bl	80013a0 <HAL_GetTick>
 8004a14:	0003      	movs	r3, r0
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2208      	movs	r2, #8
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b08      	cmp	r3, #8
 8004a24:	d10c      	bne.n	8004a40 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2280      	movs	r2, #128	; 0x80
 8004a2a:	0391      	lsls	r1, r2, #14
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	4a1a      	ldr	r2, [pc, #104]	; (8004a98 <UART_CheckIdleState+0x98>)
 8004a30:	9200      	str	r2, [sp, #0]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f000 f832 	bl	8004a9c <UART_WaitOnFlagUntilTimeout>
 8004a38:	1e03      	subs	r3, r0, #0
 8004a3a:	d001      	beq.n	8004a40 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e026      	b.n	8004a8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2204      	movs	r2, #4
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d10c      	bne.n	8004a68 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2280      	movs	r2, #128	; 0x80
 8004a52:	03d1      	lsls	r1, r2, #15
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	4a10      	ldr	r2, [pc, #64]	; (8004a98 <UART_CheckIdleState+0x98>)
 8004a58:	9200      	str	r2, [sp, #0]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f000 f81e 	bl	8004a9c <UART_WaitOnFlagUntilTimeout>
 8004a60:	1e03      	subs	r3, r0, #0
 8004a62:	d001      	beq.n	8004a68 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e012      	b.n	8004a8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2288      	movs	r2, #136	; 0x88
 8004a6c:	2120      	movs	r1, #32
 8004a6e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	228c      	movs	r2, #140	; 0x8c
 8004a74:	2120      	movs	r1, #32
 8004a76:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2284      	movs	r2, #132	; 0x84
 8004a88:	2100      	movs	r1, #0
 8004a8a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	0018      	movs	r0, r3
 8004a90:	46bd      	mov	sp, r7
 8004a92:	b004      	add	sp, #16
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	46c0      	nop			; (mov r8, r8)
 8004a98:	01ffffff 	.word	0x01ffffff

08004a9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b094      	sub	sp, #80	; 0x50
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	603b      	str	r3, [r7, #0]
 8004aa8:	1dfb      	adds	r3, r7, #7
 8004aaa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aac:	e0a7      	b.n	8004bfe <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	d100      	bne.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004ab4:	e0a3      	b.n	8004bfe <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ab6:	f7fc fc73 	bl	80013a0 <HAL_GetTick>
 8004aba:	0002      	movs	r2, r0
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d302      	bcc.n	8004acc <UART_WaitOnFlagUntilTimeout+0x30>
 8004ac6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d13f      	bne.n	8004b4c <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004acc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004adc:	f383 8810 	msr	PRIMASK, r3
}
 8004ae0:	46c0      	nop			; (mov r8, r8)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	494e      	ldr	r1, [pc, #312]	; (8004c28 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004aee:	400a      	ands	r2, r1
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004af4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af8:	f383 8810 	msr	PRIMASK, r3
}
 8004afc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004afe:	f3ef 8310 	mrs	r3, PRIMASK
 8004b02:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b06:	643b      	str	r3, [r7, #64]	; 0x40
 8004b08:	2301      	movs	r3, #1
 8004b0a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0e:	f383 8810 	msr	PRIMASK, r3
}
 8004b12:	46c0      	nop			; (mov r8, r8)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2101      	movs	r1, #1
 8004b20:	438a      	bics	r2, r1
 8004b22:	609a      	str	r2, [r3, #8]
 8004b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b2a:	f383 8810 	msr	PRIMASK, r3
}
 8004b2e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2288      	movs	r2, #136	; 0x88
 8004b34:	2120      	movs	r1, #32
 8004b36:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	228c      	movs	r2, #140	; 0x8c
 8004b3c:	2120      	movs	r1, #32
 8004b3e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2284      	movs	r2, #132	; 0x84
 8004b44:	2100      	movs	r1, #0
 8004b46:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e069      	b.n	8004c20 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2204      	movs	r2, #4
 8004b54:	4013      	ands	r3, r2
 8004b56:	d052      	beq.n	8004bfe <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	69da      	ldr	r2, [r3, #28]
 8004b5e:	2380      	movs	r3, #128	; 0x80
 8004b60:	011b      	lsls	r3, r3, #4
 8004b62:	401a      	ands	r2, r3
 8004b64:	2380      	movs	r3, #128	; 0x80
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d148      	bne.n	8004bfe <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2280      	movs	r2, #128	; 0x80
 8004b72:	0112      	lsls	r2, r2, #4
 8004b74:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b76:	f3ef 8310 	mrs	r3, PRIMASK
 8004b7a:	613b      	str	r3, [r7, #16]
  return(result);
 8004b7c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b80:	2301      	movs	r3, #1
 8004b82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f383 8810 	msr	PRIMASK, r3
}
 8004b8a:	46c0      	nop			; (mov r8, r8)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4924      	ldr	r1, [pc, #144]	; (8004c28 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004b98:	400a      	ands	r2, r1
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b9e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	f383 8810 	msr	PRIMASK, r3
}
 8004ba6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8004bac:	61fb      	str	r3, [r7, #28]
  return(result);
 8004bae:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb0:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	f383 8810 	msr	PRIMASK, r3
}
 8004bbc:	46c0      	nop			; (mov r8, r8)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2101      	movs	r1, #1
 8004bca:	438a      	bics	r2, r1
 8004bcc:	609a      	str	r2, [r3, #8]
 8004bce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bd0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd4:	f383 8810 	msr	PRIMASK, r3
}
 8004bd8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2288      	movs	r2, #136	; 0x88
 8004bde:	2120      	movs	r1, #32
 8004be0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	228c      	movs	r2, #140	; 0x8c
 8004be6:	2120      	movs	r1, #32
 8004be8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2290      	movs	r2, #144	; 0x90
 8004bee:	2120      	movs	r1, #32
 8004bf0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2284      	movs	r2, #132	; 0x84
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e010      	b.n	8004c20 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	4013      	ands	r3, r2
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	425a      	negs	r2, r3
 8004c0e:	4153      	adcs	r3, r2
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	001a      	movs	r2, r3
 8004c14:	1dfb      	adds	r3, r7, #7
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d100      	bne.n	8004c1e <UART_WaitOnFlagUntilTimeout+0x182>
 8004c1c:	e747      	b.n	8004aae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	0018      	movs	r0, r3
 8004c22:	46bd      	mov	sp, r7
 8004c24:	b014      	add	sp, #80	; 0x50
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	fffffe5f 	.word	0xfffffe5f

08004c2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b090      	sub	sp, #64	; 0x40
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	1dbb      	adds	r3, r7, #6
 8004c38:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	1dba      	adds	r2, r7, #6
 8004c44:	215c      	movs	r1, #92	; 0x5c
 8004c46:	8812      	ldrh	r2, [r2, #0]
 8004c48:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2290      	movs	r2, #144	; 0x90
 8004c4e:	2100      	movs	r1, #0
 8004c50:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	228c      	movs	r2, #140	; 0x8c
 8004c56:	2122      	movs	r1, #34	; 0x22
 8004c58:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2280      	movs	r2, #128	; 0x80
 8004c5e:	589b      	ldr	r3, [r3, r2]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d02d      	beq.n	8004cc0 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2280      	movs	r2, #128	; 0x80
 8004c68:	589b      	ldr	r3, [r3, r2]
 8004c6a:	4a40      	ldr	r2, [pc, #256]	; (8004d6c <UART_Start_Receive_DMA+0x140>)
 8004c6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2280      	movs	r2, #128	; 0x80
 8004c72:	589b      	ldr	r3, [r3, r2]
 8004c74:	4a3e      	ldr	r2, [pc, #248]	; (8004d70 <UART_Start_Receive_DMA+0x144>)
 8004c76:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2280      	movs	r2, #128	; 0x80
 8004c7c:	589b      	ldr	r3, [r3, r2]
 8004c7e:	4a3d      	ldr	r2, [pc, #244]	; (8004d74 <UART_Start_Receive_DMA+0x148>)
 8004c80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2280      	movs	r2, #128	; 0x80
 8004c86:	589b      	ldr	r3, [r3, r2]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2280      	movs	r2, #128	; 0x80
 8004c90:	5898      	ldr	r0, [r3, r2]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	3324      	adds	r3, #36	; 0x24
 8004c98:	0019      	movs	r1, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c9e:	001a      	movs	r2, r3
 8004ca0:	1dbb      	adds	r3, r7, #6
 8004ca2:	881b      	ldrh	r3, [r3, #0]
 8004ca4:	f7fc fd12 	bl	80016cc <HAL_DMA_Start_IT>
 8004ca8:	1e03      	subs	r3, r0, #0
 8004caa:	d009      	beq.n	8004cc0 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2290      	movs	r2, #144	; 0x90
 8004cb0:	2110      	movs	r1, #16
 8004cb2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	228c      	movs	r2, #140	; 0x8c
 8004cb8:	2120      	movs	r1, #32
 8004cba:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e050      	b.n	8004d62 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d019      	beq.n	8004cfc <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8004ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd8:	f383 8810 	msr	PRIMASK, r3
}
 8004cdc:	46c0      	nop			; (mov r8, r8)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2180      	movs	r1, #128	; 0x80
 8004cea:	0049      	lsls	r1, r1, #1
 8004cec:	430a      	orrs	r2, r1
 8004cee:	601a      	str	r2, [r3, #0]
 8004cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cf2:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	f383 8810 	msr	PRIMASK, r3
}
 8004cfa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004d00:	613b      	str	r3, [r7, #16]
  return(result);
 8004d02:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d04:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d06:	2301      	movs	r3, #1
 8004d08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f383 8810 	msr	PRIMASK, r3
}
 8004d10:	46c0      	nop			; (mov r8, r8)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	609a      	str	r2, [r3, #8]
 8004d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	f383 8810 	msr	PRIMASK, r3
}
 8004d2c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d2e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d32:	61fb      	str	r3, [r7, #28]
  return(result);
 8004d34:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d36:	637b      	str	r3, [r7, #52]	; 0x34
 8004d38:	2301      	movs	r3, #1
 8004d3a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d3c:	6a3b      	ldr	r3, [r7, #32]
 8004d3e:	f383 8810 	msr	PRIMASK, r3
}
 8004d42:	46c0      	nop			; (mov r8, r8)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2140      	movs	r1, #64	; 0x40
 8004d50:	430a      	orrs	r2, r1
 8004d52:	609a      	str	r2, [r3, #8]
 8004d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5a:	f383 8810 	msr	PRIMASK, r3
}
 8004d5e:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	0018      	movs	r0, r3
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b010      	add	sp, #64	; 0x40
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	08004ec5 	.word	0x08004ec5
 8004d70:	08004ff5 	.word	0x08004ff5
 8004d74:	08005037 	.word	0x08005037

08004d78 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08a      	sub	sp, #40	; 0x28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d80:	f3ef 8310 	mrs	r3, PRIMASK
 8004d84:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d86:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004d88:	627b      	str	r3, [r7, #36]	; 0x24
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f383 8810 	msr	PRIMASK, r3
}
 8004d94:	46c0      	nop			; (mov r8, r8)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	21c0      	movs	r1, #192	; 0xc0
 8004da2:	438a      	bics	r2, r1
 8004da4:	601a      	str	r2, [r3, #0]
 8004da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f383 8810 	msr	PRIMASK, r3
}
 8004db0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004db2:	f3ef 8310 	mrs	r3, PRIMASK
 8004db6:	617b      	str	r3, [r7, #20]
  return(result);
 8004db8:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004dba:	623b      	str	r3, [r7, #32]
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	f383 8810 	msr	PRIMASK, r3
}
 8004dc6:	46c0      	nop			; (mov r8, r8)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4908      	ldr	r1, [pc, #32]	; (8004df4 <UART_EndTxTransfer+0x7c>)
 8004dd4:	400a      	ands	r2, r1
 8004dd6:	609a      	str	r2, [r3, #8]
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f383 8810 	msr	PRIMASK, r3
}
 8004de2:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2288      	movs	r2, #136	; 0x88
 8004de8:	2120      	movs	r1, #32
 8004dea:	5099      	str	r1, [r3, r2]
}
 8004dec:	46c0      	nop			; (mov r8, r8)
 8004dee:	46bd      	mov	sp, r7
 8004df0:	b00a      	add	sp, #40	; 0x28
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	ff7fffff 	.word	0xff7fffff

08004df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08e      	sub	sp, #56	; 0x38
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e00:	f3ef 8310 	mrs	r3, PRIMASK
 8004e04:	617b      	str	r3, [r7, #20]
  return(result);
 8004e06:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e08:	637b      	str	r3, [r7, #52]	; 0x34
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	f383 8810 	msr	PRIMASK, r3
}
 8004e14:	46c0      	nop			; (mov r8, r8)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4926      	ldr	r1, [pc, #152]	; (8004ebc <UART_EndRxTransfer+0xc4>)
 8004e22:	400a      	ands	r2, r1
 8004e24:	601a      	str	r2, [r3, #0]
 8004e26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e28:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	f383 8810 	msr	PRIMASK, r3
}
 8004e30:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e32:	f3ef 8310 	mrs	r3, PRIMASK
 8004e36:	623b      	str	r3, [r7, #32]
  return(result);
 8004e38:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e3a:	633b      	str	r3, [r7, #48]	; 0x30
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	f383 8810 	msr	PRIMASK, r3
}
 8004e46:	46c0      	nop			; (mov r8, r8)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	491b      	ldr	r1, [pc, #108]	; (8004ec0 <UART_EndRxTransfer+0xc8>)
 8004e54:	400a      	ands	r2, r1
 8004e56:	609a      	str	r2, [r3, #8]
 8004e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5e:	f383 8810 	msr	PRIMASK, r3
}
 8004e62:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d118      	bne.n	8004e9e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e6c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e70:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e72:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e76:	2301      	movs	r3, #1
 8004e78:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f383 8810 	msr	PRIMASK, r3
}
 8004e80:	46c0      	nop			; (mov r8, r8)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2110      	movs	r1, #16
 8004e8e:	438a      	bics	r2, r1
 8004e90:	601a      	str	r2, [r3, #0]
 8004e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f383 8810 	msr	PRIMASK, r3
}
 8004e9c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	228c      	movs	r2, #140	; 0x8c
 8004ea2:	2120      	movs	r1, #32
 8004ea4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004eb2:	46c0      	nop			; (mov r8, r8)
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	b00e      	add	sp, #56	; 0x38
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	46c0      	nop			; (mov r8, r8)
 8004ebc:	fffffedf 	.word	0xfffffedf
 8004ec0:	effffffe 	.word	0xeffffffe

08004ec4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b094      	sub	sp, #80	; 0x50
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2220      	movs	r2, #32
 8004eda:	4013      	ands	r3, r2
 8004edc:	d16f      	bne.n	8004fbe <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004ede:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ee0:	225e      	movs	r2, #94	; 0x5e
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ee6:	f3ef 8310 	mrs	r3, PRIMASK
 8004eea:	61bb      	str	r3, [r7, #24]
  return(result);
 8004eec:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004eee:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	f383 8810 	msr	PRIMASK, r3
}
 8004efa:	46c0      	nop			; (mov r8, r8)
 8004efc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	493a      	ldr	r1, [pc, #232]	; (8004ff0 <UART_DMAReceiveCplt+0x12c>)
 8004f08:	400a      	ands	r2, r1
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f10:	6a3b      	ldr	r3, [r7, #32]
 8004f12:	f383 8810 	msr	PRIMASK, r3
}
 8004f16:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f18:	f3ef 8310 	mrs	r3, PRIMASK
 8004f1c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f20:	647b      	str	r3, [r7, #68]	; 0x44
 8004f22:	2301      	movs	r3, #1
 8004f24:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f28:	f383 8810 	msr	PRIMASK, r3
}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2101      	movs	r1, #1
 8004f3a:	438a      	bics	r2, r1
 8004f3c:	609a      	str	r2, [r3, #8]
 8004f3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f40:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f44:	f383 8810 	msr	PRIMASK, r3
}
 8004f48:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8004f4e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f52:	643b      	str	r3, [r7, #64]	; 0x40
 8004f54:	2301      	movs	r3, #1
 8004f56:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f5a:	f383 8810 	msr	PRIMASK, r3
}
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689a      	ldr	r2, [r3, #8]
 8004f66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2140      	movs	r1, #64	; 0x40
 8004f6c:	438a      	bics	r2, r1
 8004f6e:	609a      	str	r2, [r3, #8]
 8004f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f72:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f76:	f383 8810 	msr	PRIMASK, r3
}
 8004f7a:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f7e:	228c      	movs	r2, #140	; 0x8c
 8004f80:	2120      	movs	r1, #32
 8004f82:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d118      	bne.n	8004fbe <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f90:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f92:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f96:	2301      	movs	r3, #1
 8004f98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f383 8810 	msr	PRIMASK, r3
}
 8004fa0:	46c0      	nop			; (mov r8, r8)
 8004fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2110      	movs	r1, #16
 8004fae:	438a      	bics	r2, r1
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f383 8810 	msr	PRIMASK, r3
}
 8004fbc:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d108      	bne.n	8004fde <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fce:	225c      	movs	r2, #92	; 0x5c
 8004fd0:	5a9a      	ldrh	r2, [r3, r2]
 8004fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fd4:	0011      	movs	r1, r2
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f7fb fe3e 	bl	8000c58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fdc:	e003      	b.n	8004fe6 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8004fde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	f7ff f983 	bl	80042ec <HAL_UART_RxCpltCallback>
}
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	b014      	add	sp, #80	; 0x50
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	46c0      	nop			; (mov r8, r8)
 8004ff0:	fffffeff 	.word	0xfffffeff

08004ff4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005000:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800500c:	2b01      	cmp	r3, #1
 800500e:	d10a      	bne.n	8005026 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	225c      	movs	r2, #92	; 0x5c
 8005014:	5a9b      	ldrh	r3, [r3, r2]
 8005016:	085b      	lsrs	r3, r3, #1
 8005018:	b29a      	uxth	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	0011      	movs	r1, r2
 800501e:	0018      	movs	r0, r3
 8005020:	f7fb fe1a 	bl	8000c58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005024:	e003      	b.n	800502e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	0018      	movs	r0, r3
 800502a:	f7ff f967 	bl	80042fc <HAL_UART_RxHalfCpltCallback>
}
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	46bd      	mov	sp, r7
 8005032:	b004      	add	sp, #16
 8005034:	bd80      	pop	{r7, pc}

08005036 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b086      	sub	sp, #24
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005042:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2288      	movs	r2, #136	; 0x88
 8005048:	589b      	ldr	r3, [r3, r2]
 800504a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	228c      	movs	r2, #140	; 0x8c
 8005050:	589b      	ldr	r3, [r3, r2]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	2280      	movs	r2, #128	; 0x80
 800505c:	4013      	ands	r3, r2
 800505e:	2b80      	cmp	r3, #128	; 0x80
 8005060:	d10a      	bne.n	8005078 <UART_DMAError+0x42>
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	2b21      	cmp	r3, #33	; 0x21
 8005066:	d107      	bne.n	8005078 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	2256      	movs	r2, #86	; 0x56
 800506c:	2100      	movs	r1, #0
 800506e:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	0018      	movs	r0, r3
 8005074:	f7ff fe80 	bl	8004d78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	2240      	movs	r2, #64	; 0x40
 8005080:	4013      	ands	r3, r2
 8005082:	2b40      	cmp	r3, #64	; 0x40
 8005084:	d10a      	bne.n	800509c <UART_DMAError+0x66>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b22      	cmp	r3, #34	; 0x22
 800508a:	d107      	bne.n	800509c <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	225e      	movs	r2, #94	; 0x5e
 8005090:	2100      	movs	r1, #0
 8005092:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	0018      	movs	r0, r3
 8005098:	f7ff feae 	bl	8004df8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2290      	movs	r2, #144	; 0x90
 80050a0:	589b      	ldr	r3, [r3, r2]
 80050a2:	2210      	movs	r2, #16
 80050a4:	431a      	orrs	r2, r3
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2190      	movs	r1, #144	; 0x90
 80050aa:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	0018      	movs	r0, r3
 80050b0:	f7ff f92c 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b4:	46c0      	nop			; (mov r8, r8)
 80050b6:	46bd      	mov	sp, r7
 80050b8:	b006      	add	sp, #24
 80050ba:	bd80      	pop	{r7, pc}

080050bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	225e      	movs	r2, #94	; 0x5e
 80050ce:	2100      	movs	r1, #0
 80050d0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2256      	movs	r2, #86	; 0x56
 80050d6:	2100      	movs	r1, #0
 80050d8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	0018      	movs	r0, r3
 80050de:	f7ff f915 	bl	800430c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050e2:	46c0      	nop			; (mov r8, r8)
 80050e4:	46bd      	mov	sp, r7
 80050e6:	b004      	add	sp, #16
 80050e8:	bd80      	pop	{r7, pc}

080050ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b086      	sub	sp, #24
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050f2:	f3ef 8310 	mrs	r3, PRIMASK
 80050f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80050f8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050fa:	617b      	str	r3, [r7, #20]
 80050fc:	2301      	movs	r3, #1
 80050fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f383 8810 	msr	PRIMASK, r3
}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2140      	movs	r1, #64	; 0x40
 8005114:	438a      	bics	r2, r1
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f383 8810 	msr	PRIMASK, r3
}
 8005122:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2288      	movs	r2, #136	; 0x88
 8005128:	2120      	movs	r1, #32
 800512a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	0018      	movs	r0, r3
 8005136:	f7ff f8d1 	bl	80042dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800513a:	46c0      	nop			; (mov r8, r8)
 800513c:	46bd      	mov	sp, r7
 800513e:	b006      	add	sp, #24
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b082      	sub	sp, #8
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800514a:	46c0      	nop			; (mov r8, r8)
 800514c:	46bd      	mov	sp, r7
 800514e:	b002      	add	sp, #8
 8005150:	bd80      	pop	{r7, pc}

08005152 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800515a:	46c0      	nop			; (mov r8, r8)
 800515c:	46bd      	mov	sp, r7
 800515e:	b002      	add	sp, #8
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b082      	sub	sp, #8
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	46bd      	mov	sp, r7
 800516e:	b002      	add	sp, #8
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2284      	movs	r2, #132	; 0x84
 8005180:	5c9b      	ldrb	r3, [r3, r2]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d101      	bne.n	800518a <HAL_UARTEx_DisableFifoMode+0x16>
 8005186:	2302      	movs	r3, #2
 8005188:	e027      	b.n	80051da <HAL_UARTEx_DisableFifoMode+0x66>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2284      	movs	r2, #132	; 0x84
 800518e:	2101      	movs	r1, #1
 8005190:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2288      	movs	r2, #136	; 0x88
 8005196:	2124      	movs	r1, #36	; 0x24
 8005198:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2101      	movs	r1, #1
 80051ae:	438a      	bics	r2, r1
 80051b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	4a0b      	ldr	r2, [pc, #44]	; (80051e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80051b6:	4013      	ands	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2288      	movs	r2, #136	; 0x88
 80051cc:	2120      	movs	r1, #32
 80051ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2284      	movs	r2, #132	; 0x84
 80051d4:	2100      	movs	r1, #0
 80051d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	0018      	movs	r0, r3
 80051dc:	46bd      	mov	sp, r7
 80051de:	b004      	add	sp, #16
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	dfffffff 	.word	0xdfffffff

080051e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2284      	movs	r2, #132	; 0x84
 80051f6:	5c9b      	ldrb	r3, [r3, r2]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e02e      	b.n	800525e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2284      	movs	r2, #132	; 0x84
 8005204:	2101      	movs	r1, #1
 8005206:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2288      	movs	r2, #136	; 0x88
 800520c:	2124      	movs	r1, #36	; 0x24
 800520e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2101      	movs	r1, #1
 8005224:	438a      	bics	r2, r1
 8005226:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	00db      	lsls	r3, r3, #3
 8005230:	08d9      	lsrs	r1, r3, #3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	0018      	movs	r0, r3
 8005240:	f000 f8bc 	bl	80053bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2288      	movs	r2, #136	; 0x88
 8005250:	2120      	movs	r1, #32
 8005252:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2284      	movs	r2, #132	; 0x84
 8005258:	2100      	movs	r1, #0
 800525a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	0018      	movs	r0, r3
 8005260:	46bd      	mov	sp, r7
 8005262:	b004      	add	sp, #16
 8005264:	bd80      	pop	{r7, pc}
	...

08005268 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2284      	movs	r2, #132	; 0x84
 8005276:	5c9b      	ldrb	r3, [r3, r2]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d101      	bne.n	8005280 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800527c:	2302      	movs	r3, #2
 800527e:	e02f      	b.n	80052e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2284      	movs	r2, #132	; 0x84
 8005284:	2101      	movs	r1, #1
 8005286:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2288      	movs	r2, #136	; 0x88
 800528c:	2124      	movs	r1, #36	; 0x24
 800528e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2101      	movs	r1, #1
 80052a4:	438a      	bics	r2, r1
 80052a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	4a0e      	ldr	r2, [pc, #56]	; (80052e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80052b0:	4013      	ands	r3, r2
 80052b2:	0019      	movs	r1, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	430a      	orrs	r2, r1
 80052bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	0018      	movs	r0, r3
 80052c2:	f000 f87b 	bl	80053bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2288      	movs	r2, #136	; 0x88
 80052d2:	2120      	movs	r1, #32
 80052d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2284      	movs	r2, #132	; 0x84
 80052da:	2100      	movs	r1, #0
 80052dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	0018      	movs	r0, r3
 80052e2:	46bd      	mov	sp, r7
 80052e4:	b004      	add	sp, #16
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	f1ffffff 	.word	0xf1ffffff

080052ec <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ec:	b5b0      	push	{r4, r5, r7, lr}
 80052ee:	b08a      	sub	sp, #40	; 0x28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	1dbb      	adds	r3, r7, #6
 80052f8:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	228c      	movs	r2, #140	; 0x8c
 80052fe:	589b      	ldr	r3, [r3, r2]
 8005300:	2b20      	cmp	r3, #32
 8005302:	d156      	bne.n	80053b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800530a:	1dbb      	adds	r3, r7, #6
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e04e      	b.n	80053b4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	2380      	movs	r3, #128	; 0x80
 800531c:	015b      	lsls	r3, r3, #5
 800531e:	429a      	cmp	r2, r3
 8005320:	d109      	bne.n	8005336 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d105      	bne.n	8005336 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2201      	movs	r2, #1
 800532e:	4013      	ands	r3, r2
 8005330:	d001      	beq.n	8005336 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e03e      	b.n	80053b4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005342:	2527      	movs	r5, #39	; 0x27
 8005344:	197c      	adds	r4, r7, r5
 8005346:	1dbb      	adds	r3, r7, #6
 8005348:	881a      	ldrh	r2, [r3, #0]
 800534a:	68b9      	ldr	r1, [r7, #8]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	0018      	movs	r0, r3
 8005350:	f7ff fc6c 	bl	8004c2c <UART_Start_Receive_DMA>
 8005354:	0003      	movs	r3, r0
 8005356:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005358:	197b      	adds	r3, r7, r5
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d124      	bne.n	80053aa <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005364:	2b01      	cmp	r3, #1
 8005366:	d11c      	bne.n	80053a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2210      	movs	r2, #16
 800536e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005370:	f3ef 8310 	mrs	r3, PRIMASK
 8005374:	617b      	str	r3, [r7, #20]
  return(result);
 8005376:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005378:	623b      	str	r3, [r7, #32]
 800537a:	2301      	movs	r3, #1
 800537c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	f383 8810 	msr	PRIMASK, r3
}
 8005384:	46c0      	nop			; (mov r8, r8)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2110      	movs	r1, #16
 8005392:	430a      	orrs	r2, r1
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	f383 8810 	msr	PRIMASK, r3
}
 80053a0:	e003      	b.n	80053aa <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80053a2:	2327      	movs	r3, #39	; 0x27
 80053a4:	18fb      	adds	r3, r7, r3
 80053a6:	2201      	movs	r2, #1
 80053a8:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80053aa:	2327      	movs	r3, #39	; 0x27
 80053ac:	18fb      	adds	r3, r7, r3
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	e000      	b.n	80053b4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 80053b2:	2302      	movs	r3, #2
  }
}
 80053b4:	0018      	movs	r0, r3
 80053b6:	46bd      	mov	sp, r7
 80053b8:	b00a      	add	sp, #40	; 0x28
 80053ba:	bdb0      	pop	{r4, r5, r7, pc}

080053bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d108      	bne.n	80053de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	226a      	movs	r2, #106	; 0x6a
 80053d0:	2101      	movs	r1, #1
 80053d2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2268      	movs	r2, #104	; 0x68
 80053d8:	2101      	movs	r1, #1
 80053da:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053dc:	e043      	b.n	8005466 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053de:	260f      	movs	r6, #15
 80053e0:	19bb      	adds	r3, r7, r6
 80053e2:	2208      	movs	r2, #8
 80053e4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053e6:	200e      	movs	r0, #14
 80053e8:	183b      	adds	r3, r7, r0
 80053ea:	2208      	movs	r2, #8
 80053ec:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	0e5b      	lsrs	r3, r3, #25
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	240d      	movs	r4, #13
 80053fa:	193b      	adds	r3, r7, r4
 80053fc:	2107      	movs	r1, #7
 80053fe:	400a      	ands	r2, r1
 8005400:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	0f5b      	lsrs	r3, r3, #29
 800540a:	b2da      	uxtb	r2, r3
 800540c:	250c      	movs	r5, #12
 800540e:	197b      	adds	r3, r7, r5
 8005410:	2107      	movs	r1, #7
 8005412:	400a      	ands	r2, r1
 8005414:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005416:	183b      	adds	r3, r7, r0
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	197a      	adds	r2, r7, r5
 800541c:	7812      	ldrb	r2, [r2, #0]
 800541e:	4914      	ldr	r1, [pc, #80]	; (8005470 <UARTEx_SetNbDataToProcess+0xb4>)
 8005420:	5c8a      	ldrb	r2, [r1, r2]
 8005422:	435a      	muls	r2, r3
 8005424:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005426:	197b      	adds	r3, r7, r5
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	4a12      	ldr	r2, [pc, #72]	; (8005474 <UARTEx_SetNbDataToProcess+0xb8>)
 800542c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800542e:	0019      	movs	r1, r3
 8005430:	f7fa ff04 	bl	800023c <__divsi3>
 8005434:	0003      	movs	r3, r0
 8005436:	b299      	uxth	r1, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	226a      	movs	r2, #106	; 0x6a
 800543c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800543e:	19bb      	adds	r3, r7, r6
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	193a      	adds	r2, r7, r4
 8005444:	7812      	ldrb	r2, [r2, #0]
 8005446:	490a      	ldr	r1, [pc, #40]	; (8005470 <UARTEx_SetNbDataToProcess+0xb4>)
 8005448:	5c8a      	ldrb	r2, [r1, r2]
 800544a:	435a      	muls	r2, r3
 800544c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800544e:	193b      	adds	r3, r7, r4
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	4a08      	ldr	r2, [pc, #32]	; (8005474 <UARTEx_SetNbDataToProcess+0xb8>)
 8005454:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005456:	0019      	movs	r1, r3
 8005458:	f7fa fef0 	bl	800023c <__divsi3>
 800545c:	0003      	movs	r3, r0
 800545e:	b299      	uxth	r1, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2268      	movs	r2, #104	; 0x68
 8005464:	5299      	strh	r1, [r3, r2]
}
 8005466:	46c0      	nop			; (mov r8, r8)
 8005468:	46bd      	mov	sp, r7
 800546a:	b005      	add	sp, #20
 800546c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800546e:	46c0      	nop			; (mov r8, r8)
 8005470:	08005f40 	.word	0x08005f40
 8005474:	08005f48 	.word	0x08005f48

08005478 <__errno>:
 8005478:	4b01      	ldr	r3, [pc, #4]	; (8005480 <__errno+0x8>)
 800547a:	6818      	ldr	r0, [r3, #0]
 800547c:	4770      	bx	lr
 800547e:	46c0      	nop			; (mov r8, r8)
 8005480:	20000040 	.word	0x20000040

08005484 <__libc_init_array>:
 8005484:	b570      	push	{r4, r5, r6, lr}
 8005486:	2600      	movs	r6, #0
 8005488:	4d0c      	ldr	r5, [pc, #48]	; (80054bc <__libc_init_array+0x38>)
 800548a:	4c0d      	ldr	r4, [pc, #52]	; (80054c0 <__libc_init_array+0x3c>)
 800548c:	1b64      	subs	r4, r4, r5
 800548e:	10a4      	asrs	r4, r4, #2
 8005490:	42a6      	cmp	r6, r4
 8005492:	d109      	bne.n	80054a8 <__libc_init_array+0x24>
 8005494:	2600      	movs	r6, #0
 8005496:	f000 fc9d 	bl	8005dd4 <_init>
 800549a:	4d0a      	ldr	r5, [pc, #40]	; (80054c4 <__libc_init_array+0x40>)
 800549c:	4c0a      	ldr	r4, [pc, #40]	; (80054c8 <__libc_init_array+0x44>)
 800549e:	1b64      	subs	r4, r4, r5
 80054a0:	10a4      	asrs	r4, r4, #2
 80054a2:	42a6      	cmp	r6, r4
 80054a4:	d105      	bne.n	80054b2 <__libc_init_array+0x2e>
 80054a6:	bd70      	pop	{r4, r5, r6, pc}
 80054a8:	00b3      	lsls	r3, r6, #2
 80054aa:	58eb      	ldr	r3, [r5, r3]
 80054ac:	4798      	blx	r3
 80054ae:	3601      	adds	r6, #1
 80054b0:	e7ee      	b.n	8005490 <__libc_init_array+0xc>
 80054b2:	00b3      	lsls	r3, r6, #2
 80054b4:	58eb      	ldr	r3, [r5, r3]
 80054b6:	4798      	blx	r3
 80054b8:	3601      	adds	r6, #1
 80054ba:	e7f2      	b.n	80054a2 <__libc_init_array+0x1e>
 80054bc:	08005f8c 	.word	0x08005f8c
 80054c0:	08005f8c 	.word	0x08005f8c
 80054c4:	08005f8c 	.word	0x08005f8c
 80054c8:	08005f90 	.word	0x08005f90

080054cc <memset>:
 80054cc:	0003      	movs	r3, r0
 80054ce:	1882      	adds	r2, r0, r2
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d100      	bne.n	80054d6 <memset+0xa>
 80054d4:	4770      	bx	lr
 80054d6:	7019      	strb	r1, [r3, #0]
 80054d8:	3301      	adds	r3, #1
 80054da:	e7f9      	b.n	80054d0 <memset+0x4>

080054dc <siprintf>:
 80054dc:	b40e      	push	{r1, r2, r3}
 80054de:	b500      	push	{lr}
 80054e0:	490b      	ldr	r1, [pc, #44]	; (8005510 <siprintf+0x34>)
 80054e2:	b09c      	sub	sp, #112	; 0x70
 80054e4:	ab1d      	add	r3, sp, #116	; 0x74
 80054e6:	9002      	str	r0, [sp, #8]
 80054e8:	9006      	str	r0, [sp, #24]
 80054ea:	9107      	str	r1, [sp, #28]
 80054ec:	9104      	str	r1, [sp, #16]
 80054ee:	4809      	ldr	r0, [pc, #36]	; (8005514 <siprintf+0x38>)
 80054f0:	4909      	ldr	r1, [pc, #36]	; (8005518 <siprintf+0x3c>)
 80054f2:	cb04      	ldmia	r3!, {r2}
 80054f4:	9105      	str	r1, [sp, #20]
 80054f6:	6800      	ldr	r0, [r0, #0]
 80054f8:	a902      	add	r1, sp, #8
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	f000 f882 	bl	8005604 <_svfiprintf_r>
 8005500:	2300      	movs	r3, #0
 8005502:	9a02      	ldr	r2, [sp, #8]
 8005504:	7013      	strb	r3, [r2, #0]
 8005506:	b01c      	add	sp, #112	; 0x70
 8005508:	bc08      	pop	{r3}
 800550a:	b003      	add	sp, #12
 800550c:	4718      	bx	r3
 800550e:	46c0      	nop			; (mov r8, r8)
 8005510:	7fffffff 	.word	0x7fffffff
 8005514:	20000040 	.word	0x20000040
 8005518:	ffff0208 	.word	0xffff0208

0800551c <strncmp>:
 800551c:	b530      	push	{r4, r5, lr}
 800551e:	0005      	movs	r5, r0
 8005520:	1e10      	subs	r0, r2, #0
 8005522:	d008      	beq.n	8005536 <strncmp+0x1a>
 8005524:	2400      	movs	r4, #0
 8005526:	3a01      	subs	r2, #1
 8005528:	5d2b      	ldrb	r3, [r5, r4]
 800552a:	5d08      	ldrb	r0, [r1, r4]
 800552c:	4283      	cmp	r3, r0
 800552e:	d101      	bne.n	8005534 <strncmp+0x18>
 8005530:	4294      	cmp	r4, r2
 8005532:	d101      	bne.n	8005538 <strncmp+0x1c>
 8005534:	1a18      	subs	r0, r3, r0
 8005536:	bd30      	pop	{r4, r5, pc}
 8005538:	3401      	adds	r4, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1f4      	bne.n	8005528 <strncmp+0xc>
 800553e:	e7f9      	b.n	8005534 <strncmp+0x18>

08005540 <__ssputs_r>:
 8005540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005542:	688e      	ldr	r6, [r1, #8]
 8005544:	b085      	sub	sp, #20
 8005546:	0007      	movs	r7, r0
 8005548:	000c      	movs	r4, r1
 800554a:	9203      	str	r2, [sp, #12]
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	429e      	cmp	r6, r3
 8005550:	d83c      	bhi.n	80055cc <__ssputs_r+0x8c>
 8005552:	2390      	movs	r3, #144	; 0x90
 8005554:	898a      	ldrh	r2, [r1, #12]
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	421a      	tst	r2, r3
 800555a:	d034      	beq.n	80055c6 <__ssputs_r+0x86>
 800555c:	6909      	ldr	r1, [r1, #16]
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	6960      	ldr	r0, [r4, #20]
 8005562:	1a5b      	subs	r3, r3, r1
 8005564:	9302      	str	r3, [sp, #8]
 8005566:	2303      	movs	r3, #3
 8005568:	4343      	muls	r3, r0
 800556a:	0fdd      	lsrs	r5, r3, #31
 800556c:	18ed      	adds	r5, r5, r3
 800556e:	9b01      	ldr	r3, [sp, #4]
 8005570:	9802      	ldr	r0, [sp, #8]
 8005572:	3301      	adds	r3, #1
 8005574:	181b      	adds	r3, r3, r0
 8005576:	106d      	asrs	r5, r5, #1
 8005578:	42ab      	cmp	r3, r5
 800557a:	d900      	bls.n	800557e <__ssputs_r+0x3e>
 800557c:	001d      	movs	r5, r3
 800557e:	0553      	lsls	r3, r2, #21
 8005580:	d532      	bpl.n	80055e8 <__ssputs_r+0xa8>
 8005582:	0029      	movs	r1, r5
 8005584:	0038      	movs	r0, r7
 8005586:	f000 fb53 	bl	8005c30 <_malloc_r>
 800558a:	1e06      	subs	r6, r0, #0
 800558c:	d109      	bne.n	80055a2 <__ssputs_r+0x62>
 800558e:	230c      	movs	r3, #12
 8005590:	603b      	str	r3, [r7, #0]
 8005592:	2340      	movs	r3, #64	; 0x40
 8005594:	2001      	movs	r0, #1
 8005596:	89a2      	ldrh	r2, [r4, #12]
 8005598:	4240      	negs	r0, r0
 800559a:	4313      	orrs	r3, r2
 800559c:	81a3      	strh	r3, [r4, #12]
 800559e:	b005      	add	sp, #20
 80055a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055a2:	9a02      	ldr	r2, [sp, #8]
 80055a4:	6921      	ldr	r1, [r4, #16]
 80055a6:	f000 faba 	bl	8005b1e <memcpy>
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	4a14      	ldr	r2, [pc, #80]	; (8005600 <__ssputs_r+0xc0>)
 80055ae:	401a      	ands	r2, r3
 80055b0:	2380      	movs	r3, #128	; 0x80
 80055b2:	4313      	orrs	r3, r2
 80055b4:	81a3      	strh	r3, [r4, #12]
 80055b6:	9b02      	ldr	r3, [sp, #8]
 80055b8:	6126      	str	r6, [r4, #16]
 80055ba:	18f6      	adds	r6, r6, r3
 80055bc:	6026      	str	r6, [r4, #0]
 80055be:	6165      	str	r5, [r4, #20]
 80055c0:	9e01      	ldr	r6, [sp, #4]
 80055c2:	1aed      	subs	r5, r5, r3
 80055c4:	60a5      	str	r5, [r4, #8]
 80055c6:	9b01      	ldr	r3, [sp, #4]
 80055c8:	429e      	cmp	r6, r3
 80055ca:	d900      	bls.n	80055ce <__ssputs_r+0x8e>
 80055cc:	9e01      	ldr	r6, [sp, #4]
 80055ce:	0032      	movs	r2, r6
 80055d0:	9903      	ldr	r1, [sp, #12]
 80055d2:	6820      	ldr	r0, [r4, #0]
 80055d4:	f000 faac 	bl	8005b30 <memmove>
 80055d8:	68a3      	ldr	r3, [r4, #8]
 80055da:	2000      	movs	r0, #0
 80055dc:	1b9b      	subs	r3, r3, r6
 80055de:	60a3      	str	r3, [r4, #8]
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	199e      	adds	r6, r3, r6
 80055e4:	6026      	str	r6, [r4, #0]
 80055e6:	e7da      	b.n	800559e <__ssputs_r+0x5e>
 80055e8:	002a      	movs	r2, r5
 80055ea:	0038      	movs	r0, r7
 80055ec:	f000 fb96 	bl	8005d1c <_realloc_r>
 80055f0:	1e06      	subs	r6, r0, #0
 80055f2:	d1e0      	bne.n	80055b6 <__ssputs_r+0x76>
 80055f4:	0038      	movs	r0, r7
 80055f6:	6921      	ldr	r1, [r4, #16]
 80055f8:	f000 faae 	bl	8005b58 <_free_r>
 80055fc:	e7c7      	b.n	800558e <__ssputs_r+0x4e>
 80055fe:	46c0      	nop			; (mov r8, r8)
 8005600:	fffffb7f 	.word	0xfffffb7f

08005604 <_svfiprintf_r>:
 8005604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005606:	b0a1      	sub	sp, #132	; 0x84
 8005608:	9003      	str	r0, [sp, #12]
 800560a:	001d      	movs	r5, r3
 800560c:	898b      	ldrh	r3, [r1, #12]
 800560e:	000f      	movs	r7, r1
 8005610:	0016      	movs	r6, r2
 8005612:	061b      	lsls	r3, r3, #24
 8005614:	d511      	bpl.n	800563a <_svfiprintf_r+0x36>
 8005616:	690b      	ldr	r3, [r1, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10e      	bne.n	800563a <_svfiprintf_r+0x36>
 800561c:	2140      	movs	r1, #64	; 0x40
 800561e:	f000 fb07 	bl	8005c30 <_malloc_r>
 8005622:	6038      	str	r0, [r7, #0]
 8005624:	6138      	str	r0, [r7, #16]
 8005626:	2800      	cmp	r0, #0
 8005628:	d105      	bne.n	8005636 <_svfiprintf_r+0x32>
 800562a:	230c      	movs	r3, #12
 800562c:	9a03      	ldr	r2, [sp, #12]
 800562e:	3801      	subs	r0, #1
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	b021      	add	sp, #132	; 0x84
 8005634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005636:	2340      	movs	r3, #64	; 0x40
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	2300      	movs	r3, #0
 800563c:	ac08      	add	r4, sp, #32
 800563e:	6163      	str	r3, [r4, #20]
 8005640:	3320      	adds	r3, #32
 8005642:	7663      	strb	r3, [r4, #25]
 8005644:	3310      	adds	r3, #16
 8005646:	76a3      	strb	r3, [r4, #26]
 8005648:	9507      	str	r5, [sp, #28]
 800564a:	0035      	movs	r5, r6
 800564c:	782b      	ldrb	r3, [r5, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <_svfiprintf_r+0x52>
 8005652:	2b25      	cmp	r3, #37	; 0x25
 8005654:	d147      	bne.n	80056e6 <_svfiprintf_r+0xe2>
 8005656:	1bab      	subs	r3, r5, r6
 8005658:	9305      	str	r3, [sp, #20]
 800565a:	42b5      	cmp	r5, r6
 800565c:	d00c      	beq.n	8005678 <_svfiprintf_r+0x74>
 800565e:	0032      	movs	r2, r6
 8005660:	0039      	movs	r1, r7
 8005662:	9803      	ldr	r0, [sp, #12]
 8005664:	f7ff ff6c 	bl	8005540 <__ssputs_r>
 8005668:	1c43      	adds	r3, r0, #1
 800566a:	d100      	bne.n	800566e <_svfiprintf_r+0x6a>
 800566c:	e0ae      	b.n	80057cc <_svfiprintf_r+0x1c8>
 800566e:	6962      	ldr	r2, [r4, #20]
 8005670:	9b05      	ldr	r3, [sp, #20]
 8005672:	4694      	mov	ip, r2
 8005674:	4463      	add	r3, ip
 8005676:	6163      	str	r3, [r4, #20]
 8005678:	782b      	ldrb	r3, [r5, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d100      	bne.n	8005680 <_svfiprintf_r+0x7c>
 800567e:	e0a5      	b.n	80057cc <_svfiprintf_r+0x1c8>
 8005680:	2201      	movs	r2, #1
 8005682:	2300      	movs	r3, #0
 8005684:	4252      	negs	r2, r2
 8005686:	6062      	str	r2, [r4, #4]
 8005688:	a904      	add	r1, sp, #16
 800568a:	3254      	adds	r2, #84	; 0x54
 800568c:	1852      	adds	r2, r2, r1
 800568e:	1c6e      	adds	r6, r5, #1
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	60e3      	str	r3, [r4, #12]
 8005694:	60a3      	str	r3, [r4, #8]
 8005696:	7013      	strb	r3, [r2, #0]
 8005698:	65a3      	str	r3, [r4, #88]	; 0x58
 800569a:	2205      	movs	r2, #5
 800569c:	7831      	ldrb	r1, [r6, #0]
 800569e:	4854      	ldr	r0, [pc, #336]	; (80057f0 <_svfiprintf_r+0x1ec>)
 80056a0:	f000 fa32 	bl	8005b08 <memchr>
 80056a4:	1c75      	adds	r5, r6, #1
 80056a6:	2800      	cmp	r0, #0
 80056a8:	d11f      	bne.n	80056ea <_svfiprintf_r+0xe6>
 80056aa:	6822      	ldr	r2, [r4, #0]
 80056ac:	06d3      	lsls	r3, r2, #27
 80056ae:	d504      	bpl.n	80056ba <_svfiprintf_r+0xb6>
 80056b0:	2353      	movs	r3, #83	; 0x53
 80056b2:	a904      	add	r1, sp, #16
 80056b4:	185b      	adds	r3, r3, r1
 80056b6:	2120      	movs	r1, #32
 80056b8:	7019      	strb	r1, [r3, #0]
 80056ba:	0713      	lsls	r3, r2, #28
 80056bc:	d504      	bpl.n	80056c8 <_svfiprintf_r+0xc4>
 80056be:	2353      	movs	r3, #83	; 0x53
 80056c0:	a904      	add	r1, sp, #16
 80056c2:	185b      	adds	r3, r3, r1
 80056c4:	212b      	movs	r1, #43	; 0x2b
 80056c6:	7019      	strb	r1, [r3, #0]
 80056c8:	7833      	ldrb	r3, [r6, #0]
 80056ca:	2b2a      	cmp	r3, #42	; 0x2a
 80056cc:	d016      	beq.n	80056fc <_svfiprintf_r+0xf8>
 80056ce:	0035      	movs	r5, r6
 80056d0:	2100      	movs	r1, #0
 80056d2:	200a      	movs	r0, #10
 80056d4:	68e3      	ldr	r3, [r4, #12]
 80056d6:	782a      	ldrb	r2, [r5, #0]
 80056d8:	1c6e      	adds	r6, r5, #1
 80056da:	3a30      	subs	r2, #48	; 0x30
 80056dc:	2a09      	cmp	r2, #9
 80056de:	d94e      	bls.n	800577e <_svfiprintf_r+0x17a>
 80056e0:	2900      	cmp	r1, #0
 80056e2:	d111      	bne.n	8005708 <_svfiprintf_r+0x104>
 80056e4:	e017      	b.n	8005716 <_svfiprintf_r+0x112>
 80056e6:	3501      	adds	r5, #1
 80056e8:	e7b0      	b.n	800564c <_svfiprintf_r+0x48>
 80056ea:	4b41      	ldr	r3, [pc, #260]	; (80057f0 <_svfiprintf_r+0x1ec>)
 80056ec:	6822      	ldr	r2, [r4, #0]
 80056ee:	1ac0      	subs	r0, r0, r3
 80056f0:	2301      	movs	r3, #1
 80056f2:	4083      	lsls	r3, r0
 80056f4:	4313      	orrs	r3, r2
 80056f6:	002e      	movs	r6, r5
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	e7ce      	b.n	800569a <_svfiprintf_r+0x96>
 80056fc:	9b07      	ldr	r3, [sp, #28]
 80056fe:	1d19      	adds	r1, r3, #4
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	9107      	str	r1, [sp, #28]
 8005704:	2b00      	cmp	r3, #0
 8005706:	db01      	blt.n	800570c <_svfiprintf_r+0x108>
 8005708:	930b      	str	r3, [sp, #44]	; 0x2c
 800570a:	e004      	b.n	8005716 <_svfiprintf_r+0x112>
 800570c:	425b      	negs	r3, r3
 800570e:	60e3      	str	r3, [r4, #12]
 8005710:	2302      	movs	r3, #2
 8005712:	4313      	orrs	r3, r2
 8005714:	6023      	str	r3, [r4, #0]
 8005716:	782b      	ldrb	r3, [r5, #0]
 8005718:	2b2e      	cmp	r3, #46	; 0x2e
 800571a:	d10a      	bne.n	8005732 <_svfiprintf_r+0x12e>
 800571c:	786b      	ldrb	r3, [r5, #1]
 800571e:	2b2a      	cmp	r3, #42	; 0x2a
 8005720:	d135      	bne.n	800578e <_svfiprintf_r+0x18a>
 8005722:	9b07      	ldr	r3, [sp, #28]
 8005724:	3502      	adds	r5, #2
 8005726:	1d1a      	adds	r2, r3, #4
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	9207      	str	r2, [sp, #28]
 800572c:	2b00      	cmp	r3, #0
 800572e:	db2b      	blt.n	8005788 <_svfiprintf_r+0x184>
 8005730:	9309      	str	r3, [sp, #36]	; 0x24
 8005732:	4e30      	ldr	r6, [pc, #192]	; (80057f4 <_svfiprintf_r+0x1f0>)
 8005734:	2203      	movs	r2, #3
 8005736:	0030      	movs	r0, r6
 8005738:	7829      	ldrb	r1, [r5, #0]
 800573a:	f000 f9e5 	bl	8005b08 <memchr>
 800573e:	2800      	cmp	r0, #0
 8005740:	d006      	beq.n	8005750 <_svfiprintf_r+0x14c>
 8005742:	2340      	movs	r3, #64	; 0x40
 8005744:	1b80      	subs	r0, r0, r6
 8005746:	4083      	lsls	r3, r0
 8005748:	6822      	ldr	r2, [r4, #0]
 800574a:	3501      	adds	r5, #1
 800574c:	4313      	orrs	r3, r2
 800574e:	6023      	str	r3, [r4, #0]
 8005750:	7829      	ldrb	r1, [r5, #0]
 8005752:	2206      	movs	r2, #6
 8005754:	4828      	ldr	r0, [pc, #160]	; (80057f8 <_svfiprintf_r+0x1f4>)
 8005756:	1c6e      	adds	r6, r5, #1
 8005758:	7621      	strb	r1, [r4, #24]
 800575a:	f000 f9d5 	bl	8005b08 <memchr>
 800575e:	2800      	cmp	r0, #0
 8005760:	d03c      	beq.n	80057dc <_svfiprintf_r+0x1d8>
 8005762:	4b26      	ldr	r3, [pc, #152]	; (80057fc <_svfiprintf_r+0x1f8>)
 8005764:	2b00      	cmp	r3, #0
 8005766:	d125      	bne.n	80057b4 <_svfiprintf_r+0x1b0>
 8005768:	2207      	movs	r2, #7
 800576a:	9b07      	ldr	r3, [sp, #28]
 800576c:	3307      	adds	r3, #7
 800576e:	4393      	bics	r3, r2
 8005770:	3308      	adds	r3, #8
 8005772:	9307      	str	r3, [sp, #28]
 8005774:	6963      	ldr	r3, [r4, #20]
 8005776:	9a04      	ldr	r2, [sp, #16]
 8005778:	189b      	adds	r3, r3, r2
 800577a:	6163      	str	r3, [r4, #20]
 800577c:	e765      	b.n	800564a <_svfiprintf_r+0x46>
 800577e:	4343      	muls	r3, r0
 8005780:	0035      	movs	r5, r6
 8005782:	2101      	movs	r1, #1
 8005784:	189b      	adds	r3, r3, r2
 8005786:	e7a6      	b.n	80056d6 <_svfiprintf_r+0xd2>
 8005788:	2301      	movs	r3, #1
 800578a:	425b      	negs	r3, r3
 800578c:	e7d0      	b.n	8005730 <_svfiprintf_r+0x12c>
 800578e:	2300      	movs	r3, #0
 8005790:	200a      	movs	r0, #10
 8005792:	001a      	movs	r2, r3
 8005794:	3501      	adds	r5, #1
 8005796:	6063      	str	r3, [r4, #4]
 8005798:	7829      	ldrb	r1, [r5, #0]
 800579a:	1c6e      	adds	r6, r5, #1
 800579c:	3930      	subs	r1, #48	; 0x30
 800579e:	2909      	cmp	r1, #9
 80057a0:	d903      	bls.n	80057aa <_svfiprintf_r+0x1a6>
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0c5      	beq.n	8005732 <_svfiprintf_r+0x12e>
 80057a6:	9209      	str	r2, [sp, #36]	; 0x24
 80057a8:	e7c3      	b.n	8005732 <_svfiprintf_r+0x12e>
 80057aa:	4342      	muls	r2, r0
 80057ac:	0035      	movs	r5, r6
 80057ae:	2301      	movs	r3, #1
 80057b0:	1852      	adds	r2, r2, r1
 80057b2:	e7f1      	b.n	8005798 <_svfiprintf_r+0x194>
 80057b4:	ab07      	add	r3, sp, #28
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	003a      	movs	r2, r7
 80057ba:	0021      	movs	r1, r4
 80057bc:	4b10      	ldr	r3, [pc, #64]	; (8005800 <_svfiprintf_r+0x1fc>)
 80057be:	9803      	ldr	r0, [sp, #12]
 80057c0:	e000      	b.n	80057c4 <_svfiprintf_r+0x1c0>
 80057c2:	bf00      	nop
 80057c4:	9004      	str	r0, [sp, #16]
 80057c6:	9b04      	ldr	r3, [sp, #16]
 80057c8:	3301      	adds	r3, #1
 80057ca:	d1d3      	bne.n	8005774 <_svfiprintf_r+0x170>
 80057cc:	89bb      	ldrh	r3, [r7, #12]
 80057ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 80057d0:	065b      	lsls	r3, r3, #25
 80057d2:	d400      	bmi.n	80057d6 <_svfiprintf_r+0x1d2>
 80057d4:	e72d      	b.n	8005632 <_svfiprintf_r+0x2e>
 80057d6:	2001      	movs	r0, #1
 80057d8:	4240      	negs	r0, r0
 80057da:	e72a      	b.n	8005632 <_svfiprintf_r+0x2e>
 80057dc:	ab07      	add	r3, sp, #28
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	003a      	movs	r2, r7
 80057e2:	0021      	movs	r1, r4
 80057e4:	4b06      	ldr	r3, [pc, #24]	; (8005800 <_svfiprintf_r+0x1fc>)
 80057e6:	9803      	ldr	r0, [sp, #12]
 80057e8:	f000 f87c 	bl	80058e4 <_printf_i>
 80057ec:	e7ea      	b.n	80057c4 <_svfiprintf_r+0x1c0>
 80057ee:	46c0      	nop			; (mov r8, r8)
 80057f0:	08005f50 	.word	0x08005f50
 80057f4:	08005f56 	.word	0x08005f56
 80057f8:	08005f5a 	.word	0x08005f5a
 80057fc:	00000000 	.word	0x00000000
 8005800:	08005541 	.word	0x08005541

08005804 <_printf_common>:
 8005804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005806:	0015      	movs	r5, r2
 8005808:	9301      	str	r3, [sp, #4]
 800580a:	688a      	ldr	r2, [r1, #8]
 800580c:	690b      	ldr	r3, [r1, #16]
 800580e:	000c      	movs	r4, r1
 8005810:	9000      	str	r0, [sp, #0]
 8005812:	4293      	cmp	r3, r2
 8005814:	da00      	bge.n	8005818 <_printf_common+0x14>
 8005816:	0013      	movs	r3, r2
 8005818:	0022      	movs	r2, r4
 800581a:	602b      	str	r3, [r5, #0]
 800581c:	3243      	adds	r2, #67	; 0x43
 800581e:	7812      	ldrb	r2, [r2, #0]
 8005820:	2a00      	cmp	r2, #0
 8005822:	d001      	beq.n	8005828 <_printf_common+0x24>
 8005824:	3301      	adds	r3, #1
 8005826:	602b      	str	r3, [r5, #0]
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	069b      	lsls	r3, r3, #26
 800582c:	d502      	bpl.n	8005834 <_printf_common+0x30>
 800582e:	682b      	ldr	r3, [r5, #0]
 8005830:	3302      	adds	r3, #2
 8005832:	602b      	str	r3, [r5, #0]
 8005834:	6822      	ldr	r2, [r4, #0]
 8005836:	2306      	movs	r3, #6
 8005838:	0017      	movs	r7, r2
 800583a:	401f      	ands	r7, r3
 800583c:	421a      	tst	r2, r3
 800583e:	d027      	beq.n	8005890 <_printf_common+0x8c>
 8005840:	0023      	movs	r3, r4
 8005842:	3343      	adds	r3, #67	; 0x43
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	1e5a      	subs	r2, r3, #1
 8005848:	4193      	sbcs	r3, r2
 800584a:	6822      	ldr	r2, [r4, #0]
 800584c:	0692      	lsls	r2, r2, #26
 800584e:	d430      	bmi.n	80058b2 <_printf_common+0xae>
 8005850:	0022      	movs	r2, r4
 8005852:	9901      	ldr	r1, [sp, #4]
 8005854:	9800      	ldr	r0, [sp, #0]
 8005856:	9e08      	ldr	r6, [sp, #32]
 8005858:	3243      	adds	r2, #67	; 0x43
 800585a:	47b0      	blx	r6
 800585c:	1c43      	adds	r3, r0, #1
 800585e:	d025      	beq.n	80058ac <_printf_common+0xa8>
 8005860:	2306      	movs	r3, #6
 8005862:	6820      	ldr	r0, [r4, #0]
 8005864:	682a      	ldr	r2, [r5, #0]
 8005866:	68e1      	ldr	r1, [r4, #12]
 8005868:	2500      	movs	r5, #0
 800586a:	4003      	ands	r3, r0
 800586c:	2b04      	cmp	r3, #4
 800586e:	d103      	bne.n	8005878 <_printf_common+0x74>
 8005870:	1a8d      	subs	r5, r1, r2
 8005872:	43eb      	mvns	r3, r5
 8005874:	17db      	asrs	r3, r3, #31
 8005876:	401d      	ands	r5, r3
 8005878:	68a3      	ldr	r3, [r4, #8]
 800587a:	6922      	ldr	r2, [r4, #16]
 800587c:	4293      	cmp	r3, r2
 800587e:	dd01      	ble.n	8005884 <_printf_common+0x80>
 8005880:	1a9b      	subs	r3, r3, r2
 8005882:	18ed      	adds	r5, r5, r3
 8005884:	2700      	movs	r7, #0
 8005886:	42bd      	cmp	r5, r7
 8005888:	d120      	bne.n	80058cc <_printf_common+0xc8>
 800588a:	2000      	movs	r0, #0
 800588c:	e010      	b.n	80058b0 <_printf_common+0xac>
 800588e:	3701      	adds	r7, #1
 8005890:	68e3      	ldr	r3, [r4, #12]
 8005892:	682a      	ldr	r2, [r5, #0]
 8005894:	1a9b      	subs	r3, r3, r2
 8005896:	42bb      	cmp	r3, r7
 8005898:	ddd2      	ble.n	8005840 <_printf_common+0x3c>
 800589a:	0022      	movs	r2, r4
 800589c:	2301      	movs	r3, #1
 800589e:	9901      	ldr	r1, [sp, #4]
 80058a0:	9800      	ldr	r0, [sp, #0]
 80058a2:	9e08      	ldr	r6, [sp, #32]
 80058a4:	3219      	adds	r2, #25
 80058a6:	47b0      	blx	r6
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d1f0      	bne.n	800588e <_printf_common+0x8a>
 80058ac:	2001      	movs	r0, #1
 80058ae:	4240      	negs	r0, r0
 80058b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058b2:	2030      	movs	r0, #48	; 0x30
 80058b4:	18e1      	adds	r1, r4, r3
 80058b6:	3143      	adds	r1, #67	; 0x43
 80058b8:	7008      	strb	r0, [r1, #0]
 80058ba:	0021      	movs	r1, r4
 80058bc:	1c5a      	adds	r2, r3, #1
 80058be:	3145      	adds	r1, #69	; 0x45
 80058c0:	7809      	ldrb	r1, [r1, #0]
 80058c2:	18a2      	adds	r2, r4, r2
 80058c4:	3243      	adds	r2, #67	; 0x43
 80058c6:	3302      	adds	r3, #2
 80058c8:	7011      	strb	r1, [r2, #0]
 80058ca:	e7c1      	b.n	8005850 <_printf_common+0x4c>
 80058cc:	0022      	movs	r2, r4
 80058ce:	2301      	movs	r3, #1
 80058d0:	9901      	ldr	r1, [sp, #4]
 80058d2:	9800      	ldr	r0, [sp, #0]
 80058d4:	9e08      	ldr	r6, [sp, #32]
 80058d6:	321a      	adds	r2, #26
 80058d8:	47b0      	blx	r6
 80058da:	1c43      	adds	r3, r0, #1
 80058dc:	d0e6      	beq.n	80058ac <_printf_common+0xa8>
 80058de:	3701      	adds	r7, #1
 80058e0:	e7d1      	b.n	8005886 <_printf_common+0x82>
	...

080058e4 <_printf_i>:
 80058e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058e6:	b08b      	sub	sp, #44	; 0x2c
 80058e8:	9206      	str	r2, [sp, #24]
 80058ea:	000a      	movs	r2, r1
 80058ec:	3243      	adds	r2, #67	; 0x43
 80058ee:	9307      	str	r3, [sp, #28]
 80058f0:	9005      	str	r0, [sp, #20]
 80058f2:	9204      	str	r2, [sp, #16]
 80058f4:	7e0a      	ldrb	r2, [r1, #24]
 80058f6:	000c      	movs	r4, r1
 80058f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058fa:	2a78      	cmp	r2, #120	; 0x78
 80058fc:	d807      	bhi.n	800590e <_printf_i+0x2a>
 80058fe:	2a62      	cmp	r2, #98	; 0x62
 8005900:	d809      	bhi.n	8005916 <_printf_i+0x32>
 8005902:	2a00      	cmp	r2, #0
 8005904:	d100      	bne.n	8005908 <_printf_i+0x24>
 8005906:	e0c1      	b.n	8005a8c <_printf_i+0x1a8>
 8005908:	2a58      	cmp	r2, #88	; 0x58
 800590a:	d100      	bne.n	800590e <_printf_i+0x2a>
 800590c:	e08c      	b.n	8005a28 <_printf_i+0x144>
 800590e:	0026      	movs	r6, r4
 8005910:	3642      	adds	r6, #66	; 0x42
 8005912:	7032      	strb	r2, [r6, #0]
 8005914:	e022      	b.n	800595c <_printf_i+0x78>
 8005916:	0010      	movs	r0, r2
 8005918:	3863      	subs	r0, #99	; 0x63
 800591a:	2815      	cmp	r0, #21
 800591c:	d8f7      	bhi.n	800590e <_printf_i+0x2a>
 800591e:	f7fa fbf9 	bl	8000114 <__gnu_thumb1_case_shi>
 8005922:	0016      	.short	0x0016
 8005924:	fff6001f 	.word	0xfff6001f
 8005928:	fff6fff6 	.word	0xfff6fff6
 800592c:	001ffff6 	.word	0x001ffff6
 8005930:	fff6fff6 	.word	0xfff6fff6
 8005934:	fff6fff6 	.word	0xfff6fff6
 8005938:	003600a8 	.word	0x003600a8
 800593c:	fff6009a 	.word	0xfff6009a
 8005940:	00b9fff6 	.word	0x00b9fff6
 8005944:	0036fff6 	.word	0x0036fff6
 8005948:	fff6fff6 	.word	0xfff6fff6
 800594c:	009e      	.short	0x009e
 800594e:	0026      	movs	r6, r4
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	3642      	adds	r6, #66	; 0x42
 8005954:	1d11      	adds	r1, r2, #4
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	6813      	ldr	r3, [r2, #0]
 800595a:	7033      	strb	r3, [r6, #0]
 800595c:	2301      	movs	r3, #1
 800595e:	e0a7      	b.n	8005ab0 <_printf_i+0x1cc>
 8005960:	6808      	ldr	r0, [r1, #0]
 8005962:	6819      	ldr	r1, [r3, #0]
 8005964:	1d0a      	adds	r2, r1, #4
 8005966:	0605      	lsls	r5, r0, #24
 8005968:	d50b      	bpl.n	8005982 <_printf_i+0x9e>
 800596a:	680d      	ldr	r5, [r1, #0]
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	2d00      	cmp	r5, #0
 8005970:	da03      	bge.n	800597a <_printf_i+0x96>
 8005972:	232d      	movs	r3, #45	; 0x2d
 8005974:	9a04      	ldr	r2, [sp, #16]
 8005976:	426d      	negs	r5, r5
 8005978:	7013      	strb	r3, [r2, #0]
 800597a:	4b61      	ldr	r3, [pc, #388]	; (8005b00 <_printf_i+0x21c>)
 800597c:	270a      	movs	r7, #10
 800597e:	9303      	str	r3, [sp, #12]
 8005980:	e01b      	b.n	80059ba <_printf_i+0xd6>
 8005982:	680d      	ldr	r5, [r1, #0]
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	0641      	lsls	r1, r0, #25
 8005988:	d5f1      	bpl.n	800596e <_printf_i+0x8a>
 800598a:	b22d      	sxth	r5, r5
 800598c:	e7ef      	b.n	800596e <_printf_i+0x8a>
 800598e:	680d      	ldr	r5, [r1, #0]
 8005990:	6819      	ldr	r1, [r3, #0]
 8005992:	1d08      	adds	r0, r1, #4
 8005994:	6018      	str	r0, [r3, #0]
 8005996:	062e      	lsls	r6, r5, #24
 8005998:	d501      	bpl.n	800599e <_printf_i+0xba>
 800599a:	680d      	ldr	r5, [r1, #0]
 800599c:	e003      	b.n	80059a6 <_printf_i+0xc2>
 800599e:	066d      	lsls	r5, r5, #25
 80059a0:	d5fb      	bpl.n	800599a <_printf_i+0xb6>
 80059a2:	680d      	ldr	r5, [r1, #0]
 80059a4:	b2ad      	uxth	r5, r5
 80059a6:	4b56      	ldr	r3, [pc, #344]	; (8005b00 <_printf_i+0x21c>)
 80059a8:	2708      	movs	r7, #8
 80059aa:	9303      	str	r3, [sp, #12]
 80059ac:	2a6f      	cmp	r2, #111	; 0x6f
 80059ae:	d000      	beq.n	80059b2 <_printf_i+0xce>
 80059b0:	3702      	adds	r7, #2
 80059b2:	0023      	movs	r3, r4
 80059b4:	2200      	movs	r2, #0
 80059b6:	3343      	adds	r3, #67	; 0x43
 80059b8:	701a      	strb	r2, [r3, #0]
 80059ba:	6863      	ldr	r3, [r4, #4]
 80059bc:	60a3      	str	r3, [r4, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	db03      	blt.n	80059ca <_printf_i+0xe6>
 80059c2:	2204      	movs	r2, #4
 80059c4:	6821      	ldr	r1, [r4, #0]
 80059c6:	4391      	bics	r1, r2
 80059c8:	6021      	str	r1, [r4, #0]
 80059ca:	2d00      	cmp	r5, #0
 80059cc:	d102      	bne.n	80059d4 <_printf_i+0xf0>
 80059ce:	9e04      	ldr	r6, [sp, #16]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00c      	beq.n	80059ee <_printf_i+0x10a>
 80059d4:	9e04      	ldr	r6, [sp, #16]
 80059d6:	0028      	movs	r0, r5
 80059d8:	0039      	movs	r1, r7
 80059da:	f7fa fc2b 	bl	8000234 <__aeabi_uidivmod>
 80059de:	9b03      	ldr	r3, [sp, #12]
 80059e0:	3e01      	subs	r6, #1
 80059e2:	5c5b      	ldrb	r3, [r3, r1]
 80059e4:	7033      	strb	r3, [r6, #0]
 80059e6:	002b      	movs	r3, r5
 80059e8:	0005      	movs	r5, r0
 80059ea:	429f      	cmp	r7, r3
 80059ec:	d9f3      	bls.n	80059d6 <_printf_i+0xf2>
 80059ee:	2f08      	cmp	r7, #8
 80059f0:	d109      	bne.n	8005a06 <_printf_i+0x122>
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	07db      	lsls	r3, r3, #31
 80059f6:	d506      	bpl.n	8005a06 <_printf_i+0x122>
 80059f8:	6863      	ldr	r3, [r4, #4]
 80059fa:	6922      	ldr	r2, [r4, #16]
 80059fc:	4293      	cmp	r3, r2
 80059fe:	dc02      	bgt.n	8005a06 <_printf_i+0x122>
 8005a00:	2330      	movs	r3, #48	; 0x30
 8005a02:	3e01      	subs	r6, #1
 8005a04:	7033      	strb	r3, [r6, #0]
 8005a06:	9b04      	ldr	r3, [sp, #16]
 8005a08:	1b9b      	subs	r3, r3, r6
 8005a0a:	6123      	str	r3, [r4, #16]
 8005a0c:	9b07      	ldr	r3, [sp, #28]
 8005a0e:	0021      	movs	r1, r4
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	9805      	ldr	r0, [sp, #20]
 8005a14:	9b06      	ldr	r3, [sp, #24]
 8005a16:	aa09      	add	r2, sp, #36	; 0x24
 8005a18:	f7ff fef4 	bl	8005804 <_printf_common>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d14c      	bne.n	8005aba <_printf_i+0x1d6>
 8005a20:	2001      	movs	r0, #1
 8005a22:	4240      	negs	r0, r0
 8005a24:	b00b      	add	sp, #44	; 0x2c
 8005a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a28:	3145      	adds	r1, #69	; 0x45
 8005a2a:	700a      	strb	r2, [r1, #0]
 8005a2c:	4a34      	ldr	r2, [pc, #208]	; (8005b00 <_printf_i+0x21c>)
 8005a2e:	9203      	str	r2, [sp, #12]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	6821      	ldr	r1, [r4, #0]
 8005a34:	ca20      	ldmia	r2!, {r5}
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	0608      	lsls	r0, r1, #24
 8005a3a:	d516      	bpl.n	8005a6a <_printf_i+0x186>
 8005a3c:	07cb      	lsls	r3, r1, #31
 8005a3e:	d502      	bpl.n	8005a46 <_printf_i+0x162>
 8005a40:	2320      	movs	r3, #32
 8005a42:	4319      	orrs	r1, r3
 8005a44:	6021      	str	r1, [r4, #0]
 8005a46:	2710      	movs	r7, #16
 8005a48:	2d00      	cmp	r5, #0
 8005a4a:	d1b2      	bne.n	80059b2 <_printf_i+0xce>
 8005a4c:	2320      	movs	r3, #32
 8005a4e:	6822      	ldr	r2, [r4, #0]
 8005a50:	439a      	bics	r2, r3
 8005a52:	6022      	str	r2, [r4, #0]
 8005a54:	e7ad      	b.n	80059b2 <_printf_i+0xce>
 8005a56:	2220      	movs	r2, #32
 8005a58:	6809      	ldr	r1, [r1, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	6022      	str	r2, [r4, #0]
 8005a5e:	0022      	movs	r2, r4
 8005a60:	2178      	movs	r1, #120	; 0x78
 8005a62:	3245      	adds	r2, #69	; 0x45
 8005a64:	7011      	strb	r1, [r2, #0]
 8005a66:	4a27      	ldr	r2, [pc, #156]	; (8005b04 <_printf_i+0x220>)
 8005a68:	e7e1      	b.n	8005a2e <_printf_i+0x14a>
 8005a6a:	0648      	lsls	r0, r1, #25
 8005a6c:	d5e6      	bpl.n	8005a3c <_printf_i+0x158>
 8005a6e:	b2ad      	uxth	r5, r5
 8005a70:	e7e4      	b.n	8005a3c <_printf_i+0x158>
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	680d      	ldr	r5, [r1, #0]
 8005a76:	1d10      	adds	r0, r2, #4
 8005a78:	6949      	ldr	r1, [r1, #20]
 8005a7a:	6018      	str	r0, [r3, #0]
 8005a7c:	6813      	ldr	r3, [r2, #0]
 8005a7e:	062e      	lsls	r6, r5, #24
 8005a80:	d501      	bpl.n	8005a86 <_printf_i+0x1a2>
 8005a82:	6019      	str	r1, [r3, #0]
 8005a84:	e002      	b.n	8005a8c <_printf_i+0x1a8>
 8005a86:	066d      	lsls	r5, r5, #25
 8005a88:	d5fb      	bpl.n	8005a82 <_printf_i+0x19e>
 8005a8a:	8019      	strh	r1, [r3, #0]
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	9e04      	ldr	r6, [sp, #16]
 8005a90:	6123      	str	r3, [r4, #16]
 8005a92:	e7bb      	b.n	8005a0c <_printf_i+0x128>
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	1d11      	adds	r1, r2, #4
 8005a98:	6019      	str	r1, [r3, #0]
 8005a9a:	6816      	ldr	r6, [r2, #0]
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	0030      	movs	r0, r6
 8005aa0:	6862      	ldr	r2, [r4, #4]
 8005aa2:	f000 f831 	bl	8005b08 <memchr>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d001      	beq.n	8005aae <_printf_i+0x1ca>
 8005aaa:	1b80      	subs	r0, r0, r6
 8005aac:	6060      	str	r0, [r4, #4]
 8005aae:	6863      	ldr	r3, [r4, #4]
 8005ab0:	6123      	str	r3, [r4, #16]
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	9a04      	ldr	r2, [sp, #16]
 8005ab6:	7013      	strb	r3, [r2, #0]
 8005ab8:	e7a8      	b.n	8005a0c <_printf_i+0x128>
 8005aba:	6923      	ldr	r3, [r4, #16]
 8005abc:	0032      	movs	r2, r6
 8005abe:	9906      	ldr	r1, [sp, #24]
 8005ac0:	9805      	ldr	r0, [sp, #20]
 8005ac2:	9d07      	ldr	r5, [sp, #28]
 8005ac4:	47a8      	blx	r5
 8005ac6:	1c43      	adds	r3, r0, #1
 8005ac8:	d0aa      	beq.n	8005a20 <_printf_i+0x13c>
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	079b      	lsls	r3, r3, #30
 8005ace:	d415      	bmi.n	8005afc <_printf_i+0x218>
 8005ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad2:	68e0      	ldr	r0, [r4, #12]
 8005ad4:	4298      	cmp	r0, r3
 8005ad6:	daa5      	bge.n	8005a24 <_printf_i+0x140>
 8005ad8:	0018      	movs	r0, r3
 8005ada:	e7a3      	b.n	8005a24 <_printf_i+0x140>
 8005adc:	0022      	movs	r2, r4
 8005ade:	2301      	movs	r3, #1
 8005ae0:	9906      	ldr	r1, [sp, #24]
 8005ae2:	9805      	ldr	r0, [sp, #20]
 8005ae4:	9e07      	ldr	r6, [sp, #28]
 8005ae6:	3219      	adds	r2, #25
 8005ae8:	47b0      	blx	r6
 8005aea:	1c43      	adds	r3, r0, #1
 8005aec:	d098      	beq.n	8005a20 <_printf_i+0x13c>
 8005aee:	3501      	adds	r5, #1
 8005af0:	68e3      	ldr	r3, [r4, #12]
 8005af2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005af4:	1a9b      	subs	r3, r3, r2
 8005af6:	42ab      	cmp	r3, r5
 8005af8:	dcf0      	bgt.n	8005adc <_printf_i+0x1f8>
 8005afa:	e7e9      	b.n	8005ad0 <_printf_i+0x1ec>
 8005afc:	2500      	movs	r5, #0
 8005afe:	e7f7      	b.n	8005af0 <_printf_i+0x20c>
 8005b00:	08005f61 	.word	0x08005f61
 8005b04:	08005f72 	.word	0x08005f72

08005b08 <memchr>:
 8005b08:	b2c9      	uxtb	r1, r1
 8005b0a:	1882      	adds	r2, r0, r2
 8005b0c:	4290      	cmp	r0, r2
 8005b0e:	d101      	bne.n	8005b14 <memchr+0xc>
 8005b10:	2000      	movs	r0, #0
 8005b12:	4770      	bx	lr
 8005b14:	7803      	ldrb	r3, [r0, #0]
 8005b16:	428b      	cmp	r3, r1
 8005b18:	d0fb      	beq.n	8005b12 <memchr+0xa>
 8005b1a:	3001      	adds	r0, #1
 8005b1c:	e7f6      	b.n	8005b0c <memchr+0x4>

08005b1e <memcpy>:
 8005b1e:	2300      	movs	r3, #0
 8005b20:	b510      	push	{r4, lr}
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d100      	bne.n	8005b28 <memcpy+0xa>
 8005b26:	bd10      	pop	{r4, pc}
 8005b28:	5ccc      	ldrb	r4, [r1, r3]
 8005b2a:	54c4      	strb	r4, [r0, r3]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	e7f8      	b.n	8005b22 <memcpy+0x4>

08005b30 <memmove>:
 8005b30:	b510      	push	{r4, lr}
 8005b32:	4288      	cmp	r0, r1
 8005b34:	d902      	bls.n	8005b3c <memmove+0xc>
 8005b36:	188b      	adds	r3, r1, r2
 8005b38:	4298      	cmp	r0, r3
 8005b3a:	d303      	bcc.n	8005b44 <memmove+0x14>
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e007      	b.n	8005b50 <memmove+0x20>
 8005b40:	5c8b      	ldrb	r3, [r1, r2]
 8005b42:	5483      	strb	r3, [r0, r2]
 8005b44:	3a01      	subs	r2, #1
 8005b46:	d2fb      	bcs.n	8005b40 <memmove+0x10>
 8005b48:	bd10      	pop	{r4, pc}
 8005b4a:	5ccc      	ldrb	r4, [r1, r3]
 8005b4c:	54c4      	strb	r4, [r0, r3]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d1fa      	bne.n	8005b4a <memmove+0x1a>
 8005b54:	e7f8      	b.n	8005b48 <memmove+0x18>
	...

08005b58 <_free_r>:
 8005b58:	b570      	push	{r4, r5, r6, lr}
 8005b5a:	0005      	movs	r5, r0
 8005b5c:	2900      	cmp	r1, #0
 8005b5e:	d010      	beq.n	8005b82 <_free_r+0x2a>
 8005b60:	1f0c      	subs	r4, r1, #4
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	da00      	bge.n	8005b6a <_free_r+0x12>
 8005b68:	18e4      	adds	r4, r4, r3
 8005b6a:	0028      	movs	r0, r5
 8005b6c:	f000 f918 	bl	8005da0 <__malloc_lock>
 8005b70:	4a1d      	ldr	r2, [pc, #116]	; (8005be8 <_free_r+0x90>)
 8005b72:	6813      	ldr	r3, [r2, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d105      	bne.n	8005b84 <_free_r+0x2c>
 8005b78:	6063      	str	r3, [r4, #4]
 8005b7a:	6014      	str	r4, [r2, #0]
 8005b7c:	0028      	movs	r0, r5
 8005b7e:	f000 f917 	bl	8005db0 <__malloc_unlock>
 8005b82:	bd70      	pop	{r4, r5, r6, pc}
 8005b84:	42a3      	cmp	r3, r4
 8005b86:	d908      	bls.n	8005b9a <_free_r+0x42>
 8005b88:	6821      	ldr	r1, [r4, #0]
 8005b8a:	1860      	adds	r0, r4, r1
 8005b8c:	4283      	cmp	r3, r0
 8005b8e:	d1f3      	bne.n	8005b78 <_free_r+0x20>
 8005b90:	6818      	ldr	r0, [r3, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	1841      	adds	r1, r0, r1
 8005b96:	6021      	str	r1, [r4, #0]
 8005b98:	e7ee      	b.n	8005b78 <_free_r+0x20>
 8005b9a:	001a      	movs	r2, r3
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <_free_r+0x4e>
 8005ba2:	42a3      	cmp	r3, r4
 8005ba4:	d9f9      	bls.n	8005b9a <_free_r+0x42>
 8005ba6:	6811      	ldr	r1, [r2, #0]
 8005ba8:	1850      	adds	r0, r2, r1
 8005baa:	42a0      	cmp	r0, r4
 8005bac:	d10b      	bne.n	8005bc6 <_free_r+0x6e>
 8005bae:	6820      	ldr	r0, [r4, #0]
 8005bb0:	1809      	adds	r1, r1, r0
 8005bb2:	1850      	adds	r0, r2, r1
 8005bb4:	6011      	str	r1, [r2, #0]
 8005bb6:	4283      	cmp	r3, r0
 8005bb8:	d1e0      	bne.n	8005b7c <_free_r+0x24>
 8005bba:	6818      	ldr	r0, [r3, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	1841      	adds	r1, r0, r1
 8005bc0:	6011      	str	r1, [r2, #0]
 8005bc2:	6053      	str	r3, [r2, #4]
 8005bc4:	e7da      	b.n	8005b7c <_free_r+0x24>
 8005bc6:	42a0      	cmp	r0, r4
 8005bc8:	d902      	bls.n	8005bd0 <_free_r+0x78>
 8005bca:	230c      	movs	r3, #12
 8005bcc:	602b      	str	r3, [r5, #0]
 8005bce:	e7d5      	b.n	8005b7c <_free_r+0x24>
 8005bd0:	6821      	ldr	r1, [r4, #0]
 8005bd2:	1860      	adds	r0, r4, r1
 8005bd4:	4283      	cmp	r3, r0
 8005bd6:	d103      	bne.n	8005be0 <_free_r+0x88>
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	1841      	adds	r1, r0, r1
 8005bde:	6021      	str	r1, [r4, #0]
 8005be0:	6063      	str	r3, [r4, #4]
 8005be2:	6054      	str	r4, [r2, #4]
 8005be4:	e7ca      	b.n	8005b7c <_free_r+0x24>
 8005be6:	46c0      	nop			; (mov r8, r8)
 8005be8:	200004bc 	.word	0x200004bc

08005bec <sbrk_aligned>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	4e0f      	ldr	r6, [pc, #60]	; (8005c2c <sbrk_aligned+0x40>)
 8005bf0:	000d      	movs	r5, r1
 8005bf2:	6831      	ldr	r1, [r6, #0]
 8005bf4:	0004      	movs	r4, r0
 8005bf6:	2900      	cmp	r1, #0
 8005bf8:	d102      	bne.n	8005c00 <sbrk_aligned+0x14>
 8005bfa:	f000 f8bf 	bl	8005d7c <_sbrk_r>
 8005bfe:	6030      	str	r0, [r6, #0]
 8005c00:	0029      	movs	r1, r5
 8005c02:	0020      	movs	r0, r4
 8005c04:	f000 f8ba 	bl	8005d7c <_sbrk_r>
 8005c08:	1c43      	adds	r3, r0, #1
 8005c0a:	d00a      	beq.n	8005c22 <sbrk_aligned+0x36>
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	1cc5      	adds	r5, r0, #3
 8005c10:	439d      	bics	r5, r3
 8005c12:	42a8      	cmp	r0, r5
 8005c14:	d007      	beq.n	8005c26 <sbrk_aligned+0x3a>
 8005c16:	1a29      	subs	r1, r5, r0
 8005c18:	0020      	movs	r0, r4
 8005c1a:	f000 f8af 	bl	8005d7c <_sbrk_r>
 8005c1e:	1c43      	adds	r3, r0, #1
 8005c20:	d101      	bne.n	8005c26 <sbrk_aligned+0x3a>
 8005c22:	2501      	movs	r5, #1
 8005c24:	426d      	negs	r5, r5
 8005c26:	0028      	movs	r0, r5
 8005c28:	bd70      	pop	{r4, r5, r6, pc}
 8005c2a:	46c0      	nop			; (mov r8, r8)
 8005c2c:	200004c0 	.word	0x200004c0

08005c30 <_malloc_r>:
 8005c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c32:	2203      	movs	r2, #3
 8005c34:	1ccb      	adds	r3, r1, #3
 8005c36:	4393      	bics	r3, r2
 8005c38:	3308      	adds	r3, #8
 8005c3a:	0006      	movs	r6, r0
 8005c3c:	001f      	movs	r7, r3
 8005c3e:	2b0c      	cmp	r3, #12
 8005c40:	d232      	bcs.n	8005ca8 <_malloc_r+0x78>
 8005c42:	270c      	movs	r7, #12
 8005c44:	42b9      	cmp	r1, r7
 8005c46:	d831      	bhi.n	8005cac <_malloc_r+0x7c>
 8005c48:	0030      	movs	r0, r6
 8005c4a:	f000 f8a9 	bl	8005da0 <__malloc_lock>
 8005c4e:	4d32      	ldr	r5, [pc, #200]	; (8005d18 <_malloc_r+0xe8>)
 8005c50:	682b      	ldr	r3, [r5, #0]
 8005c52:	001c      	movs	r4, r3
 8005c54:	2c00      	cmp	r4, #0
 8005c56:	d12e      	bne.n	8005cb6 <_malloc_r+0x86>
 8005c58:	0039      	movs	r1, r7
 8005c5a:	0030      	movs	r0, r6
 8005c5c:	f7ff ffc6 	bl	8005bec <sbrk_aligned>
 8005c60:	0004      	movs	r4, r0
 8005c62:	1c43      	adds	r3, r0, #1
 8005c64:	d11e      	bne.n	8005ca4 <_malloc_r+0x74>
 8005c66:	682c      	ldr	r4, [r5, #0]
 8005c68:	0025      	movs	r5, r4
 8005c6a:	2d00      	cmp	r5, #0
 8005c6c:	d14a      	bne.n	8005d04 <_malloc_r+0xd4>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	0029      	movs	r1, r5
 8005c72:	18e3      	adds	r3, r4, r3
 8005c74:	0030      	movs	r0, r6
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	f000 f880 	bl	8005d7c <_sbrk_r>
 8005c7c:	9b01      	ldr	r3, [sp, #4]
 8005c7e:	4283      	cmp	r3, r0
 8005c80:	d143      	bne.n	8005d0a <_malloc_r+0xda>
 8005c82:	6823      	ldr	r3, [r4, #0]
 8005c84:	3703      	adds	r7, #3
 8005c86:	1aff      	subs	r7, r7, r3
 8005c88:	2303      	movs	r3, #3
 8005c8a:	439f      	bics	r7, r3
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	2f0c      	cmp	r7, #12
 8005c90:	d200      	bcs.n	8005c94 <_malloc_r+0x64>
 8005c92:	270c      	movs	r7, #12
 8005c94:	0039      	movs	r1, r7
 8005c96:	0030      	movs	r0, r6
 8005c98:	f7ff ffa8 	bl	8005bec <sbrk_aligned>
 8005c9c:	1c43      	adds	r3, r0, #1
 8005c9e:	d034      	beq.n	8005d0a <_malloc_r+0xda>
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	19df      	adds	r7, r3, r7
 8005ca4:	6027      	str	r7, [r4, #0]
 8005ca6:	e013      	b.n	8005cd0 <_malloc_r+0xa0>
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	dacb      	bge.n	8005c44 <_malloc_r+0x14>
 8005cac:	230c      	movs	r3, #12
 8005cae:	2500      	movs	r5, #0
 8005cb0:	6033      	str	r3, [r6, #0]
 8005cb2:	0028      	movs	r0, r5
 8005cb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cb6:	6822      	ldr	r2, [r4, #0]
 8005cb8:	1bd1      	subs	r1, r2, r7
 8005cba:	d420      	bmi.n	8005cfe <_malloc_r+0xce>
 8005cbc:	290b      	cmp	r1, #11
 8005cbe:	d917      	bls.n	8005cf0 <_malloc_r+0xc0>
 8005cc0:	19e2      	adds	r2, r4, r7
 8005cc2:	6027      	str	r7, [r4, #0]
 8005cc4:	42a3      	cmp	r3, r4
 8005cc6:	d111      	bne.n	8005cec <_malloc_r+0xbc>
 8005cc8:	602a      	str	r2, [r5, #0]
 8005cca:	6863      	ldr	r3, [r4, #4]
 8005ccc:	6011      	str	r1, [r2, #0]
 8005cce:	6053      	str	r3, [r2, #4]
 8005cd0:	0030      	movs	r0, r6
 8005cd2:	0025      	movs	r5, r4
 8005cd4:	f000 f86c 	bl	8005db0 <__malloc_unlock>
 8005cd8:	2207      	movs	r2, #7
 8005cda:	350b      	adds	r5, #11
 8005cdc:	1d23      	adds	r3, r4, #4
 8005cde:	4395      	bics	r5, r2
 8005ce0:	1aea      	subs	r2, r5, r3
 8005ce2:	429d      	cmp	r5, r3
 8005ce4:	d0e5      	beq.n	8005cb2 <_malloc_r+0x82>
 8005ce6:	1b5b      	subs	r3, r3, r5
 8005ce8:	50a3      	str	r3, [r4, r2]
 8005cea:	e7e2      	b.n	8005cb2 <_malloc_r+0x82>
 8005cec:	605a      	str	r2, [r3, #4]
 8005cee:	e7ec      	b.n	8005cca <_malloc_r+0x9a>
 8005cf0:	6862      	ldr	r2, [r4, #4]
 8005cf2:	42a3      	cmp	r3, r4
 8005cf4:	d101      	bne.n	8005cfa <_malloc_r+0xca>
 8005cf6:	602a      	str	r2, [r5, #0]
 8005cf8:	e7ea      	b.n	8005cd0 <_malloc_r+0xa0>
 8005cfa:	605a      	str	r2, [r3, #4]
 8005cfc:	e7e8      	b.n	8005cd0 <_malloc_r+0xa0>
 8005cfe:	0023      	movs	r3, r4
 8005d00:	6864      	ldr	r4, [r4, #4]
 8005d02:	e7a7      	b.n	8005c54 <_malloc_r+0x24>
 8005d04:	002c      	movs	r4, r5
 8005d06:	686d      	ldr	r5, [r5, #4]
 8005d08:	e7af      	b.n	8005c6a <_malloc_r+0x3a>
 8005d0a:	230c      	movs	r3, #12
 8005d0c:	0030      	movs	r0, r6
 8005d0e:	6033      	str	r3, [r6, #0]
 8005d10:	f000 f84e 	bl	8005db0 <__malloc_unlock>
 8005d14:	e7cd      	b.n	8005cb2 <_malloc_r+0x82>
 8005d16:	46c0      	nop			; (mov r8, r8)
 8005d18:	200004bc 	.word	0x200004bc

08005d1c <_realloc_r>:
 8005d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d1e:	0007      	movs	r7, r0
 8005d20:	000e      	movs	r6, r1
 8005d22:	0014      	movs	r4, r2
 8005d24:	2900      	cmp	r1, #0
 8005d26:	d105      	bne.n	8005d34 <_realloc_r+0x18>
 8005d28:	0011      	movs	r1, r2
 8005d2a:	f7ff ff81 	bl	8005c30 <_malloc_r>
 8005d2e:	0005      	movs	r5, r0
 8005d30:	0028      	movs	r0, r5
 8005d32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d34:	2a00      	cmp	r2, #0
 8005d36:	d103      	bne.n	8005d40 <_realloc_r+0x24>
 8005d38:	f7ff ff0e 	bl	8005b58 <_free_r>
 8005d3c:	0025      	movs	r5, r4
 8005d3e:	e7f7      	b.n	8005d30 <_realloc_r+0x14>
 8005d40:	f000 f83e 	bl	8005dc0 <_malloc_usable_size_r>
 8005d44:	9001      	str	r0, [sp, #4]
 8005d46:	4284      	cmp	r4, r0
 8005d48:	d803      	bhi.n	8005d52 <_realloc_r+0x36>
 8005d4a:	0035      	movs	r5, r6
 8005d4c:	0843      	lsrs	r3, r0, #1
 8005d4e:	42a3      	cmp	r3, r4
 8005d50:	d3ee      	bcc.n	8005d30 <_realloc_r+0x14>
 8005d52:	0021      	movs	r1, r4
 8005d54:	0038      	movs	r0, r7
 8005d56:	f7ff ff6b 	bl	8005c30 <_malloc_r>
 8005d5a:	1e05      	subs	r5, r0, #0
 8005d5c:	d0e8      	beq.n	8005d30 <_realloc_r+0x14>
 8005d5e:	9b01      	ldr	r3, [sp, #4]
 8005d60:	0022      	movs	r2, r4
 8005d62:	429c      	cmp	r4, r3
 8005d64:	d900      	bls.n	8005d68 <_realloc_r+0x4c>
 8005d66:	001a      	movs	r2, r3
 8005d68:	0031      	movs	r1, r6
 8005d6a:	0028      	movs	r0, r5
 8005d6c:	f7ff fed7 	bl	8005b1e <memcpy>
 8005d70:	0031      	movs	r1, r6
 8005d72:	0038      	movs	r0, r7
 8005d74:	f7ff fef0 	bl	8005b58 <_free_r>
 8005d78:	e7da      	b.n	8005d30 <_realloc_r+0x14>
	...

08005d7c <_sbrk_r>:
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	b570      	push	{r4, r5, r6, lr}
 8005d80:	4d06      	ldr	r5, [pc, #24]	; (8005d9c <_sbrk_r+0x20>)
 8005d82:	0004      	movs	r4, r0
 8005d84:	0008      	movs	r0, r1
 8005d86:	602b      	str	r3, [r5, #0]
 8005d88:	f7fb fa28 	bl	80011dc <_sbrk>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	d103      	bne.n	8005d98 <_sbrk_r+0x1c>
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d000      	beq.n	8005d98 <_sbrk_r+0x1c>
 8005d96:	6023      	str	r3, [r4, #0]
 8005d98:	bd70      	pop	{r4, r5, r6, pc}
 8005d9a:	46c0      	nop			; (mov r8, r8)
 8005d9c:	200004c4 	.word	0x200004c4

08005da0 <__malloc_lock>:
 8005da0:	b510      	push	{r4, lr}
 8005da2:	4802      	ldr	r0, [pc, #8]	; (8005dac <__malloc_lock+0xc>)
 8005da4:	f000 f814 	bl	8005dd0 <__retarget_lock_acquire_recursive>
 8005da8:	bd10      	pop	{r4, pc}
 8005daa:	46c0      	nop			; (mov r8, r8)
 8005dac:	200004c8 	.word	0x200004c8

08005db0 <__malloc_unlock>:
 8005db0:	b510      	push	{r4, lr}
 8005db2:	4802      	ldr	r0, [pc, #8]	; (8005dbc <__malloc_unlock+0xc>)
 8005db4:	f000 f80d 	bl	8005dd2 <__retarget_lock_release_recursive>
 8005db8:	bd10      	pop	{r4, pc}
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	200004c8 	.word	0x200004c8

08005dc0 <_malloc_usable_size_r>:
 8005dc0:	1f0b      	subs	r3, r1, #4
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	1f18      	subs	r0, r3, #4
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	da01      	bge.n	8005dce <_malloc_usable_size_r+0xe>
 8005dca:	580b      	ldr	r3, [r1, r0]
 8005dcc:	18c0      	adds	r0, r0, r3
 8005dce:	4770      	bx	lr

08005dd0 <__retarget_lock_acquire_recursive>:
 8005dd0:	4770      	bx	lr

08005dd2 <__retarget_lock_release_recursive>:
 8005dd2:	4770      	bx	lr

08005dd4 <_init>:
 8005dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dd6:	46c0      	nop			; (mov r8, r8)
 8005dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dda:	bc08      	pop	{r3}
 8005ddc:	469e      	mov	lr, r3
 8005dde:	4770      	bx	lr

08005de0 <_fini>:
 8005de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de2:	46c0      	nop			; (mov r8, r8)
 8005de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005de6:	bc08      	pop	{r3}
 8005de8:	469e      	mov	lr, r3
 8005dea:	4770      	bx	lr
