--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Nexys2_programmer.twx Nexys2_programmer.ncd -o
Nexys2_programmer.twr Nexys2_programmer.pcf -ucf Nexys2_500General.ucf

Design file:              Nexys2_programmer.ncd
Physical constraint file: Nexys2_programmer.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/DCM_SP_INST/CLKIN
  Logical resource: PLL_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/DCM_SP_INST/CLKIN
  Logical resource: PLL_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: PLL_inst/DCM_SP_INST/CLKIN
  Logical resource: PLL_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" 
TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 177520 paths analyzed, 6681 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.663ns.
--------------------------------------------------------------------------------

Paths for end point CPU_inst/ALU_inst/p (SLICE_X27Y51.F2), 12180 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_3 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.653ns (Levels of Logic = 16)
  Clock Path Skew:      -0.010ns (0.046 - 0.056)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_3 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<2>
                                                       CPU_inst/dest_waddr2_3
    SLICE_X20Y63.G3      net (fanout=11)       2.033   CPU_inst/dest_waddr2<3>
    SLICE_X20Y63.Y       Tilo                  0.759   N302
                                                       CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.G1      net (fanout=3)        0.739   CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<15>
    SLICE_X25Y65.G2      net (fanout=1)        0.639   CPU_inst/ALU_inst/add_result<15>
    SLICE_X25Y65.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
                                                       CPU_inst/ALU_inst/add_result<15>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_5
    SLICE_X25Y64.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
    SLICE_X25Y64.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<15>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_5
    SLICE_X26Y59.G1      net (fanout=5)        1.023   CPU_inst/ALU_inst/alu_result<15>
    SLICE_X26Y59.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001612
    SLICE_X26Y59.F4      net (fanout=1)        0.343   CPU_inst/ALU_inst/z_and001612/O
    SLICE_X26Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X27Y51.F2      net (fanout=2)        0.905   CPU_inst/ALU_inst/z_and0016
    SLICE_X27Y51.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     18.653ns (9.993ns logic, 8.660ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.651ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.113 - 0.124)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X25Y63.F3      net (fanout=15)       2.427   CPU_inst/dest_waddr2<0>
    SLICE_X25Y63.X       Tilo                  0.704   N407
                                                       CPU_inst/reg_file_inst/al_forward01_SW0
    SLICE_X24Y60.G2      net (fanout=1)        0.398   N407
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<15>
    SLICE_X25Y65.G2      net (fanout=1)        0.639   CPU_inst/ALU_inst/add_result<15>
    SLICE_X25Y65.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
                                                       CPU_inst/ALU_inst/add_result<15>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_5
    SLICE_X25Y64.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
    SLICE_X25Y64.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<15>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_5
    SLICE_X26Y59.G1      net (fanout=5)        1.023   CPU_inst/ALU_inst/alu_result<15>
    SLICE_X26Y59.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001612
    SLICE_X26Y59.F4      net (fanout=1)        0.343   CPU_inst/ALU_inst/z_and001612/O
    SLICE_X26Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X27Y51.F2      net (fanout=2)        0.905   CPU_inst/ALU_inst/z_and0016
    SLICE_X27Y51.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     18.651ns (9.938ns logic, 8.713ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/H_en2 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.585ns (Levels of Logic = 16)
  Clock Path Skew:      -0.008ns (0.113 - 0.121)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/H_en2 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.XQ      Tcko                  0.592   CPU_inst/H_en2
                                                       CPU_inst/H_en2
    SLICE_X25Y63.F1      net (fanout=19)       2.421   CPU_inst/H_en2
    SLICE_X25Y63.X       Tilo                  0.704   N407
                                                       CPU_inst/reg_file_inst/al_forward01_SW0
    SLICE_X24Y60.G2      net (fanout=1)        0.398   N407
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<15>
    SLICE_X25Y65.G2      net (fanout=1)        0.639   CPU_inst/ALU_inst/add_result<15>
    SLICE_X25Y65.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
                                                       CPU_inst/ALU_inst/add_result<15>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_5
    SLICE_X25Y64.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
    SLICE_X25Y64.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<15>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_5
    SLICE_X26Y59.G1      net (fanout=5)        1.023   CPU_inst/ALU_inst/alu_result<15>
    SLICE_X26Y59.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001612
    SLICE_X26Y59.F4      net (fanout=1)        0.343   CPU_inst/ALU_inst/z_and001612/O
    SLICE_X26Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X27Y51.F2      net (fanout=2)        0.905   CPU_inst/ALU_inst/z_and0016
    SLICE_X27Y51.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     18.585ns (9.878ns logic, 8.707ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/ALU_inst/z (SLICE_X26Y50.G1), 12180 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_3 (FF)
  Destination:          CPU_inst/ALU_inst/z (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.437ns (Levels of Logic = 16)
  Clock Path Skew:      -0.010ns (0.046 - 0.056)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_3 to CPU_inst/ALU_inst/z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<2>
                                                       CPU_inst/dest_waddr2_3
    SLICE_X20Y63.G3      net (fanout=11)       2.033   CPU_inst/dest_waddr2<3>
    SLICE_X20Y63.Y       Tilo                  0.759   N302
                                                       CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.G1      net (fanout=3)        0.739   CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<15>
    SLICE_X25Y65.G2      net (fanout=1)        0.639   CPU_inst/ALU_inst/add_result<15>
    SLICE_X25Y65.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
                                                       CPU_inst/ALU_inst/add_result<15>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_5
    SLICE_X25Y64.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
    SLICE_X25Y64.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<15>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_5
    SLICE_X26Y59.G1      net (fanout=5)        1.023   CPU_inst/ALU_inst/alu_result<15>
    SLICE_X26Y59.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001612
    SLICE_X26Y59.F4      net (fanout=1)        0.343   CPU_inst/ALU_inst/z_and001612/O
    SLICE_X26Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X26Y50.G1      net (fanout=2)        0.634   CPU_inst/ALU_inst/z_and0016
    SLICE_X26Y50.CLK     Tgck                  0.892   CPU_inst/ALU_inst/z
                                                       CPU_inst/ALU_inst/z_mux0000411
                                                       CPU_inst/ALU_inst/z
    -------------------------------------------------  ---------------------------
    Total                                     18.437ns (10.048ns logic, 8.389ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/z (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.435ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.113 - 0.124)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X25Y63.F3      net (fanout=15)       2.427   CPU_inst/dest_waddr2<0>
    SLICE_X25Y63.X       Tilo                  0.704   N407
                                                       CPU_inst/reg_file_inst/al_forward01_SW0
    SLICE_X24Y60.G2      net (fanout=1)        0.398   N407
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<15>
    SLICE_X25Y65.G2      net (fanout=1)        0.639   CPU_inst/ALU_inst/add_result<15>
    SLICE_X25Y65.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
                                                       CPU_inst/ALU_inst/add_result<15>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_5
    SLICE_X25Y64.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
    SLICE_X25Y64.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<15>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_5
    SLICE_X26Y59.G1      net (fanout=5)        1.023   CPU_inst/ALU_inst/alu_result<15>
    SLICE_X26Y59.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001612
    SLICE_X26Y59.F4      net (fanout=1)        0.343   CPU_inst/ALU_inst/z_and001612/O
    SLICE_X26Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X26Y50.G1      net (fanout=2)        0.634   CPU_inst/ALU_inst/z_and0016
    SLICE_X26Y50.CLK     Tgck                  0.892   CPU_inst/ALU_inst/z
                                                       CPU_inst/ALU_inst/z_mux0000411
                                                       CPU_inst/ALU_inst/z
    -------------------------------------------------  ---------------------------
    Total                                     18.435ns (9.993ns logic, 8.442ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/H_en2 (FF)
  Destination:          CPU_inst/ALU_inst/z (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.369ns (Levels of Logic = 16)
  Clock Path Skew:      -0.008ns (0.113 - 0.121)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/H_en2 to CPU_inst/ALU_inst/z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.XQ      Tcko                  0.592   CPU_inst/H_en2
                                                       CPU_inst/H_en2
    SLICE_X25Y63.F1      net (fanout=19)       2.421   CPU_inst/H_en2
    SLICE_X25Y63.X       Tilo                  0.704   N407
                                                       CPU_inst/reg_file_inst/al_forward01_SW0
    SLICE_X24Y60.G2      net (fanout=1)        0.398   N407
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<5>
    SLICE_X23Y57.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<6>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<7>
    SLICE_X23Y58.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<8>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<9>
    SLICE_X23Y59.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<10>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<11>
    SLICE_X23Y60.COUT    Tbyp                  0.118   CPU_inst/ALU_inst/add_result<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<12>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<13>
    SLICE_X23Y61.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<14>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<15>
    SLICE_X25Y65.G2      net (fanout=1)        0.639   CPU_inst/ALU_inst/add_result<15>
    SLICE_X25Y65.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
                                                       CPU_inst/ALU_inst/add_result<15>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_5
    SLICE_X25Y64.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f56
    SLICE_X25Y64.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<15>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_5
    SLICE_X26Y59.G1      net (fanout=5)        1.023   CPU_inst/ALU_inst/alu_result<15>
    SLICE_X26Y59.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001612
    SLICE_X26Y59.F4      net (fanout=1)        0.343   CPU_inst/ALU_inst/z_and001612/O
    SLICE_X26Y59.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0016
                                                       CPU_inst/ALU_inst/z_and001621
    SLICE_X26Y50.G1      net (fanout=2)        0.634   CPU_inst/ALU_inst/z_and0016
    SLICE_X26Y50.CLK     Tgck                  0.892   CPU_inst/ALU_inst/z
                                                       CPU_inst/ALU_inst/z_mux0000411
                                                       CPU_inst/ALU_inst/z
    -------------------------------------------------  ---------------------------
    Total                                     18.369ns (9.933ns logic, 8.436ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/ALU_inst/p (SLICE_X27Y51.F1), 5702 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_3 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.285ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.046 - 0.056)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_3 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<2>
                                                       CPU_inst/dest_waddr2_3
    SLICE_X20Y63.G3      net (fanout=11)       2.033   CPU_inst/dest_waddr2<3>
    SLICE_X20Y63.Y       Tilo                  0.759   N302
                                                       CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.G1      net (fanout=3)        0.739   CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<5>
    SLICE_X25Y49.G4      net (fanout=1)        0.840   CPU_inst/ALU_inst/add_result<5>
    SLICE_X25Y49.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f511
                                                       CPU_inst/ALU_inst/add_result<5>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_10
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f511
    SLICE_X25Y48.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<5>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_10
    SLICE_X24Y50.G1      net (fanout=3)        0.447   CPU_inst/ALU_inst/alu_result<5>
    SLICE_X24Y50.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001712
    SLICE_X24Y50.F4      net (fanout=1)        0.023   CPU_inst/ALU_inst/z_and001712/O
    SLICE_X24Y50.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001721
    SLICE_X27Y51.F1      net (fanout=2)        0.822   CPU_inst/ALU_inst/z_and0017
    SLICE_X27Y51.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     17.285ns (9.403ns logic, 7.882ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_0 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.283ns (Levels of Logic = 11)
  Clock Path Skew:      -0.011ns (0.113 - 0.124)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_0 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<1>
                                                       CPU_inst/dest_waddr2_0
    SLICE_X25Y63.F3      net (fanout=15)       2.427   CPU_inst/dest_waddr2<0>
    SLICE_X25Y63.X       Tilo                  0.704   N407
                                                       CPU_inst/reg_file_inst/al_forward01_SW0
    SLICE_X24Y60.G2      net (fanout=1)        0.398   N407
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.Y       Tciny                 0.869   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<5>
    SLICE_X25Y49.G4      net (fanout=1)        0.840   CPU_inst/ALU_inst/add_result<5>
    SLICE_X25Y49.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f511
                                                       CPU_inst/ALU_inst/add_result<5>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_10
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f511
    SLICE_X25Y48.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<5>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_10
    SLICE_X24Y50.G1      net (fanout=3)        0.447   CPU_inst/ALU_inst/alu_result<5>
    SLICE_X24Y50.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001712
    SLICE_X24Y50.F4      net (fanout=1)        0.023   CPU_inst/ALU_inst/z_and001712/O
    SLICE_X24Y50.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001721
    SLICE_X27Y51.F1      net (fanout=2)        0.822   CPU_inst/ALU_inst/z_and0017
    SLICE_X27Y51.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     17.283ns (9.348ns logic, 7.935ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU_inst/dest_waddr2_3 (FF)
  Destination:          CPU_inst/ALU_inst/p (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.273ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.046 - 0.056)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPU_inst/dest_waddr2_3 to CPU_inst/ALU_inst/p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.YQ      Tcko                  0.652   CPU_inst/dest_waddr2<2>
                                                       CPU_inst/dest_waddr2_3
    SLICE_X20Y63.G3      net (fanout=11)       2.033   CPU_inst/dest_waddr2<3>
    SLICE_X20Y63.Y       Tilo                  0.759   N302
                                                       CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.G1      net (fanout=3)        0.739   CPU_inst/reg_file_inst/ah_forward0_cmp_eq0000562
    SLICE_X24Y60.Y       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/al_forward01
    SLICE_X24Y60.F4      net (fanout=1)        0.023   CPU_inst/reg_file_inst/al_forward01/O
    SLICE_X24Y60.X       Tilo                  0.759   CPU_inst/reg_file_inst/a_data_7_and0000
                                                       CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.F1      net (fanout=20)       1.379   CPU_inst/reg_file_inst/a_data_7_and0000
    SLICE_X26Y51.X       Tilo                  0.759   CPU_inst/a_data<2>
                                                       CPU_inst/reg_file_inst/a_data_2_mux0000
    SLICE_X23Y55.BX      net (fanout=9)        1.576   CPU_inst/a_data<2>
    SLICE_X23Y55.COUT    Tbxcy                 1.095   CPU_inst/ALU_inst/add_result<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<2>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.CIN     net (fanout=1)        0.000   CPU_inst/ALU_inst/Madd_add_result_addsub0001_cy<3>
    SLICE_X23Y56.X       Tcinx                 0.462   CPU_inst/ALU_inst/add_result<4>
                                                       CPU_inst/ALU_inst/Madd_add_result_addsub0001_xor<4>
    SLICE_X27Y47.G2      net (fanout=1)        0.988   CPU_inst/ALU_inst/add_result<4>
    SLICE_X27Y47.F5      Tif5                  0.875   CPU_inst/ALU_inst/Mmux_alu_result_4_f510
                                                       CPU_inst/ALU_inst/add_result<4>_rt
                                                       CPU_inst/ALU_inst/Mmux_alu_result_4_f5_9
    SLICE_X27Y46.FXINB   net (fanout=1)        0.000   CPU_inst/ALU_inst/Mmux_alu_result_4_f510
    SLICE_X27Y46.Y       Tif6y                 0.521   CPU_inst/ALU_inst/alu_result<4>
                                                       CPU_inst/ALU_inst/Mmux_alu_result_2_f6_9
    SLICE_X24Y50.G2      net (fanout=3)        0.694   CPU_inst/ALU_inst/alu_result<4>
    SLICE_X24Y50.Y       Tilo                  0.759   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001712
    SLICE_X24Y50.F4      net (fanout=1)        0.023   CPU_inst/ALU_inst/z_and001712/O
    SLICE_X24Y50.X       Tilo                  0.759   CPU_inst/ALU_inst/z_and0017
                                                       CPU_inst/ALU_inst/z_and001721
    SLICE_X27Y51.F1      net (fanout=2)        0.822   CPU_inst/ALU_inst/z_and0017
    SLICE_X27Y51.CLK     Tfck                  0.837   CPU_inst/ALU_inst/p
                                                       CPU_inst/ALU_inst/p_mux0001
                                                       CPU_inst/ALU_inst/p
    -------------------------------------------------  ---------------------------
    Total                                     17.273ns (8.996ns logic, 8.277ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU_inst/PC_inst/cstack0/Mram_stack_mem30 (SLICE_X48Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU_inst/PC_inst/cstack0/input_buf_29 (FF)
  Destination:          CPU_inst/PC_inst/cstack0/Mram_stack_mem30 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU_inst/PC_inst/cstack0/input_buf_29 to CPU_inst/PC_inst/cstack0/Mram_stack_mem30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.XQ      Tcko                  0.473   CPU_inst/PC_inst/cstack0/input_buf<29>
                                                       CPU_inst/PC_inst/cstack0/input_buf_29
    SLICE_X48Y71.BX      net (fanout=1)        0.353   CPU_inst/PC_inst/cstack0/input_buf<29>
    SLICE_X48Y71.CLK     Tdh         (-Th)     0.149   CPU_inst/PC_inst/cstack0/output_buf<29>
                                                       CPU_inst/PC_inst/cstack0/Mram_stack_mem30
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.324ns logic, 0.353ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/PC_inst/cstack0/Mram_stack_mem32 (SLICE_X48Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU_inst/PC_inst/cstack0/input_buf_31 (FF)
  Destination:          CPU_inst/PC_inst/cstack0/Mram_stack_mem32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU_inst/PC_inst/cstack0/input_buf_31 to CPU_inst/PC_inst/cstack0/Mram_stack_mem32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.XQ      Tcko                  0.474   CPU_inst/PC_inst/cstack0/input_buf<31>
                                                       CPU_inst/PC_inst/cstack0/input_buf_31
    SLICE_X48Y72.BX      net (fanout=1)        0.353   CPU_inst/PC_inst/cstack0/input_buf<31>
    SLICE_X48Y72.CLK     Tdh         (-Th)     0.149   CPU_inst/PC_inst/cstack0/output_buf<31>
                                                       CPU_inst/PC_inst/cstack0/Mram_stack_mem32
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.325ns logic, 0.353ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU_inst/PC_inst/cstack0/Mram_stack_mem16 (SLICE_X50Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU_inst/PC_inst/cstack0/input_buf_15 (FF)
  Destination:          CPU_inst/PC_inst/cstack0/Mram_stack_mem16 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.075 - 0.074)
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_sys rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU_inst/PC_inst/cstack0/input_buf_15 to CPU_inst/PC_inst/cstack0/Mram_stack_mem16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.XQ      Tcko                  0.473   CPU_inst/PC_inst/cstack0/input_buf<15>
                                                       CPU_inst/PC_inst/cstack0/input_buf_15
    SLICE_X50Y70.BX      net (fanout=1)        0.364   CPU_inst/PC_inst/cstack0/input_buf<15>
    SLICE_X50Y70.CLK     Tdh         (-Th)     0.149   CPU_inst/PC_inst/cstack0/output_buf<15>
                                                       CPU_inst/PC_inst/cstack0/Mram_stack_mem16
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.324ns logic, 0.364ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_CLK0_BUF = PERIOD TIMEGRP "PLL_inst_CLK0_BUF" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: memory_controller_inst/state_FSM_FFd7/SR
  Logical resource: memory_controller_inst/state_FSM_FFd7/SR
  Location pin: SLICE_X12Y59.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: memory_controller_inst/state_FSM_FFd7/SR
  Logical resource: memory_controller_inst/state_FSM_FFd7/SR
  Location pin: SLICE_X12Y59.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: IOMM_inst0/read_increment<11>/SR
  Logical resource: IOMM_inst0/read_increment_11/SR
  Location pin: SLICE_X28Y75.SR
  Clock network: rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" 
TS_sys_clk / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1127 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.891ns.
--------------------------------------------------------------------------------

Paths for end point hex_inst/seg3_s_2 (SLICE_X54Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_indicators_14 (FF)
  Destination:          hex_inst/seg3_s_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hex_indicators_14 to hex_inst/seg3_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.587   hex_indicators<15>
                                                       hex_indicators_14
    SLICE_X54Y87.BY      net (fanout=1)        0.686   hex_indicators<14>
    SLICE_X54Y87.CLK     Tdick                 0.382   hex_inst/seg3_s<3>
                                                       hex_inst/seg3_s_2
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.969ns logic, 0.686ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/seg0_s_1 (SLICE_X55Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_indicators_1 (FF)
  Destination:          hex_inst/seg0_s_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hex_indicators_1 to hex_inst/seg0_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y90.XQ      Tcko                  0.592   hex_indicators<1>
                                                       hex_indicators_1
    SLICE_X55Y90.BX      net (fanout=1)        0.754   hex_indicators<1>
    SLICE_X55Y90.CLK     Tdick                 0.308   hex_inst/seg0_s<1>
                                                       hex_inst/seg0_s_1
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.900ns logic, 0.754ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/seg2_s_3 (SLICE_X55Y89.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_indicators_11 (FF)
  Destination:          hex_inst/seg2_s_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 20.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hex_indicators_11 to hex_inst/seg2_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y89.XQ      Tcko                  0.592   hex_indicators<11>
                                                       hex_indicators_11
    SLICE_X55Y89.BX      net (fanout=1)        0.752   hex_indicators<11>
    SLICE_X55Y89.CLK     Tdick                 0.308   hex_inst/seg2_s<3>
                                                       hex_inst/seg2_s_3
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (0.900ns logic, 0.752ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" TS_sys_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hex_inst/seg1_s_1 (SLICE_X53Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_indicators_5 (FF)
  Destination:          hex_inst/seg1_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hex_indicators_5 to hex_inst/seg1_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.XQ      Tcko                  0.473   hex_indicators<5>
                                                       hex_indicators_5
    SLICE_X53Y90.BX      net (fanout=1)        0.364   hex_indicators<5>
    SLICE_X53Y90.CLK     Tckdi       (-Th)    -0.093   hex_inst/seg1_s<1>
                                                       hex_inst/seg1_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/seg3_s_1 (SLICE_X55Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_indicators_13 (FF)
  Destination:          hex_inst/seg3_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hex_indicators_13 to hex_inst/seg3_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y86.XQ      Tcko                  0.473   hex_indicators<13>
                                                       hex_indicators_13
    SLICE_X55Y87.BX      net (fanout=1)        0.364   hex_indicators<13>
    SLICE_X55Y87.CLK     Tckdi       (-Th)    -0.093   hex_inst/seg3_s<1>
                                                       hex_inst/seg3_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point hex_inst/dp_s_1 (SLICE_X51Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_indicators_9 (FF)
  Destination:          hex_inst/dp_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_sys rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_indicators_9 to hex_inst/dp_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y85.XQ      Tcko                  0.474   led_indicators<9>
                                                       led_indicators_9
    SLICE_X51Y84.BX      net (fanout=1)        0.364   led_indicators<9>
    SLICE_X51Y84.CLK     Tckdi       (-Th)    -0.093   hex_inst/dp_s<1>
                                                       hex_inst/dp_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_CLKDV_BUF = PERIOD TIMEGRP "PLL_inst_CLKDV_BUF" TS_sys_clk / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_inst/clk_div<0>/SR
  Logical resource: debounce_inst/clk_div_0/SR
  Location pin: SLICE_X41Y74.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_inst/clk_div<0>/SR
  Logical resource: debounce_inst/clk_div_0/SR
  Location pin: SLICE_X41Y74.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_inst/clk_div<0>/SR
  Logical resource: debounce_inst/clk_div_1/SR
  Location pin: SLICE_X41Y74.SR
  Clock network: rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      6.000ns|     18.663ns|            0|            0|            0|       178647|
| TS_PLL_inst_CLK0_BUF          |     20.000ns|     18.663ns|          N/A|            0|            0|       177520|            0|
| TS_PLL_inst_CLKDV_BUF         |     40.000ns|      7.891ns|          N/A|            0|            0|         1127|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.663|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 178647 paths, 0 nets, and 12739 connections

Design statistics:
   Minimum period:  18.663ns{1}   (Maximum frequency:  53.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 16 22:30:08 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



