# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../14_bit_instruction_decoder.srcs/sources_1/new/14Bit_Instruction_Decoder.vhd" \
"../../../../Instruction Decoder/MUX_2_way_3_bit.vhd" \
"../../../../14_bit_instruction_decoder.srcs/sim_1/new/TB_Ins_Dec.vhd" \

# Do not sort compile order
nosort
