// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1519\sampleModel1519_4_sub\Mysubsystem_13.v
// Created: 2024-06-10 06:01:58
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_13
// Source Path: sampleModel1519_4_sub/Subsystem/Mysubsystem_13
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_13
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  output  Out1;
  output  [15:0] Out2;  // ufix16_En7


  wire [15:0] cfblk60_out1;  // ufix16_En7
  wire [16:0] cfblk28_y;  // ufix17_En7
  wire [15:0] cfblk28_out1;  // ufix16_En7
  wire cfblk202_out1;


  assign cfblk60_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk28_y = {1'b0, cfblk60_out1};
  assign cfblk28_out1 = cfblk28_y[15:0];



  assign cfblk202_out1 = (cfblk28_out1 != 16'b0000000000000000 ? 1'b1 :
              1'b0);



  assign Out1 = cfblk202_out1;

  assign Out2 = cfblk28_out1;

endmodule  // Mysubsystem_13

