*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  1 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980414 heartbeat IPC: 3.35524 cumulative IPC: 3.35524 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362364 heartbeat IPC: 2.95687 cumulative IPC: 3.14349 (Simulation time: 0 hr 1 min 0 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126945 (Simulation time: 0 hr 1 min 18 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25552589 heartbeat IPC: 0.521099 cumulative IPC: 0.286933 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 61113358 heartbeat IPC: 0.281209 cumulative IPC: 0.283091 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 96195382 heartbeat IPC: 0.285046 cumulative IPC: 0.28387 (Simulation time: 0 hr 3 min 17 sec) 
Finished CPU 0 instructions: 25000000 cycles: 88068455 cumulative IPC: 0.28387 (Simulation time: 0 hr 3 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.28387 instructions: 25000000 cycles: 88068455
cpu0_DTLB TOTAL     ACCESS:    6313310  HIT:    5875731  MISS:     437579
cpu0_DTLB LOAD      ACCESS:    5888545  HIT:    5608410  MISS:     280135
cpu0_DTLB RFO       ACCESS:     424765  HIT:     267321  MISS:     157444
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3025 cycles
cpu0_ITLB TOTAL     ACCESS:    2383408  HIT:    2383408  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383408  HIT:    2383408  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437579  HIT:     432149  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280135  HIT:     275451  MISS:       4684
cpu0_STLB RFO       ACCESS:     157444  HIT:     156698  MISS:        746
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.398 cycles
cpu0_L1D TOTAL     ACCESS:    6193864  HIT:    4951681  MISS:    1242183
cpu0_L1D LOAD      ACCESS:    5558416  HIT:    4432621  MISS:    1125795
cpu0_L1D RFO       ACCESS:     630047  HIT:     515609  MISS:     114438
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 121.176 cycles
cpu0_L2C TOTAL     ACCESS:    1928836  HIT:     902614  MISS:    1026222
cpu0_L2C LOAD      ACCESS:    1125788  HIT:     188283  MISS:     937505
cpu0_L2C RFO       ACCESS:     114432  HIT:      78847  MISS:      35585
cpu0_L2C PREFETCH  ACCESS:     338596  HIT:     286932  MISS:      51664
cpu0_L2C WRITEBACK ACCESS:     348070  HIT:     347068  MISS:       1002
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1484  MISS:        466
cpu0_L2C PREFETCH  REQUESTED:     498413  ISSUED:     345181  USEFUL:      35973  USELESS:      15607
cpu0_L2C AVERAGE MISS LATENCY: 136.228 cycles
LLC TOTAL     ACCESS:    1259315  HIT:     676012  MISS:     583303
LLC LOAD      ACCESS:     937505  HIT:     390379  MISS:     547126
LLC RFO       ACCESS:      35585  HIT:      10011  MISS:      25574
LLC PREFETCH  ACCESS:      51701  HIT:      42771  MISS:       8930
LLC WRITEBACK ACCESS:     234058  HIT:     232586  MISS:       1472
LLC TRANSLATION ACCESS:        466  HIT:        265  MISS:        201
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 202.803 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46995  ROW_BUFFER_MISS:     534549
 DBUS AVG_CONGESTED_CYCLE:    3.94875
 WQ ROW_BUFFER_HIT:      49350  ROW_BUFFER_MISS:     153261  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2087
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
