Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb 20 14:26:23 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              23 |            5 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             102 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                  |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_btn_debouncer/U_debouncer_btnL/btn_state       | reset_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/r_mode[1]_i_1_n_0        | u_min_sec_control_tower/w_total_reset |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/p_0_out                  | u_min_sec_control_tower/w_total_reset |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/sel                      | u_min_sec_control_tower/w_total_reset |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/r_sw_sec[5]_i_1_n_0      | u_min_sec_control_tower/w_total_reset |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/r_sec0                   | u_min_sec_control_tower/w_total_reset |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/r_sw_min[5]_i_1_n_0      | u_min_sec_control_tower/w_total_reset |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                  | r_1ms_counter[0]_i_1_n_0              |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/r_ms_counter[19]_i_1_n_0 | u_min_sec_control_tower/w_total_reset |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG |                                                  | reset_IBUF                            |                5 |             23 |         4.60 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/u_min_sec_control_tower/ | u_min_sec_control_tower/w_total_reset |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | u_min_sec_control_tower/r_counter[26]_i_1_n_0    | u_min_sec_control_tower/w_total_reset |                7 |             27 |         3.86 |
+----------------+--------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


