

================================================================
== Vitis HLS Report for 'fp2mul503_mont_6'
================================================================
* Date:           Tue May 20 14:31:19 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      942|     1440|  9.420 us|  14.400 us|  942|  1440|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_offset_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset_offset"   --->   Operation 15 'read' 'b_offset_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 16 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t1 = alloca i32 1" [src/fpx.c:189]   --->   Operation 17 'alloca' 't1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t2 = alloca i32 1" [src/fpx.c:189]   --->   Operation 18 'alloca' 't2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tt1 = alloca i32 1" [src/fpx.c:190]   --->   Operation 19 'alloca' 'tt1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tt2 = alloca i32 1" [src/fpx.c:190]   --->   Operation 20 'alloca' 'tt2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tt3 = alloca i32 1" [src/fpx.c:190]   --->   Operation 21 'alloca' 'tt3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln194 = call void @mp_mul.2, i64 %a, i1 0, i64 %coeff, i9 %b_offset_offset_read, i64 %tt1" [src/fpx.c:194]   --->   Operation 22 'call' 'call_ln194' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 23 [1/2] (1.73ns)   --->   "%call_ln194 = call void @mp_mul.2, i64 %a, i1 0, i64 %coeff, i9 %b_offset_offset_read, i64 %tt1" [src/fpx.c:194]   --->   Operation 23 'call' 'call_ln194' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln195 = add i9 %b_offset_offset_read, i9 64" [src/fpx.c:195]   --->   Operation 24 'add' 'add_ln195' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln195 = call void @mp_mul.2, i64 %a, i1 1, i64 %coeff, i9 %add_ln195, i64 %tt2" [src/fpx.c:195]   --->   Operation 25 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 26 [1/2] (1.73ns)   --->   "%call_ln195 = call void @mp_mul.2, i64 %a, i1 1, i64 %coeff, i9 %add_ln195, i64 %tt2" [src/fpx.c:195]   --->   Operation 26 'call' 'call_ln195' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1, i64 %a, i64 %t1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 28 [2/2] (5.07ns)   --->   "%call_ln195 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1161, i9 %b_offset_offset_read, i64 %coeff, i9 %add_ln195, i64 %t2" [src/fpx.c:195]   --->   Operation 28 'call' 'call_ln195' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_169_1, i64 %tt1, i64 %tt2, i64 %tt3, i1 %borrow_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1, i64 %a, i64 %t1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln195 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1161, i9 %b_offset_offset_read, i64 %coeff, i9 %add_ln195, i64 %t2" [src/fpx.c:195]   --->   Operation 31 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_169_1, i64 %tt1, i64 %tt2, i64 %tt3, i1 %borrow_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 33 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.99ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_199_1, i64 %tt3, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1162, i64 %tt1, i64 %tt2"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_199_1, i64 %tt3, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1162, i64 %tt1, i64 %tt2"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%c_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_offset"   --->   Operation 38 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [2/2] (3.25ns)   --->   "%call_ln202 = call void @rdc_mont.138, i64 %tt3, i64 %c, i32 %c_offset_read, i1 0, i64 %p503p1_1" [src/fpx.c:202]   --->   Operation 39 'call' 'call_ln202' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln204 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %tt2" [src/fpx.c:204]   --->   Operation 40 'call' 'call_ln204' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont.138, i64 %tt3, i64 %c, i32 %c_offset_read, i1 0, i64 %p503p1_1" [src/fpx.c:202]   --->   Operation 41 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 42 [1/2] (1.73ns)   --->   "%call_ln204 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %tt2" [src/fpx.c:204]   --->   Operation 42 'call' 'call_ln204' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_169_1163, i64 %tt2, i64 %tt1"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.6_Pipeline_VITIS_LOOP_169_1163, i64 %tt2, i64 %tt1"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 45 [2/2] (3.25ns)   --->   "%call_ln206 = call void @rdc_mont.138, i64 %tt2, i64 %c, i32 %c_offset_read, i1 1, i64 %p503p1_1" [src/fpx.c:206]   --->   Operation 45 'call' 'call_ln206' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 46 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln206 = call void @rdc_mont.138, i64 %tt2, i64 %c, i32 %c_offset_read, i1 1, i64 %p503p1_1" [src/fpx.c:206]   --->   Operation 47 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln207 = ret" [src/fpx.c:207]   --->   Operation 48 'ret' 'ret_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.735ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln194', src/fpx.c:194) to 'mp_mul.2' [17]  (1.735 ns)

 <State 3>: 1.823ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln195', src/fpx.c:195) [18]  (1.823 ns)

 <State 4>: 1.735ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln195', src/fpx.c:195) to 'mp_mul.2' [19]  (1.735 ns)

 <State 5>: 5.077ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln195', src/fpx.c:195) to 'fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1161' [21]  (5.077 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.993ns
The critical path consists of the following:
	'load' operation 1 bit ('borrow_loc_load') on local variable 'borrow_loc' [23]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'fp2mul503_mont.6_Pipeline_VITIS_LOOP_199_1' [24]  (0.993 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 3.254ns
The critical path consists of the following:
	wire read operation ('c_offset_read') on port 'c_offset' [8]  (0.000 ns)
	'call' operation 0 bit ('call_ln202', src/fpx.c:202) to 'rdc_mont.138' [25]  (3.254 ns)

 <State 10>: 1.735ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln204', src/fpx.c:204) to 'mp_mul.152' [27]  (1.735 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln206', src/fpx.c:206) to 'rdc_mont.138' [29]  (3.254 ns)

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
