Simulation,Waveform Fatal Count,Waveform Quality Count,Waveform Overshoot Count,Power (W),VinMeas Margin,Node VM,Time VM (ns),Min Slew Time (ns),Node MnS,Time MnS (ns),Max Slew Time (ns),Node MxS,Time MxS (ns),VinH Margin (V),Node VHM,Time VHM (ns),VinL Margin (V),Node VLM,Time VLM (ns),Overshoot Low Margin (V),Node OLM,Time OLM (ns),Overshoot High Margin (V),Node OHM,Time OHM (ns),AC Overshoot Low Area Margin (V*ns),Node ACOLAM,Time ACOLAM (ns),AC Overshoot High Area Margin (V*ns),Node ACOHAM,Time ACOHAM (ns),Non Monotonic Time (ns),Node NMT,Time NMT (ns),Eye Width (ns),Node EW,Virtual Eye Width (ns),Node VEW,VinMeas Jitter (ns),Node EJ,Eye Inner Height (V),Node EIH,Eye Outer Height (V),Node EOH,TRANSFER_NET,SIMULATOR,DRIVER,AC_NOISE,AC_NOISE_SOURCE,AGGRESSORS,CORNER,$T1:DELAY,UI,PATTERN
designator1_ssse_2\designator1_ssse_2.csd,0,0,0,NA,0.843,designator2_pad,130.401,0.713,designator2_pad,52.874,1.101,designator2_pad,142.871,1.376,designator2_pad,75.419,1.130,designator2_pad,105.682,,,,,,,,,,,,,,,,8.898,designator2_pad,8.898,designator2_pad,0.132,designator2_pad,2.960,designator2_pad,3.708,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_clock
designator1_ssse_3\designator1_ssse_3.csd,0,0,0,NA,0.874,designator2_pad,71.514,0.729,designator2_pad,53.045,0.966,designator2_pad,83.104,1.486,designator2_pad,135.838,1.165,designator2_pad,146.226,,,,,,,,,,,,,,,,8.975,designator2_pad,8.975,designator2_pad,0.091,designator2_pad,2.887,designator2_pad,3.854,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_clock
designator1_ssse_4\designator1_ssse_4.csd,0,0,0,NA,0.834,designator2_pad,71.780,0.742,designator2_pad,73.173,0.895,designator2_pad,23.233,1.582,designator2_pad,96.027,1.215,designator2_pad,126.217,,,,,,,,,,,,,,,,9.042,designator2_pad,9.042,designator2_pad,0.133,designator2_pad,2.869,designator2_pad,4.000,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_clock
designator1_ssse_5\designator1_ssse_5.csd,0,0,0,NA,0.835,designator2_pad,128.817,0.726,designator2_pad,113.369,0.881,designator2_pad,123.395,1.678,designator2_pad,36.439,1.293,designator2_pad,26.749,,,,,,,,,,,,,,,,9.091,designator2_pad,9.091,designator2_pad,0.081,designator2_pad,2.928,designator2_pad,4.173,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_clock
designator1_ssse_6\designator1_ssse_6.csd,0,0,0,NA,0.869,designator2_pad,89.033,0.693,designator2_pad,33.621,0.823,designator2_pad,103.634,1.758,designator2_pad,156.900,1.351,designator2_pad,27.311,,,,,,,,,,,,,,,,9.162,designator2_pad,9.162,designator2_pad,0.062,designator2_pad,3.042,designator2_pad,4.311,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_clock
designator1_fffe_2\designator1_fffe_2.csd,0,0,0,NA,1.039,designator2_pad,86.942,0.290,designator2_pad,81.786,0.316,designator2_pad,31.710,2.531,designator2_pad,73.115,1.793,designator2_pad,23.053,,,,,,,,,,,,,,,,9.633,designator2_pad,9.633,designator2_pad,0.064,designator2_pad,3.599,designator2_pad,5.527,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_clock
designator1_fffe_3\designator1_fffe_3.csd,0,0,0,NA,1.101,designator2_pad,127.997,0.316,designator2_pad,121.917,0.323,designator2_pad,151.849,2.670,designator2_pad,133.398,1.883,designator2_pad,43.234,,,,,,,,,,,,,,,,9.615,designator2_pad,9.615,designator2_pad,0.061,designator2_pad,3.034,designator2_pad,5.759,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_clock
designator1_fffe_4\designator1_fffe_4.csd,0,0,0,NA,1.065,designator2_pad,109.164,0.306,designator2_pad,22.117,0.311,designator2_pad,72.045,2.755,designator2_pad,73.866,1.980,designator2_pad,143.579,,,,,,,,,,,,,,,,9.620,designator2_pad,9.620,designator2_pad,0.070,designator2_pad,2.628,designator2_pad,5.939,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_clock
designator1_fffe_5\designator1_fffe_5.csd,0,0,0,NA,1.064,designator2_pad,30.923,0.306,designator2_pad,62.291,0.309,designator2_pad,22.289,2.799,designator2_pad,34.213,2.001,designator2_pad,84.020,,,,,,,,,,,,,,,,9.611,designator2_pad,9.611,designator2_pad,0.085,designator2_pad,2.434,designator2_pad,6.002,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_clock
designator1_fffe_6\designator1_fffe_6.csd,0,0,0,NA,1.016,designator2_pad,110.672,0.300,designator2_pad,22.411,0.320,designator2_pad,92.338,2.808,designator2_pad,54.682,2.024,designator2_pad,104.466,,,,,,,,,,,,,,,,9.627,designator2_pad,9.627,designator2_pad,0.063,designator2_pad,2.415,designator2_pad,6.037,designator2_pad,ADR,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_clock
