Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 15:52:16 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           48 |
| Yes          | No                    | No                     |             504 |          109 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+-------------------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+-------------------------------+------------------+----------------+
|  clk         | fsm/fsm_write_en                     |                               |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                   |                               |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                   |                               |                2 |              2 |
|  clk         | fsm4/fsm4_write_en                   |                               |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                   |                               |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                               |                2 |              3 |
|  clk         | fsm6/fsm6_write_en                   |                               |                2 |              3 |
|  clk         | fsm6/E[0]                            |                               |                3 |              4 |
|  clk         | i_0/i_0_write_en                     | fsm5/out_reg[0]_8             |                2 |              4 |
|  clk         | fsm5/fsm5_write_en                   |                               |                1 |              4 |
|  clk         | fsm/beta_0_write_en                  | fsm/out_reg[0]_2              |                8 |             31 |
|  clk         | div_pipe0/quotient_msk_reg[3]_0      | div_pipe0/divisor[30]_i_1_n_1 |                3 |             31 |
|  clk         | div_pipe0/quotient_msk_reg[3]_0      |                               |                5 |             32 |
|  clk         | div_pipe0/bin_read3_0_write_en       |                               |               11 |             32 |
|  clk         | div_pipe0/dividend                   | div_pipe0/running_reg_0       |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                               |                8 |             32 |
|  clk         | par_done_reg5/y_int_read0_0_write_en |                               |               10 |             32 |
|  clk         | fsm6/r_int_read0_0_write_en          |                               |                5 |             32 |
|  clk         | fsm2/r_int_read2_0_write_en          |                               |                5 |             32 |
|  clk         | fsm2/E[0]                            |                               |                5 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                               |                9 |             32 |
|  clk         | fsm5/sum_0_write_en                  | fsm5/out_reg[0]_43            |                6 |             32 |
|  clk         | fsm1/r_int_read1_0_write_en          |                               |               10 |             32 |
|  clk         | fsm3/y_i_0_write_en                  |                               |                3 |             32 |
|  clk         | fsm3/y_int_read1_0_write_en          |                               |               11 |             32 |
|  clk         | add2/done_reg_0                      | add2/done_reg                 |                8 |             32 |
|  clk         | mult_pipe3/bin_read4_0_write_en      |                               |               11 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                               |                7 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[3]_0      | div_pipe0/running_reg_0       |                6 |             32 |
|  clk         | fsm4/z_int_read0_0_write_en          |                               |               12 |             32 |
|  clk         | div_pipe0/dividend[31]_i_1_n_1       |                               |                4 |             32 |
|  clk         |                                      | mult_pipe0/p_0_in             |                8 |             51 |
|  clk         |                                      | fsm0/RSTP                     |               15 |             51 |
|  clk         |                                      | fsm3/RSTP                     |               12 |             51 |
|  clk         |                                      | mult_pipe1/p_0_in             |               13 |             51 |
|  clk         |                                      |                               |               30 |             55 |
+--------------+--------------------------------------+-------------------------------+------------------+----------------+


