{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688197381127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688197381127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 15:43:01 2023 " "Processing started: Sat Jul 01 15:43:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688197381127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688197381127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688197381127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688197381469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_riscv_top " "Found entity 1: tb_riscv_top" {  } { { "../sim/tb_riscv_top.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/sim/tb_riscv_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/utils/delay_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/utils/delay_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_buffer " "Found entity 1: delay_buffer" {  } { { "../rtl/utils/delay_buffer.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/utils/delay_buffer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_soc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_soc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SOC_TOP " "Found entity 1: RISCV_SOC_TOP" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "../rtl/top/RISCV.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_UNIT " "Found entity 1: RF_UNIT" {  } { { "../rtl/top/RF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RF_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_UNIT " "Found entity 1: IF_UNIT" {  } { { "../rtl/top/IF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_UNIT " "Found entity 1: ID_UNIT" {  } { { "../rtl/top/ID_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_UNIT " "Found entity 1: EX_UNIT" {  } { { "../rtl/top/EX_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/core/pc.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/pc.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../rtl/core/if_id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/if_id.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/core/alu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/alu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197381569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197381569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_SOC_TOP " "Elaborating entity \"RISCV_SOC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688197381650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:u_RISCV " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:u_RISCV\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_RISCV" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_UNIT RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT " "Elaborating entity \"IF_UNIT\" for hierarchy \"RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_IF_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|pc:u_pc " "Elaborating entity \"pc\" for hierarchy \"RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|pc:u_pc\"" {  } { { "../rtl/top/IF_UNIT.v" "u_pc" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|if_id:u_if_id " "Elaborating entity \"if_id\" for hierarchy \"RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|if_id:u_if_id\"" {  } { { "../rtl/top/IF_UNIT.v" "u_if_id" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_UNIT RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT " "Elaborating entity \"ID_UNIT\" for hierarchy \"RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_ID_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id " "Elaborating entity \"id\" for hierarchy \"RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\"" {  } { { "../rtl/top/ID_UNIT.v" "u_id" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381668 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(89) " "Verilog HDL Case Statement warning at id.v(89): incomplete case statement has no default case item" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(117) " "Verilog HDL Case Statement warning at id.v(117): incomplete case statement has no default case item" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_rd_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg1_rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_rd_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg2_rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wr_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg_wr_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"imm_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[0\] id.v(65) " "Inferred latch for \"imm_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[1\] id.v(65) " "Inferred latch for \"imm_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[2\] id.v(65) " "Inferred latch for \"imm_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[3\] id.v(65) " "Inferred latch for \"imm_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[4\] id.v(65) " "Inferred latch for \"imm_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[5\] id.v(65) " "Inferred latch for \"imm_o\[5\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[6\] id.v(65) " "Inferred latch for \"imm_o\[6\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[7\] id.v(65) " "Inferred latch for \"imm_o\[7\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[8\] id.v(65) " "Inferred latch for \"imm_o\[8\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[9\] id.v(65) " "Inferred latch for \"imm_o\[9\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381669 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[10\] id.v(65) " "Inferred latch for \"imm_o\[10\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[11\] id.v(65) " "Inferred latch for \"imm_o\[11\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[12\] id.v(65) " "Inferred latch for \"imm_o\[12\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[13\] id.v(65) " "Inferred latch for \"imm_o\[13\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[14\] id.v(65) " "Inferred latch for \"imm_o\[14\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[15\] id.v(65) " "Inferred latch for \"imm_o\[15\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[16\] id.v(65) " "Inferred latch for \"imm_o\[16\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[17\] id.v(65) " "Inferred latch for \"imm_o\[17\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[18\] id.v(65) " "Inferred latch for \"imm_o\[18\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[19\] id.v(65) " "Inferred latch for \"imm_o\[19\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[20\] id.v(65) " "Inferred latch for \"imm_o\[20\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[21\] id.v(65) " "Inferred latch for \"imm_o\[21\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381670 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[22\] id.v(65) " "Inferred latch for \"imm_o\[22\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[23\] id.v(65) " "Inferred latch for \"imm_o\[23\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[24\] id.v(65) " "Inferred latch for \"imm_o\[24\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[25\] id.v(65) " "Inferred latch for \"imm_o\[25\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[26\] id.v(65) " "Inferred latch for \"imm_o\[26\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[27\] id.v(65) " "Inferred latch for \"imm_o\[27\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[28\] id.v(65) " "Inferred latch for \"imm_o\[28\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[29\] id.v(65) " "Inferred latch for \"imm_o\[29\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[30\] id.v(65) " "Inferred latch for \"imm_o\[30\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[31\] id.v(65) " "Inferred latch for \"imm_o\[31\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[0\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[1\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[2\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[3\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[4\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[0\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[1\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[2\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[3\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[4\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[0\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[1\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[2\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[3\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[4\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381671 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex " "Elaborating entity \"id_ex\" for hierarchy \"RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\"" {  } { { "../rtl/top/ID_UNIT.v" "u_id_ex" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id_ex.v(54) " "Verilog HDL assignment warning at id_ex.v(54): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688197381675 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id_ex.v(62) " "Verilog HDL assignment warning at id_ex.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688197381675 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_UNIT RISCV:u_RISCV\|RF_UNIT:INST_RF_UNIT " "Elaborating entity \"RF_UNIT\" for hierarchy \"RISCV:u_RISCV\|RF_UNIT:INST_RF_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_RF_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_UNIT RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT " "Elaborating entity \"EX_UNIT\" for hierarchy \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_EX_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu " "Elaborating entity \"cu\" for hierarchy \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\"" {  } { { "../rtl/top/EX_UNIT.v" "u_cu" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381688 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(120) " "Verilog HDL Case Statement warning at cu.v(120): incomplete case statement has no default case item" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(209) " "Verilog HDL Case Statement warning at cu.v(209): incomplete case statement has no default case item" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 209 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op_code cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"alu_op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"jump_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"hold_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_imm_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"pc_imm_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_imm_flag cu.v(65) " "Inferred latch for \"pc_imm_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_flag cu.v(65) " "Inferred latch for \"hold_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_flag cu.v(65) " "Inferred latch for \"jump_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[0\] cu.v(65) " "Inferred latch for \"alu_op_code\[0\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[1\] cu.v(65) " "Inferred latch for \"alu_op_code\[1\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[2\] cu.v(65) " "Inferred latch for \"alu_op_code\[2\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[3\] cu.v(65) " "Inferred latch for \"alu_op_code\[3\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197381689 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|alu:u_alu\"" {  } { { "../rtl/top/EX_UNIT.v" "u_alu" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:u_rom " "Elaborating entity \"rom\" for hierarchy \"rom:u_rom\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_rom" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197381694 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 4095 rom.v(41) " "Verilog HDL warning at rom.v(41): number of words (64) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1688197381718 "|RISCV_SOC_TOP|rom:u_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u_ram " "Elaborating entity \"ram\" for hierarchy \"ram:u_ram\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_ram" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197382783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_uart" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197382802 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_wr_addr_o uart.v(149) " "Verilog HDL Always Construct warning at uart.v(149): inferring latch(es) for variable \"rom_wr_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 149 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688197382803 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx uart.v(31) " "Output port \"uart_tx\" at uart.v(31) has no driver" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1688197382803 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_wr_addr_o\[0\] uart.v(149) " "Inferred latch for \"rom_wr_addr_o\[0\]\" at uart.v(149)" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197382803 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_wr_addr_o\[1\] uart.v(149) " "Inferred latch for \"rom_wr_addr_o\[1\]\" at uart.v(149)" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688197382803 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_buffer uart:u_uart\|delay_buffer:u_delay_buffer " "Elaborating entity \"delay_buffer\" for hierarchy \"uart:u_uart\|delay_buffer:u_delay_buffer\"" {  } { { "../rtl/perips/uart.v" "u_delay_buffer" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197382805 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rom:u_rom\|_rom_rtl_0 " "Inferred RAM node \"rom:u_rom\|_rom_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1688197383979 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom:u_rom\|_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:u_rom\|_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_prj.ram0_rom_1d582.hdl.mif " "Parameter INIT_FILE set to db/cpu_prj.ram0_rom_1d582.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688197391101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1688197391101 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688197391101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:u_rom\|altsyncram:_rom_rtl_0 " "Elaborated megafunction instantiation \"rom:u_rom\|altsyncram:_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:u_rom\|altsyncram:_rom_rtl_0 " "Instantiated megafunction \"rom:u_rom\|altsyncram:_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_prj.ram0_rom_1d582.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_prj.ram0_rom_1d582.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197391163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688197391163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olg1 " "Found entity 1: altsyncram_olg1" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688197391215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688197391215 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|jump_flag RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag " "Duplicate LATCH primitive \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|jump_flag\" merged with LATCH primitive \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag\"" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688197393505 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1688197393505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[2\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[3\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[1\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[0\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[5\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 837 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393508 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[6\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 869 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[7\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 901 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[8\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a28 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 933 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[9\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 965 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[10\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 997 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[11\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a5 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 197 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[12\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[13\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[14\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[15\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[16\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[17\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393509 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[18\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[19\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[20\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[21\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[22\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[23\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[24\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[25\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[26\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[27\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[28\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393510 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[29\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[30\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[31\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 1029 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 165 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393511 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393512 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393512 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393512 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393512 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393512 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|pc_imm_flag " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|pc_imm_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688197393512 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688197393512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "../rtl/top/RF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RF_UNIT.v" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1688197393552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1688197393552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx GND " "Pin \"uart_tx\" is stuck at GND" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688197400184 "|RISCV_SOC_TOP|uart_tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1688197400184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688197400707 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1688197406226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688197406763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688197406763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11176 " "Implemented 11176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688197407325 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688197407325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11136 " "Implemented 11136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688197407325 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688197407325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688197407325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688197407367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 15:43:27 2023 " "Processing ended: Sat Jul 01 15:43:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688197407367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688197407367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688197407367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688197407367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688197408466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688197408467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 15:43:28 2023 " "Processing started: Sat Jul 01 15:43:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688197408467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688197408467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu_prj -c cpu_prj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688197408467 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688197408565 ""}
{ "Info" "0" "" "Project  = cpu_prj" {  } {  } 0 0 "Project  = cpu_prj" 0 0 "Fitter" 0 0 1688197408565 ""}
{ "Info" "0" "" "Revision = cpu_prj" {  } {  } 0 0 "Revision = cpu_prj" 0 0 "Fitter" 0 0 1688197408565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1688197408757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_prj EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"cpu_prj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688197408813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688197408876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688197408876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688197409023 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688197409254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688197409254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688197409254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688197409254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13180 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688197409268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13182 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688197409268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13184 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688197409268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13186 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688197409268 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13188 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688197409268 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688197409268 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688197409271 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688197409275 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1688197410458 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_prj.sdc " "Synopsys Design Constraints File file not found: 'cpu_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688197410464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688197410465 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datab  to: combout " "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197410507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197410507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197410507 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1688197410507 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1688197410538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1688197410538 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688197410539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5720 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[1\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[1\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5719 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[2\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[2\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5717 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[4\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[4\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5716 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[5\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[5\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5715 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5714 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a0 " "Destination node rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 37 2 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a1 " "Destination node rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 69 2 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410854 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1688197410854 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688197410854 ""}  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 27 0 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13174 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688197410854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|Selector56~6  " "Automatically promoted node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|Selector56~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector56~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 11680 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688197410855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|Selector15~0  " "Automatically promoted node RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|Selector15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7839 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688197410855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|led_ctl\[0\]~0 " "Destination node ram:u_ram\|led_ctl\[0\]~0" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 38 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|led_ctl[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|led_ctl\[1\]~1 " "Destination node ram:u_ram\|led_ctl\[1\]~1" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 38 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|led_ctl[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|led_ctl\[2\]~2 " "Destination node ram:u_ram\|led_ctl\[2\]~2" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 38 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|led_ctl[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|led_ctl\[3\]~3 " "Destination node ram:u_ram\|led_ctl\[3\]~3" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 38 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|led_ctl[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[0\]~85 " "Destination node ram:u_ram\|data_o\[0\]~85" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[0]~85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[1\]~171 " "Destination node ram:u_ram\|data_o\[1\]~171" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[1]~171 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[2\]~257 " "Destination node ram:u_ram\|data_o\[2\]~257" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[2]~257 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[3\]~343 " "Destination node ram:u_ram\|data_o\[3\]~343" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[3]~343 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7521 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[8\]~429 " "Destination node ram:u_ram\|data_o\[8\]~429" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[8]~429 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[16\]~515 " "Destination node ram:u_ram\|data_o\[16\]~515" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[16]~515 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7717 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688197410855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1688197410855 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688197410855 ""}  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 0 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 13173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688197410855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688197411630 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688197411640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688197411641 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688197411652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688197411666 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688197411676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688197411676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688197411686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688197412081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1688197412093 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688197412093 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688197412163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688197413048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688197415400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688197415434 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688197441841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688197441841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688197442910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.9% " "1e+03 ns of routing delay (approximately 4.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1688197449452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "48 " "Router estimated average interconnect usage is 48% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1688197451525 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688197451525 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1688197476656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:14 " "Fitter routing operations ending: elapsed time is 00:01:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688197517645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1688197517648 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "15.84 " "Total time spent on timing analysis during the Fitter is 15.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1688197517856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688197517906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688197518677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688197518725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688197519715 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688197521158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/cpu_prj.fit.smsg " "Generated suppressed messages file D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/cpu_prj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688197522177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5912 " "Peak virtual memory: 5912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688197523858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 15:45:23 2023 " "Processing ended: Sat Jul 01 15:45:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688197523858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688197523858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688197523858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688197523858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688197524818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688197524818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 15:45:24 2023 " "Processing started: Sat Jul 01 15:45:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688197524818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688197524818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu_prj -c cpu_prj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688197524819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688197525638 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688197525685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688197525956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 15:45:25 2023 " "Processing ended: Sat Jul 01 15:45:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688197525956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688197525956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688197525956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688197525956 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688197526576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688197527052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688197527053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 15:45:26 2023 " "Processing started: Sat Jul 01 15:45:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688197527053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688197527053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu_prj -c cpu_prj " "Command: quartus_sta cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688197527053 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1688197527149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688197527411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688197527447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688197527447 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1688197527949 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_prj.sdc " "Synopsys Design Constraints File file not found: 'cpu_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1688197528089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1688197528091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528111 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " "create_clock -period 1.000 -name RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528111 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " "create_clock -period 1.000 -name RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528111 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_n rst_n " "create_clock -period 1.000 -name rst_n rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528111 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528111 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datac  to: combout " "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1688197528199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1688197528221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1688197528222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1688197528224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1688197528249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1688197532388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688197532388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.655 " "Worst-case setup slack is -26.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.655   -129249.719 clk  " "  -26.655   -129249.719 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.711       -60.772 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "  -20.711       -60.772 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.255       -31.467 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "  -19.255       -31.467 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.423      -363.299 rst_n  " "   -9.423      -363.299 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197532394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.242 " "Worst-case hold slack is -7.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.242      -242.531 rst_n  " "   -7.242      -242.531 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.140       -21.352 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -6.140       -21.352 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.429       -19.465 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "   -5.429       -19.465 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744        -1.576 clk  " "   -0.744        -1.576 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197532551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.995 " "Worst-case recovery slack is -3.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.995        -3.995 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -3.995        -3.995 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035         0.000 clk  " "    0.035         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197532569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.973 " "Worst-case removal slack is -0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973       -46.517 clk  " "   -0.973       -46.517 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.090 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -0.090        -0.090 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197532584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -8412.607 clk  " "   -3.201     -8412.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.168       -75.805 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -3.168       -75.805 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -776.866 rst_n  " "   -3.000      -776.866 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "    0.123         0.000 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197532589 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1688197535041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1688197535068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1688197536030 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datac  to: combout " "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536517 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1688197536517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1688197536744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688197536744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.111 " "Worst-case setup slack is -25.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.111   -121406.180 clk  " "  -25.111   -121406.180 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.064       -56.799 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "  -19.064       -56.799 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.857       -29.957 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "  -17.857       -29.957 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.079      -347.962 rst_n  " "   -9.079      -347.962 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197536775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.691 " "Worst-case hold slack is -6.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.691      -226.495 rst_n  " "   -6.691      -226.495 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.609       -19.418 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -5.609       -19.418 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.864       -17.556 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "   -4.864       -17.556 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605        -1.212 clk  " "   -0.605        -1.212 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197536905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.647 " "Worst-case recovery slack is -3.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.647        -3.647 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -3.647        -3.647 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 clk  " "    0.107         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197536921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.889 " "Worst-case removal slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889       -44.453 clk  " "   -0.889       -44.453 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.006 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -0.006        -0.006 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197536938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -8413.024 clk  " "   -3.201     -8413.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.063       -70.991 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -3.063       -70.991 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -714.614 rst_n  " "   -3.000      -714.614 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096        -0.636 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "   -0.096        -0.636 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197536944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1688197539404 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datac  to: combout " "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout " "Cell: u_RISCV\|INST_ID_UNIT\|u_id\|Selector56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1688197539726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1688197539840 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688197539840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.733 " "Worst-case setup slack is -11.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.733    -56657.363 clk  " "  -11.733    -56657.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.859       -24.490 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -8.859       -24.490 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.023       -11.560 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "   -8.023       -11.560 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317      -125.178 rst_n  " "   -3.317      -125.178 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197539873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.208 " "Worst-case hold slack is -3.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.208      -112.493 rst_n  " "   -3.208      -112.493 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.786        -9.959 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -2.786        -9.959 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645        -9.570 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "   -2.645        -9.570 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470        -1.776 clk  " "   -0.470        -1.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197539997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.294 " "Worst-case recovery slack is -1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294        -1.294 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -1.294        -1.294 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123       -36.490 clk  " "   -0.123       -36.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197540014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.523 " "Worst-case removal slack is -0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523       -25.633 clk  " "   -0.523       -25.633 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186        -0.186 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -0.186        -0.186 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197540032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -5994.361 clk  " "   -3.000     -5994.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -220.313 rst_n  " "   -3.000      -220.313 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120       -25.749 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\]  " "   -1.120       -25.749 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246         0.000 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]  " "    0.246         0.000 RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688197540040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688197542781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688197542781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688197542947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 15:45:42 2023 " "Processing ended: Sat Jul 01 15:45:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688197542947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688197542947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688197542947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688197542947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688197543921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688197543922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 15:45:43 2023 " "Processing started: Sat Jul 01 15:45:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688197543922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688197543922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu_prj -c cpu_prj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688197543922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_8_1200mv_85c_slow.vo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_8_1200mv_85c_slow.vo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197545582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_8_1200mv_0c_slow.vo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_8_1200mv_0c_slow.vo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197546370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_min_1200mv_0c_fast.vo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_min_1200mv_0c_fast.vo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197547160 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj.vo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj.vo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197547981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_8_1200mv_85c_v_slow.sdo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_8_1200mv_85c_v_slow.sdo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197548634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_8_1200mv_0c_v_slow.sdo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_8_1200mv_0c_v_slow.sdo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197549249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_min_1200mv_0c_v_fast.sdo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_min_1200mv_0c_v_fast.sdo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197549871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_prj_v.sdo D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/ simulation " "Generated file cpu_prj_v.sdo in folder \"D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688197550488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688197550616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 15:45:50 2023 " "Processing ended: Sat Jul 01 15:45:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688197550616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688197550616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688197550616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688197550616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 134 s " "Quartus II Full Compilation was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688197551235 ""}
