// Seed: 307889732
module module_0;
  logic id_1, id_2;
  assign id_2 = 1'h0;
  wire id_3;
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    module_1
);
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3 == id_2;
endmodule
module module_2 (
    input  wor   id_0,
    output logic id_1,
    input  wand  id_2,
    input  tri   id_3
);
  always @(*) begin : LABEL_0
    if (1) id_1 <= 1;
    else id_1 <= -1;
  end
  assign id_1 = -1 == id_0;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
