#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 18 12:43:13 2021
# Process ID: 3760
# Current directory: /home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1
# Command line: vivado -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: /home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/toplevel.vds
# Journal file: /home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3816
WARNING: [Synth 8-6901] identifier 'p_WORD_LEN' is used before its declaration [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/imports/uart/uart_rx.v:46]
WARNING: [Synth 8-6901] identifier 'p_WORD_LEN' is used before its declaration [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/imports/uart/uart_tx.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2400.070 ; gain = 0.000 ; free physical = 154 ; free virtual = 7371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:29]
	Parameter p_CLK_DIV bound to: 868 - type: integer 
	Parameter p_QUEUE_LEN bound to: 64 - type: integer 
	Parameter p_LED_DELAY bound to: 100000000 - type: integer 
	Parameter s_IDLE bound to: 2'b00 
	Parameter s_READ1 bound to: 2'b01 
	Parameter s_READ2 bound to: 2'b10 
	Parameter s_SEND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'monostable' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/monostable.v:23]
	Parameter p_LEN bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'monostable' (1#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/monostable.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/.Xil/Vivado-3760-ashwin--Y540-U/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (2#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/.Xil/Vivado-3760-ashwin--Y540-U/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/imports/uart/uart_rx.v:41]
	Parameter p_CLK_DIV bound to: 868 - type: integer 
	Parameter p_WORD_LEN bound to: 8 - type: integer 
	Parameter p_WORD_WIDTH bound to: 4 - type: integer 
	Parameter p_CLK_WIDTH bound to: 10 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_START bound to: 3'b001 
	Parameter s_DATA bound to: 3'b010 
	Parameter s_STOP bound to: 3'b011 
	Parameter s_RESTART bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/imports/uart/uart_rx.v:41]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/imports/uart/uart_tx.v:40]
	Parameter p_CLK_DIV bound to: 868 - type: integer 
	Parameter p_WORD_LEN bound to: 8 - type: integer 
	Parameter p_WORD_WIDTH bound to: 4 - type: integer 
	Parameter p_CLK_WIDTH bound to: 10 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_START bound to: 3'b001 
	Parameter s_DATA bound to: 3'b010 
	Parameter s_STOP bound to: 3'b011 
	Parameter s_RESTART bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/imports/uart/uart_tx.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:172]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/.Xil/Vivado-3760-ashwin--Y540-U/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (5#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/.Xil/Vivado-3760-ashwin--Y540-U/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/.Xil/Vivado-3760-ashwin--Y540-U/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (6#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/.Xil/Vivado-3760-ashwin--Y540-U/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'virtual_io'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:184]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:172]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'recceiver'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'transmitter'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:103]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_fifo'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_mono'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_mono'. This will prevent further optimization [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:73]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register fifo_din_reg in module toplevel. [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:82]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register fifo_wr_reg in module toplevel. [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:83]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register rx_trig_reg in module toplevel. [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:69]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (7#1) [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/sources_1/new/toplevel.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2407.766 ; gain = 7.695 ; free physical = 999 ; free virtual = 8160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2422.609 ; gain = 22.539 ; free physical = 994 ; free virtual = 8155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2422.609 ; gain = 22.539 ; free physical = 994 ; free virtual = 8155
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.609 ; gain = 0.000 ; free physical = 987 ; free virtual = 8148
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'uart_fifo'
Finished Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'uart_fifo'
Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'virtual_io'
Finished Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'virtual_io'
Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/constrs_1/new/constraints.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/constrs_1/new/constraints.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.359 ; gain = 0.000 ; free physical = 904 ; free virtual = 8065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.359 ; gain = 0.000 ; free physical = 904 ; free virtual = 8065
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 982 ; free virtual = 8140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 982 ; free virtual = 8140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for uart_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for virtual_io. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 982 ; free virtual = 8140
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_status_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toplevel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
                 s_START |                              001 |                              001
                  s_DATA |                              010 |                              010
                  s_STOP |                              011 |                              011
               s_RESTART |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_status_reg' using encoding 'sequential' in module 'uart_tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'toplevel', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                               00 |                               00
                 s_READ1 |                               01 |                               01
                 s_READ2 |                               10 |                               10
                  s_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 969 ; free virtual = 8131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 954 ; free virtual = 8123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 836 ; free virtual = 8005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 831 ; free virtual = 8001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 831 ; free virtual = 8000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
|2     |ila_0            |         1|
|3     |vio_0            |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |ila            |     1|
|3     |vio            |     1|
|4     |BUFG           |     1|
|5     |CARRY4         |    16|
|6     |LUT1           |     3|
|7     |LUT2           |    13|
|8     |LUT3           |    10|
|9     |LUT4           |    13|
|10    |LUT5           |    20|
|11    |LUT6           |    41|
|12    |FDCE           |    64|
|13    |FDPE           |     1|
|14    |FDRE           |    73|
|15    |IBUF           |     2|
|16    |OBUF           |     6|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 834 ; free virtual = 8003
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.359 ; gain = 22.539 ; free physical = 882 ; free virtual = 8052
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.359 ; gain = 191.289 ; free physical = 882 ; free virtual = 8052
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.359 ; gain = 0.000 ; free physical = 968 ; free virtual = 8138
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.359 ; gain = 0.000 ; free physical = 918 ; free virtual = 8088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2591.359 ; gain = 191.594 ; free physical = 1065 ; free virtual = 8234
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/vivado/nielit_uart/nielit_uart.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 18 12:43:44 2021...
