#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec 18 13:40:28 2022
# Process ID: 13060
# Current directory: D:/project_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20772 D:\project_6\project_6.xpr
# Log file: D:/project_6/vivado.log
# Journal file: D:/project_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project_6/project_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 881.211 ; gain = 133.188
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port t1 [D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 909.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 924.438 ; gain = 23.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 958.863 ; gain = 20.383
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port t1 [D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 958.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 958.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port t1 [D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 958.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 958.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port t1 [D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 958.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port t1 [D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 958.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 958.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 958.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 958.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 964.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 964.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 966.207 ; gain = 0.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 968.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 968.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-143] t5 was previously declared with a range [D:/project_6/project_6.srcs/sources_1/new/PC.v:9]
ERROR: [VRFC 10-51] aasign is an unknown type [D:/project_6/project_6.srcs/sources_1/new/PC.v:9]
ERROR: [VRFC 10-60] Branch is not a constant [D:/project_6/project_6.srcs/sources_1/new/PC.v:9]
ERROR: [VRFC 10-2787] module PC ignored due to previous errors [D:/project_6/project_6.srcs/sources_1/new/PC.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 968.016 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 968.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 968.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 968.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 968.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 968.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 968.727 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 970.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 970.914 ; gain = 0.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 971.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 972.992 ; gain = 1.883
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 976.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 976.520 ; gain = 0.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 977.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 979.277 ; gain = 2.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 980.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 980.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 980.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 981.070 ; gain = 0.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 981.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 982.125 ; gain = 0.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 982.703 ; gain = 0.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 982.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 983.918 ; gain = 1.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 987.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 987.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 987.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 989.074 ; gain = 1.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 989.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 989.598 ; gain = 0.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 995.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 995.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 995.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 995.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 995.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 995.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 995.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 995.430 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 995.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 995.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 995.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 995.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 995.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 996.656 ; gain = 1.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.734 ; gain = 0.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.070 ; gain = 0.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelineCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ExMemRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMemRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/ForwardUnit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/HazardDetectUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PCAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6.srcs/sim_1/new/PipelineCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 549ccf4708b641f5a5c5ab05a61bfc81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelineCPU_sim_behav xil_defaultlib.PipelineCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardDetectUnit
Compiling module xil_defaultlib.MUX(width=32)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ForwardUnit2
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.MUX(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExMemRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.PipelineCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelineCPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineCPU_sim_behav -key {Behavioral:sim_1:Functional:PipelineCPU_sim} -tclbatch {PipelineCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source PipelineCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.484 ; gain = 0.414
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 18 16:30:42 2022...
