// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/25/2024 08:41:39"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Top (
	clk,
	rst_n,
	DB,
	ALE,
	WR,
	RD,
	sine_out,
	ad_data,
	ad_busy,
	ad_first_data,
	ad_os,
	ad_cs,
	ad_rd,
	ad_reset,
	ad_convstb,
	ad_convsta,
	ad_stby,
	ad_range);
input 	clk;
input 	rst_n;
inout 	[7:0] DB;
input 	ALE;
input 	WR;
input 	RD;
output 	[8:0] sine_out;
input 	[15:0] ad_data;
input 	ad_busy;
input 	ad_first_data;
output 	[2:0] ad_os;
output 	ad_cs;
output 	ad_rd;
output 	ad_reset;
output 	ad_convstb;
output 	ad_convsta;
output 	ad_stby;
output 	ad_range;

// Design Ports Information
// ad_busy	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_first_data	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALE	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WR	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RD	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[0]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[8]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[9]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[1]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[2]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[10]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[3]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[11]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[12]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[4]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[5]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[13]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[6]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[14]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[7]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_data[15]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sine_out[0]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[2]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[3]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[4]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[5]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[6]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[7]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sine_out[8]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_os[0]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_os[1]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_os[2]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_cs	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_rd	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_reset	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_convstb	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_convsta	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_stby	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ad_range	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[0]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[1]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[2]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[3]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[4]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[5]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[6]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DB[7]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MCUbus_v.sdo");
// synopsys translate_on

wire \DB[0]~0 ;
wire \DB[1]~1 ;
wire \DB[2]~2 ;
wire \DB[3]~3 ;
wire \DB[4]~4 ;
wire \DB[5]~5 ;
wire \DB[6]~6 ;
wire \DB[7]~7 ;
wire \rst_n~combout ;
wire \rtl~0_combout ;
wire \ALE~combout ;
wire \mcu_bus_inst|WideOr0~0_combout ;
wire \mcu_bus_inst|Decoder0~4_combout ;
wire \mcu_bus_inst|Decoder0~3_combout ;
wire \mcu_bus_inst|data_regs50[0]~6_combout ;
wire \mcu_bus_inst|Decoder0~1_combout ;
wire \mcu_bus_inst|Decoder0~0_combout ;
wire \mcu_bus_inst|Decoder0~2_combout ;
wire \WR~combout ;
wire \mcu_bus_inst|data_regs54[0]~10_combout ;
wire \mcu_bus_inst|data_regs50[0]~7_combout ;
wire \mcu_bus_inst|data_regs50[4]$latch~combout ;
wire \mcu_bus_inst|data_regs50[3]$latch~combout ;
wire \dds_inst|Decoder0~0_combout ;
wire \dds_inst|Decoder0~1_combout ;
wire \dds_inst|phase_accumulator[0]~63 ;
wire \dds_inst|phase_step~0_combout ;
wire \dds_inst|phase_accumulator[1]~61 ;
wire \dds_inst|phase_accumulator[1]~61COUT1_90 ;
wire \dds_inst|phase_accumulator[2]~59 ;
wire \dds_inst|phase_accumulator[2]~59COUT1_92 ;
wire \dds_inst|phase_accumulator[3]~57 ;
wire \dds_inst|phase_accumulator[3]~57COUT1_94 ;
wire \dds_inst|phase_accumulator[4]~55 ;
wire \dds_inst|phase_accumulator[4]~55COUT1_96 ;
wire \dds_inst|phase_accumulator[5]~53 ;
wire \dds_inst|phase_accumulator[6]~51 ;
wire \dds_inst|phase_accumulator[6]~51COUT1_98 ;
wire \dds_inst|phase_accumulator[7]~49 ;
wire \dds_inst|phase_accumulator[7]~49COUT1_100 ;
wire \dds_inst|phase_accumulator[8]~47 ;
wire \dds_inst|phase_accumulator[8]~47COUT1_102 ;
wire \dds_inst|phase_accumulator[9]~45 ;
wire \dds_inst|phase_accumulator[9]~45COUT1_104 ;
wire \dds_inst|phase_accumulator[10]~43 ;
wire \dds_inst|phase_accumulator[11]~41 ;
wire \dds_inst|phase_accumulator[11]~41COUT1_106 ;
wire \dds_inst|phase_accumulator[12]~39 ;
wire \dds_inst|phase_accumulator[12]~39COUT1_108 ;
wire \dds_inst|phase_accumulator[13]~37 ;
wire \dds_inst|phase_accumulator[13]~37COUT1_110 ;
wire \dds_inst|phase_accumulator[14]~35 ;
wire \dds_inst|phase_accumulator[14]~35COUT1_112 ;
wire \dds_inst|phase_accumulator[15]~33 ;
wire \dds_inst|phase_accumulator[16]~31 ;
wire \dds_inst|phase_accumulator[16]~31COUT1_114 ;
wire \dds_inst|phase_accumulator[17]~29 ;
wire \dds_inst|phase_accumulator[17]~29COUT1_116 ;
wire \dds_inst|phase_accumulator[18]~27 ;
wire \dds_inst|phase_accumulator[18]~27COUT1_118 ;
wire \dds_inst|phase_accumulator[19]~25 ;
wire \dds_inst|phase_accumulator[19]~25COUT1_120 ;
wire \dds_inst|phase_accumulator[20]~23 ;
wire \dds_inst|phase_accumulator[21]~21 ;
wire \dds_inst|phase_accumulator[21]~21COUT1_122 ;
wire \dds_inst|phase_accumulator[22]~19 ;
wire \dds_inst|phase_accumulator[22]~19COUT1_124 ;
wire \dds_inst|phase_accumulator[23]~17 ;
wire \dds_inst|phase_accumulator[23]~17COUT1_126 ;
wire \dds_inst|phase_accumulator[24]~15 ;
wire \dds_inst|phase_accumulator[24]~15COUT1_128 ;
wire \dds_inst|phase_accumulator[25]~13 ;
wire \dds_inst|phase_accumulator[26]~7 ;
wire \dds_inst|phase_accumulator[26]~7COUT1_130 ;
wire \dds_inst|phase_accumulator[27]~3 ;
wire \dds_inst|phase_accumulator[27]~3COUT1_132 ;
wire \dds_inst|phase_accumulator[28]~9 ;
wire \dds_inst|phase_accumulator[28]~9COUT1_134 ;
wire \dds_inst|phase_accumulator[29]~11 ;
wire \dds_inst|phase_accumulator[29]~11COUT1_136 ;
wire \dds_inst|sine_lut~0_combout ;
wire \dds_inst|phase_accumulator[30]~5 ;
wire \dds_inst|sine_lut~3_combout ;
wire \dds_inst|sine_lut~2_combout ;
wire \dds_inst|sine_lut~6_combout ;
wire \dds_inst|sine_lut~5_combout ;
wire \dds_inst|sine_lut~10_combout ;
wire \dds_inst|sine_lut~9_combout ;
wire \dds_inst|sine_lut~11_combout ;
wire \dds_inst|sine_lut~12_combout ;
wire \dds_inst|sine_lut~8_combout ;
wire \dds_inst|sine_lut~16_combout ;
wire \dds_inst|sine_lut~15_combout ;
wire \dds_inst|sine_lut~17_combout ;
wire \dds_inst|sine_lut~18_combout ;
wire \dds_inst|sine_lut~14_combout ;
wire \dds_inst|sine_lut~24_combout ;
wire \dds_inst|sine_lut~21_combout ;
wire \dds_inst|sine_lut~22_combout ;
wire \dds_inst|sine_lut~23_combout ;
wire \dds_inst|sine_lut~20_combout ;
wire \dds_inst|sine_lut~27_combout ;
wire \dds_inst|sine_lut~26_combout ;
wire \dds_inst|sine_lut~30_combout ;
wire \dds_inst|sine_lut~29_combout ;
wire \dds_inst|sine_lut~32_combout ;
wire \dds_inst|sine_lut~31_combout ;
wire \mcu_bus_inst|data_regs50[0]$latch~combout ;
wire \mcu_bus_inst|WideOr0~1_combout ;
wire \mcu_bus_inst|WideOr0~2_combout ;
wire \mcu_bus_inst|data_regs50[0]_1072~combout ;
wire \mcu_bus_inst|data_regs50[1]$latch~combout ;
wire \mcu_bus_inst|data_regs50[2]$latch~combout ;
wire \clk~combout ;
wire \dds_inst|Equal1~1 ;
wire \dds_inst|Equal1~2 ;
wire \dds_inst|Equal1~0 ;
wire \dds_inst|wave_start~regout ;
wire \ad_first_data~combout ;
wire \ad_ctrl_inst|Add0~2COUT1_36 ;
wire \ad_ctrl_inst|Add0~7 ;
wire \ad_ctrl_inst|Add0~7COUT1_38 ;
wire \ad_ctrl_inst|Add0~10_combout ;
wire \ad_ctrl_inst|Add0~12 ;
wire \ad_ctrl_inst|Add0~12COUT1_40 ;
wire \ad_ctrl_inst|Add0~15_combout ;
wire \ad_ctrl_inst|Add0~0_combout ;
wire \ad_ctrl_inst|Add0~2 ;
wire \ad_ctrl_inst|Add0~5_combout ;
wire \ad_ctrl_inst|Equal0~0 ;
wire \ad_ctrl_inst|state.READ_CH6~regout ;
wire \ad_ctrl_inst|state.READ_CH7~regout ;
wire \ad_ctrl_inst|state.READ_CH8~regout ;
wire \ad_ctrl_inst|state.AD_CONV~regout ;
wire \ad_ctrl_inst|Equal0~1 ;
wire \ad_ctrl_inst|state.READ_CH2~regout ;
wire \ad_ctrl_inst|Add0~17 ;
wire \ad_ctrl_inst|Add0~22 ;
wire \ad_ctrl_inst|Add0~22COUT1_42 ;
wire \ad_ctrl_inst|Add0~25_combout ;
wire \ad_ctrl_inst|state.READ_CH5~regout ;
wire \ad_ctrl_inst|state.READ_CH3~regout ;
wire \ad_ctrl_inst|state.READ_CH4~regout ;
wire \ad_ctrl_inst|Add0~20_combout ;
wire \ad_ctrl_inst|state.READ_CH1~regout ;
wire \ad_ctrl_inst|Selector9~0_combout ;
wire \ad_ctrl_inst|Selector9~1_combout ;
wire \ad_ctrl_inst|Selector9~2 ;
wire \ad_ctrl_inst|Selector9~3_combout ;
wire \ad_ctrl_inst|ad_rd~regout ;
wire \ad_ctrl_inst|ad_convstb~regout ;
wire \ad_ctrl_inst|ad_convsta~regout ;
wire \mcu_bus_inst|data_regs54[0]~11_combout ;
wire \mcu_bus_inst|data_regs54[0]~0_combout ;
wire \mcu_bus_inst|check_regs[0]~0_combout ;
wire \mcu_bus_inst|Selector0~0_combout ;
wire \mcu_bus_inst|data_regs52[0]~11_combout ;
wire \mcu_bus_inst|data_regs52[0]~10_combout ;
wire \mcu_bus_inst|data_regs52[0]~0_combout ;
wire \mcu_bus_inst|data_regs50[0]~3_combout ;
wire \mcu_bus_inst|data_regs51[0]~8_combout ;
wire \mcu_bus_inst|data_regs51[0]~0_combout ;
wire \mcu_bus_inst|Selector0~1_combout ;
wire \mcu_bus_inst|data_regs53[0]~8_combout ;
wire \mcu_bus_inst|data_regs53[0]~0_combout ;
wire \mcu_bus_inst|Selector0~2_combout ;
wire \mcu_bus_inst|Selector0~3_combout ;
wire \ad_ctrl_inst|Selector8~0 ;
wire \ad_ctrl_inst|ad_ch1[0]~0_combout ;
wire \ad_ctrl_inst|Selector4~0 ;
wire \mcu_bus_inst|Selector0~8 ;
wire \ad_ctrl_inst|Selector6~0 ;
wire \mcu_bus_inst|Selector0~9 ;
wire \mcu_bus_inst|Selector0~6 ;
wire \mcu_bus_inst|Selector0~7 ;
wire \mcu_bus_inst|Selector0~10_combout ;
wire \ad_ctrl_inst|Selector3~0 ;
wire \ad_ctrl_inst|Selector7~0 ;
wire \mcu_bus_inst|Selector0~11 ;
wire \ad_ctrl_inst|Selector0~1 ;
wire \ad_ctrl_inst|Selector5~0 ;
wire \mcu_bus_inst|Selector0~12 ;
wire \mcu_bus_inst|Selector0~4 ;
wire \mcu_bus_inst|Selector0~5 ;
wire \mcu_bus_inst|Selector0~13_combout ;
wire \mcu_bus_inst|Selector0~14_combout ;
wire \mcu_bus_inst|Selector0~15_combout ;
wire \RD~combout ;
wire \mcu_bus_inst|always1~0_combout ;
wire \mcu_bus_inst|WideOr10~0_combout ;
wire \mcu_bus_inst|data_out[0]_364~combout ;
wire \mcu_bus_inst|comb~0_combout ;
wire \mcu_bus_inst|DB_tristate~combout ;
wire \mcu_bus_inst|data_out[0]~8_combout ;
wire \mcu_bus_inst|data_regs54[1]~1_combout ;
wire \mcu_bus_inst|Selector2~6 ;
wire \mcu_bus_inst|Selector2~7 ;
wire \mcu_bus_inst|Selector2~4 ;
wire \mcu_bus_inst|Selector2~5 ;
wire \mcu_bus_inst|Selector2~8_combout ;
wire \mcu_bus_inst|Selector2~9 ;
wire \mcu_bus_inst|Selector2~10 ;
wire \mcu_bus_inst|Selector2~2 ;
wire \mcu_bus_inst|Selector2~3 ;
wire \mcu_bus_inst|Selector2~11_combout ;
wire \mcu_bus_inst|Selector2~12_combout ;
wire \mcu_bus_inst|data_regs53[1]~1_combout ;
wire \mcu_bus_inst|data_regs51[1]~1_combout ;
wire \mcu_bus_inst|data_regs52[1]~1_combout ;
wire \mcu_bus_inst|data_regs50[1]~4_combout ;
wire \mcu_bus_inst|Selector2~0_combout ;
wire \mcu_bus_inst|Selector2~1_combout ;
wire \mcu_bus_inst|Selector2~13_combout ;
wire \mcu_bus_inst|data_out[1]~0_combout ;
wire \mcu_bus_inst|data_regs54[2]~2_combout ;
wire \mcu_bus_inst|data_regs53[2]~2_combout ;
wire \mcu_bus_inst|data_regs52[2]~2_combout ;
wire \mcu_bus_inst|data_regs50[2]~5_combout ;
wire \mcu_bus_inst|data_regs51[2]~2_combout ;
wire \mcu_bus_inst|Selector4~0_combout ;
wire \mcu_bus_inst|Selector4~1_combout ;
wire \mcu_bus_inst|Selector4~2 ;
wire \mcu_bus_inst|Selector4~3 ;
wire \mcu_bus_inst|Selector4~6 ;
wire \mcu_bus_inst|Selector4~7 ;
wire \mcu_bus_inst|Selector4~4 ;
wire \mcu_bus_inst|Selector4~5 ;
wire \mcu_bus_inst|Selector4~8_combout ;
wire \mcu_bus_inst|Selector4~9 ;
wire \mcu_bus_inst|Selector4~10 ;
wire \mcu_bus_inst|Selector4~11_combout ;
wire \mcu_bus_inst|Selector4~12_combout ;
wire \mcu_bus_inst|Selector4~13_combout ;
wire \mcu_bus_inst|data_out[2]~1_combout ;
wire \mcu_bus_inst|data_regs51[3]~3_combout ;
wire \mcu_bus_inst|data_regs52[3]~3_combout ;
wire \mcu_bus_inst|Selector5~0_combout ;
wire \mcu_bus_inst|data_regs53[3]~3_combout ;
wire \mcu_bus_inst|Selector5~1_combout ;
wire \mcu_bus_inst|Selector5~9 ;
wire \mcu_bus_inst|Selector5~10 ;
wire \mcu_bus_inst|Selector5~2 ;
wire \mcu_bus_inst|Selector5~3 ;
wire \mcu_bus_inst|Selector5~6 ;
wire \mcu_bus_inst|Selector5~7 ;
wire \mcu_bus_inst|Selector5~4 ;
wire \mcu_bus_inst|Selector5~5 ;
wire \mcu_bus_inst|Selector5~8_combout ;
wire \mcu_bus_inst|Selector5~11_combout ;
wire \mcu_bus_inst|Selector5~12_combout ;
wire \mcu_bus_inst|data_regs54[3]~3_combout ;
wire \mcu_bus_inst|Selector5~13_combout ;
wire \mcu_bus_inst|data_out[3]~2_combout ;
wire \mcu_bus_inst|data_regs54[4]~4_combout ;
wire \mcu_bus_inst|data_regs52[4]~4_combout ;
wire \mcu_bus_inst|data_regs53[4]~4_combout ;
wire \mcu_bus_inst|data_regs51[4]~4_combout ;
wire \mcu_bus_inst|Selector6~0_combout ;
wire \mcu_bus_inst|Selector6~1_combout ;
wire \mcu_bus_inst|Selector6~9 ;
wire \mcu_bus_inst|Selector6~10 ;
wire \mcu_bus_inst|Selector6~4 ;
wire \mcu_bus_inst|Selector6~5 ;
wire \mcu_bus_inst|Selector6~6 ;
wire \mcu_bus_inst|Selector6~7 ;
wire \mcu_bus_inst|Selector6~8_combout ;
wire \mcu_bus_inst|Selector6~2 ;
wire \mcu_bus_inst|Selector6~3 ;
wire \mcu_bus_inst|Selector6~11_combout ;
wire \mcu_bus_inst|Selector6~12_combout ;
wire \mcu_bus_inst|Selector6~13_combout ;
wire \mcu_bus_inst|data_out[4]~3_combout ;
wire \mcu_bus_inst|Selector7~9 ;
wire \mcu_bus_inst|Selector7~10 ;
wire \mcu_bus_inst|Selector7~6 ;
wire \mcu_bus_inst|Selector7~7 ;
wire \mcu_bus_inst|Selector7~4 ;
wire \mcu_bus_inst|Selector7~5 ;
wire \mcu_bus_inst|Selector7~8_combout ;
wire \mcu_bus_inst|Selector7~2 ;
wire \mcu_bus_inst|Selector7~3 ;
wire \mcu_bus_inst|Selector7~11_combout ;
wire \mcu_bus_inst|Selector7~12_combout ;
wire \mcu_bus_inst|data_regs51[5]~5_combout ;
wire \mcu_bus_inst|data_regs53[5]~5_combout ;
wire \mcu_bus_inst|data_regs50[5]$latch~combout ;
wire \mcu_bus_inst|data_regs52[5]~5_combout ;
wire \mcu_bus_inst|Selector7~0_combout ;
wire \mcu_bus_inst|Selector7~1_combout ;
wire \mcu_bus_inst|data_regs54[5]~5_combout ;
wire \mcu_bus_inst|Selector7~13_combout ;
wire \mcu_bus_inst|data_out[5]~4_combout ;
wire \mcu_bus_inst|Selector8~9 ;
wire \mcu_bus_inst|Selector8~10 ;
wire \mcu_bus_inst|Selector8~6 ;
wire \mcu_bus_inst|Selector8~7 ;
wire \mcu_bus_inst|Selector8~4 ;
wire \mcu_bus_inst|Selector8~5 ;
wire \mcu_bus_inst|Selector8~8_combout ;
wire \mcu_bus_inst|Selector8~2 ;
wire \mcu_bus_inst|Selector8~3 ;
wire \mcu_bus_inst|Selector8~11_combout ;
wire \mcu_bus_inst|data_regs53[6]~6_combout ;
wire \mcu_bus_inst|data_regs52[6]~6_combout ;
wire \mcu_bus_inst|data_regs50[6]$latch~combout ;
wire \mcu_bus_inst|data_regs51[6]~6_combout ;
wire \mcu_bus_inst|Selector8~0_combout ;
wire \mcu_bus_inst|Selector8~1_combout ;
wire \mcu_bus_inst|Selector8~12_combout ;
wire \mcu_bus_inst|data_regs54[6]~6_combout ;
wire \mcu_bus_inst|Selector8~13_combout ;
wire \mcu_bus_inst|data_out[6]~5_combout ;
wire \mcu_bus_inst|data_regs54[7]~7_combout ;
wire \mcu_bus_inst|data_regs53[7]~7_combout ;
wire \mcu_bus_inst|data_regs51[7]~7_combout ;
wire \mcu_bus_inst|data_regs50[7]$latch~combout ;
wire \mcu_bus_inst|data_regs52[7]~7_combout ;
wire \mcu_bus_inst|Selector9~0_combout ;
wire \mcu_bus_inst|Selector9~1_combout ;
wire \mcu_bus_inst|Selector9~9 ;
wire \mcu_bus_inst|Selector9~10 ;
wire \mcu_bus_inst|Selector9~6 ;
wire \mcu_bus_inst|Selector9~7 ;
wire \mcu_bus_inst|Selector9~4 ;
wire \mcu_bus_inst|Selector9~5 ;
wire \mcu_bus_inst|Selector9~8_combout ;
wire \mcu_bus_inst|Selector9~2 ;
wire \mcu_bus_inst|Selector9~3 ;
wire \mcu_bus_inst|Selector9~11_combout ;
wire \mcu_bus_inst|Selector9~12_combout ;
wire \mcu_bus_inst|Selector9~13_combout ;
wire \mcu_bus_inst|data_out[7]~6_combout ;
wire [5:0] \ad_ctrl_inst|i ;
wire [15:0] \ad_ctrl_inst|ad_ch8 ;
wire [15:0] \ad_ctrl_inst|ad_ch7 ;
wire [15:0] \ad_ctrl_inst|ad_ch6 ;
wire [15:0] \ad_ctrl_inst|ad_ch5 ;
wire [15:0] \ad_ctrl_inst|ad_ch4 ;
wire [15:0] \ad_ctrl_inst|ad_ch3 ;
wire [15:0] \ad_ctrl_inst|ad_ch2 ;
wire [15:0] \ad_ctrl_inst|ad_ch1 ;
wire [7:0] \dds_inst|sine_out ;
wire [31:0] \dds_inst|phase_accumulator ;
wire [5:0] \dds_inst|last_lut_addr ;
wire [2:0] \dds_inst|clk_div_counter ;
wire [7:0] \mcu_bus_inst|data_out ;
wire [15:0] \ad_data~combout ;
wire [7:0] \mcu_bus_inst|check_regs ;
wire [7:0] \mcu_bus_inst|address ;


// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[0]~I (
	.datain(\mcu_bus_inst|data_out [0]),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[0]~0 ),
	.padio(DB[0]));
// synopsys translate_off
defparam \DB[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[1]~I (
	.datain(\mcu_bus_inst|data_out[1]~0_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[1]~1 ),
	.padio(DB[1]));
// synopsys translate_off
defparam \DB[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[2]~I (
	.datain(\mcu_bus_inst|data_out[2]~1_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[2]~2 ),
	.padio(DB[2]));
// synopsys translate_off
defparam \DB[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[3]~I (
	.datain(\mcu_bus_inst|data_out[3]~2_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[3]~3 ),
	.padio(DB[3]));
// synopsys translate_off
defparam \DB[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[4]~I (
	.datain(\mcu_bus_inst|data_out[4]~3_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[4]~4 ),
	.padio(DB[4]));
// synopsys translate_off
defparam \DB[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[5]~I (
	.datain(\mcu_bus_inst|data_out[5]~4_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[5]~5 ),
	.padio(DB[5]));
// synopsys translate_off
defparam \DB[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[6]~I (
	.datain(\mcu_bus_inst|data_out[6]~5_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[6]~6 ),
	.padio(DB[6]));
// synopsys translate_off
defparam \DB[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \DB[7]~I (
	.datain(\mcu_bus_inst|data_out[7]~6_combout ),
	.oe(\mcu_bus_inst|data_out[0]~8_combout ),
	.combout(\DB[7]~7 ),
	.padio(DB[7]));
// synopsys translate_off
defparam \DB[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \dds_inst|clk_div_counter[0] (
// Equation(s):
// \dds_inst|clk_div_counter [0] = DFFEAS((!\dds_inst|clk_div_counter [0] & (((!\rtl~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\dds_inst|clk_div_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rtl~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|clk_div_counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|clk_div_counter[0] .lut_mask = "0055";
defparam \dds_inst|clk_div_counter[0] .operation_mode = "normal";
defparam \dds_inst|clk_div_counter[0] .output_mode = "reg_only";
defparam \dds_inst|clk_div_counter[0] .register_cascade_mode = "off";
defparam \dds_inst|clk_div_counter[0] .sum_lutc_input = "datac";
defparam \dds_inst|clk_div_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \dds_inst|clk_div_counter[1] (
// Equation(s):
// \dds_inst|clk_div_counter [1] = DFFEAS((\dds_inst|clk_div_counter [1] $ ((\dds_inst|clk_div_counter [0]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \rtl~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\dds_inst|clk_div_counter [1]),
	.datac(\dds_inst|clk_div_counter [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|clk_div_counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|clk_div_counter[1] .lut_mask = "3c3c";
defparam \dds_inst|clk_div_counter[1] .operation_mode = "normal";
defparam \dds_inst|clk_div_counter[1] .output_mode = "reg_only";
defparam \dds_inst|clk_div_counter[1] .register_cascade_mode = "off";
defparam \dds_inst|clk_div_counter[1] .sum_lutc_input = "datac";
defparam \dds_inst|clk_div_counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell \dds_inst|clk_div_counter[2] (
// Equation(s):
// \dds_inst|clk_div_counter [2] = DFFEAS((\dds_inst|clk_div_counter [2] $ (((\dds_inst|clk_div_counter [1] & \dds_inst|clk_div_counter [0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \rtl~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\dds_inst|clk_div_counter [1]),
	.datac(\dds_inst|clk_div_counter [0]),
	.datad(\dds_inst|clk_div_counter [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|clk_div_counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|clk_div_counter[2] .lut_mask = "3fc0";
defparam \dds_inst|clk_div_counter[2] .operation_mode = "normal";
defparam \dds_inst|clk_div_counter[2] .output_mode = "reg_only";
defparam \dds_inst|clk_div_counter[2] .register_cascade_mode = "off";
defparam \dds_inst|clk_div_counter[2] .sum_lutc_input = "datac";
defparam \dds_inst|clk_div_counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL(((\dds_inst|clk_div_counter [1] & (\dds_inst|clk_div_counter [0] & !\dds_inst|clk_div_counter [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dds_inst|clk_div_counter [1]),
	.datac(\dds_inst|clk_div_counter [0]),
	.datad(\dds_inst|clk_div_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~0 .lut_mask = "00c0";
defparam \rtl~0 .operation_mode = "normal";
defparam \rtl~0 .output_mode = "comb_only";
defparam \rtl~0 .register_cascade_mode = "off";
defparam \rtl~0 .sum_lutc_input = "datac";
defparam \rtl~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ALE~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ALE~combout ),
	.padio(ALE));
// synopsys translate_off
defparam \ALE~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \mcu_bus_inst|address[4] (
// Equation(s):
// \mcu_bus_inst|address [4] = ((\ALE~combout  & ((\mcu_bus_inst|address [4]))) # (!\ALE~combout  & (\DB[4]~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[4]~4 ),
	.datac(\ALE~combout ),
	.datad(\mcu_bus_inst|address [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[4] .lut_mask = "fc0c";
defparam \mcu_bus_inst|address[4] .operation_mode = "normal";
defparam \mcu_bus_inst|address[4] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[4] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[4] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \mcu_bus_inst|address[7] (
// Equation(s):
// \mcu_bus_inst|address [7] = ((\ALE~combout  & ((\mcu_bus_inst|address [7]))) # (!\ALE~combout  & (\DB[7]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[7]~7 ),
	.datac(\ALE~combout ),
	.datad(\mcu_bus_inst|address [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[7] .lut_mask = "fc0c";
defparam \mcu_bus_inst|address[7] .operation_mode = "normal";
defparam \mcu_bus_inst|address[7] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[7] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[7] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \mcu_bus_inst|address[5] (
// Equation(s):
// \mcu_bus_inst|address [5] = ((\ALE~combout  & ((\mcu_bus_inst|address [5]))) # (!\ALE~combout  & (\DB[5]~5 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[5]~5 ),
	.datac(\ALE~combout ),
	.datad(\mcu_bus_inst|address [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[5] .lut_mask = "fc0c";
defparam \mcu_bus_inst|address[5] .operation_mode = "normal";
defparam \mcu_bus_inst|address[5] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[5] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[5] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \mcu_bus_inst|WideOr0~0 (
// Equation(s):
// \mcu_bus_inst|WideOr0~0_combout  = (\mcu_bus_inst|address [4] & (!\mcu_bus_inst|address [7] & ((!\mcu_bus_inst|address [5]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [4]),
	.datab(\mcu_bus_inst|address [7]),
	.datac(vcc),
	.datad(\mcu_bus_inst|address [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|WideOr0~0 .lut_mask = "0022";
defparam \mcu_bus_inst|WideOr0~0 .operation_mode = "normal";
defparam \mcu_bus_inst|WideOr0~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|WideOr0~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|WideOr0~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \mcu_bus_inst|address[3] (
// Equation(s):
// \mcu_bus_inst|address [3] = (\ALE~combout  & (((\mcu_bus_inst|address [3])))) # (!\ALE~combout  & (\DB[3]~3 ))

	.clk(gnd),
	.dataa(\DB[3]~3 ),
	.datab(\ALE~combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[3] .lut_mask = "ee22";
defparam \mcu_bus_inst|address[3] .operation_mode = "normal";
defparam \mcu_bus_inst|address[3] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[3] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[3] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \mcu_bus_inst|address[6] (
// Equation(s):
// \mcu_bus_inst|address [6] = ((\ALE~combout  & ((\mcu_bus_inst|address [6]))) # (!\ALE~combout  & (\DB[6]~6 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[6]~6 ),
	.datac(\ALE~combout ),
	.datad(\mcu_bus_inst|address [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[6] .lut_mask = "fc0c";
defparam \mcu_bus_inst|address[6] .operation_mode = "normal";
defparam \mcu_bus_inst|address[6] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[6] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[6] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \mcu_bus_inst|Decoder0~4 (
// Equation(s):
// \mcu_bus_inst|Decoder0~4_combout  = (\mcu_bus_inst|WideOr0~0_combout  & (!\mcu_bus_inst|address [3] & ((\mcu_bus_inst|address [6]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|WideOr0~0_combout ),
	.datab(\mcu_bus_inst|address [3]),
	.datac(vcc),
	.datad(\mcu_bus_inst|address [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Decoder0~4 .lut_mask = "2200";
defparam \mcu_bus_inst|Decoder0~4 .operation_mode = "normal";
defparam \mcu_bus_inst|Decoder0~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|Decoder0~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Decoder0~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \mcu_bus_inst|address[0] (
// Equation(s):
// \mcu_bus_inst|address [0] = ((\ALE~combout  & ((\mcu_bus_inst|address [0]))) # (!\ALE~combout  & (\DB[0]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\ALE~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[0] .lut_mask = "f0cc";
defparam \mcu_bus_inst|address[0] .operation_mode = "normal";
defparam \mcu_bus_inst|address[0] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[0] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[0] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \mcu_bus_inst|address[2] (
// Equation(s):
// \mcu_bus_inst|address [2] = ((\ALE~combout  & ((\mcu_bus_inst|address [2]))) # (!\ALE~combout  & (\DB[2]~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[2]~2 ),
	.datac(\mcu_bus_inst|address [2]),
	.datad(\ALE~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[2] .lut_mask = "f0cc";
defparam \mcu_bus_inst|address[2] .operation_mode = "normal";
defparam \mcu_bus_inst|address[2] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[2] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[2] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \mcu_bus_inst|Decoder0~3 (
// Equation(s):
// \mcu_bus_inst|Decoder0~3_combout  = (\mcu_bus_inst|WideOr0~0_combout  & (!\mcu_bus_inst|address [2] & (!\mcu_bus_inst|address [3] & \mcu_bus_inst|address [6])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|WideOr0~0_combout ),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\mcu_bus_inst|address [3]),
	.datad(\mcu_bus_inst|address [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Decoder0~3 .lut_mask = "0200";
defparam \mcu_bus_inst|Decoder0~3 .operation_mode = "normal";
defparam \mcu_bus_inst|Decoder0~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|Decoder0~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Decoder0~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \mcu_bus_inst|data_regs50[0]~6 (
// Equation(s):
// \mcu_bus_inst|data_regs50[0]~6_combout  = (\mcu_bus_inst|address [0] & (((!\mcu_bus_inst|Decoder0~3_combout )))) # (!\mcu_bus_inst|address [0] & (((!\mcu_bus_inst|address [2])) # (!\mcu_bus_inst|Decoder0~4_combout )))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Decoder0~4_combout ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|Decoder0~3_combout ),
	.datad(\mcu_bus_inst|address [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[0]~6 .lut_mask = "1d3f";
defparam \mcu_bus_inst|data_regs50[0]~6 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[0]~6 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[0]~6 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[0]~6 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \mcu_bus_inst|address[1] (
// Equation(s):
// \mcu_bus_inst|address [1] = ((\ALE~combout  & ((\mcu_bus_inst|address [1]))) # (!\ALE~combout  & (\DB[1]~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[1]~1 ),
	.datac(\ALE~combout ),
	.datad(\mcu_bus_inst|address [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|address [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|address[1] .lut_mask = "fc0c";
defparam \mcu_bus_inst|address[1] .operation_mode = "normal";
defparam \mcu_bus_inst|address[1] .output_mode = "comb_only";
defparam \mcu_bus_inst|address[1] .register_cascade_mode = "off";
defparam \mcu_bus_inst|address[1] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|address[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \mcu_bus_inst|Decoder0~1 (
// Equation(s):
// \mcu_bus_inst|Decoder0~1_combout  = (!\mcu_bus_inst|address [4] & (\mcu_bus_inst|address [7] & (!\mcu_bus_inst|address [6] & \mcu_bus_inst|address [5])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [4]),
	.datab(\mcu_bus_inst|address [7]),
	.datac(\mcu_bus_inst|address [6]),
	.datad(\mcu_bus_inst|address [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Decoder0~1 .lut_mask = "0400";
defparam \mcu_bus_inst|Decoder0~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Decoder0~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Decoder0~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Decoder0~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \mcu_bus_inst|Decoder0~0 (
// Equation(s):
// \mcu_bus_inst|Decoder0~0_combout  = ((!\mcu_bus_inst|address [0] & (\mcu_bus_inst|address [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|address [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Decoder0~0 .lut_mask = "3030";
defparam \mcu_bus_inst|Decoder0~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Decoder0~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \mcu_bus_inst|Decoder0~2 (
// Equation(s):
// \mcu_bus_inst|Decoder0~2_combout  = (\mcu_bus_inst|Decoder0~1_combout  & (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Decoder0~0_combout  & \mcu_bus_inst|address [3])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Decoder0~1_combout ),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\mcu_bus_inst|Decoder0~0_combout ),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Decoder0~2 .lut_mask = "2000";
defparam \mcu_bus_inst|Decoder0~2 .operation_mode = "normal";
defparam \mcu_bus_inst|Decoder0~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|Decoder0~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Decoder0~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \WR~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\WR~combout ),
	.padio(WR));
// synopsys translate_off
defparam \WR~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \mcu_bus_inst|data_regs54[0]~10 (
// Equation(s):
// \mcu_bus_inst|data_regs54[0]~10_combout  = (\ALE~combout  & (((!\mcu_bus_inst|Decoder0~2_combout  & !\WR~combout ))))

	.clk(gnd),
	.dataa(\ALE~combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|Decoder0~2_combout ),
	.datad(\WR~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[0]~10 .lut_mask = "000a";
defparam \mcu_bus_inst|data_regs54[0]~10 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[0]~10 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[0]~10 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[0]~10 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \mcu_bus_inst|data_regs50[0]~7 (
// Equation(s):
// \mcu_bus_inst|data_regs50[0]~7_combout  = (\mcu_bus_inst|data_regs54[0]~10_combout  & ((\mcu_bus_inst|address [1] & ((!\mcu_bus_inst|Decoder0~3_combout ))) # (!\mcu_bus_inst|address [1] & (\mcu_bus_inst|data_regs50[0]~6_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs50[0]~6_combout ),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\mcu_bus_inst|Decoder0~3_combout ),
	.datad(\mcu_bus_inst|data_regs54[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[0]~7 .lut_mask = "2e00";
defparam \mcu_bus_inst|data_regs50[0]~7 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[0]~7 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[0]~7 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[0]~7 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \mcu_bus_inst|data_regs50[4]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[4]$latch~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[4]~4 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[4]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[4]~4 ),
	.datac(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datad(\mcu_bus_inst|data_regs50[4]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[4]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[4]$latch .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs50[4]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[4]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[4]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[4]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[4]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \mcu_bus_inst|data_regs50[3]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[3]$latch~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[3]~3 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[3]$latch~combout ))))

	.clk(gnd),
	.dataa(\DB[3]~3 ),
	.datab(vcc),
	.datac(\mcu_bus_inst|data_regs50[3]$latch~combout ),
	.datad(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[3]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[3]$latch .lut_mask = "aaf0";
defparam \mcu_bus_inst|data_regs50[3]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[3]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[3]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[3]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[3]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \dds_inst|Decoder0~0 (
// Equation(s):
// \dds_inst|Decoder0~0_combout  = ((\mcu_bus_inst|data_regs50[4]$latch~combout  & ((!\mcu_bus_inst|data_regs50[3]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs50[4]$latch~combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[3]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|Decoder0~0 .lut_mask = "00cc";
defparam \dds_inst|Decoder0~0 .operation_mode = "normal";
defparam \dds_inst|Decoder0~0 .output_mode = "comb_only";
defparam \dds_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \dds_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \dds_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \dds_inst|Decoder0~1 (
// Equation(s):
// \dds_inst|Decoder0~1_combout  = ((!\mcu_bus_inst|data_regs50[4]$latch~combout  & ((\mcu_bus_inst|data_regs50[3]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs50[4]$latch~combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[3]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|Decoder0~1 .lut_mask = "3300";
defparam \dds_inst|Decoder0~1 .operation_mode = "normal";
defparam \dds_inst|Decoder0~1 .output_mode = "comb_only";
defparam \dds_inst|Decoder0~1 .register_cascade_mode = "off";
defparam \dds_inst|Decoder0~1 .sum_lutc_input = "datac";
defparam \dds_inst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \dds_inst|phase_accumulator[0] (
// Equation(s):
// \dds_inst|phase_accumulator [0] = DFFEAS(\dds_inst|phase_accumulator [0] $ ((\dds_inst|Decoder0~0_combout )), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[0]~63  = CARRY((\dds_inst|phase_accumulator [0] & (\dds_inst|Decoder0~0_combout )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [0]),
	.datab(\dds_inst|Decoder0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [0]),
	.cout(\dds_inst|phase_accumulator[0]~63 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[0] .lut_mask = "6688";
defparam \dds_inst|phase_accumulator[0] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[0] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[0] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[0] .sum_lutc_input = "datac";
defparam \dds_inst|phase_accumulator[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \dds_inst|phase_step~0 (
// Equation(s):
// \dds_inst|phase_step~0_combout  = (\mcu_bus_inst|data_regs50[4]$latch~combout  $ (((\mcu_bus_inst|data_regs50[3]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs50[4]$latch~combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[3]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|phase_step~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_step~0 .lut_mask = "33cc";
defparam \dds_inst|phase_step~0 .operation_mode = "normal";
defparam \dds_inst|phase_step~0 .output_mode = "comb_only";
defparam \dds_inst|phase_step~0 .register_cascade_mode = "off";
defparam \dds_inst|phase_step~0 .sum_lutc_input = "datac";
defparam \dds_inst|phase_step~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \dds_inst|phase_accumulator[1] (
// Equation(s):
// \dds_inst|phase_accumulator [1] = DFFEAS(\dds_inst|phase_accumulator [1] $ (\dds_inst|Decoder0~1_combout  $ ((\dds_inst|phase_accumulator[0]~63 ))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[1]~61  = CARRY((\dds_inst|phase_accumulator [1] & (!\dds_inst|Decoder0~1_combout  & !\dds_inst|phase_accumulator[0]~63 )) # (!\dds_inst|phase_accumulator [1] & ((!\dds_inst|phase_accumulator[0]~63 ) # 
// (!\dds_inst|Decoder0~1_combout ))))
// \dds_inst|phase_accumulator[1]~61COUT1_90  = CARRY((\dds_inst|phase_accumulator [1] & (!\dds_inst|Decoder0~1_combout  & !\dds_inst|phase_accumulator[0]~63 )) # (!\dds_inst|phase_accumulator [1] & ((!\dds_inst|phase_accumulator[0]~63 ) # 
// (!\dds_inst|Decoder0~1_combout ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [1]),
	.datab(\dds_inst|Decoder0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[0]~63 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [1]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[1]~61 ),
	.cout1(\dds_inst|phase_accumulator[1]~61COUT1_90 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[1] .cin_used = "true";
defparam \dds_inst|phase_accumulator[1] .lut_mask = "9617";
defparam \dds_inst|phase_accumulator[1] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[1] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[1] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[1] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \dds_inst|phase_accumulator[2] (
// Equation(s):
// \dds_inst|phase_accumulator [2] = DFFEAS(\dds_inst|phase_accumulator [2] $ (\dds_inst|Decoder0~1_combout  $ (((!\dds_inst|phase_accumulator[0]~63  & \dds_inst|phase_accumulator[1]~61 ) # (\dds_inst|phase_accumulator[0]~63  & 
// \dds_inst|phase_accumulator[1]~61COUT1_90 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[2]~59  = CARRY((\dds_inst|phase_accumulator [2] & ((!\dds_inst|phase_accumulator[1]~61 ) # (!\dds_inst|Decoder0~1_combout ))) # (!\dds_inst|phase_accumulator [2] & (!\dds_inst|Decoder0~1_combout  & 
// !\dds_inst|phase_accumulator[1]~61 )))
// \dds_inst|phase_accumulator[2]~59COUT1_92  = CARRY((\dds_inst|phase_accumulator [2] & ((!\dds_inst|phase_accumulator[1]~61COUT1_90 ) # (!\dds_inst|Decoder0~1_combout ))) # (!\dds_inst|phase_accumulator [2] & (!\dds_inst|Decoder0~1_combout  & 
// !\dds_inst|phase_accumulator[1]~61COUT1_90 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [2]),
	.datab(\dds_inst|Decoder0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[0]~63 ),
	.cin0(\dds_inst|phase_accumulator[1]~61 ),
	.cin1(\dds_inst|phase_accumulator[1]~61COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [2]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[2]~59 ),
	.cout1(\dds_inst|phase_accumulator[2]~59COUT1_92 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[2] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[2] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[2] .cin_used = "true";
defparam \dds_inst|phase_accumulator[2] .lut_mask = "962b";
defparam \dds_inst|phase_accumulator[2] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[2] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[2] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[2] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \dds_inst|phase_accumulator[3] (
// Equation(s):
// \dds_inst|phase_accumulator [3] = DFFEAS(\dds_inst|phase_accumulator [3] $ (\dds_inst|phase_step~0_combout  $ ((!(!\dds_inst|phase_accumulator[0]~63  & \dds_inst|phase_accumulator[2]~59 ) # (\dds_inst|phase_accumulator[0]~63  & 
// \dds_inst|phase_accumulator[2]~59COUT1_92 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[3]~57  = CARRY((\dds_inst|phase_accumulator [3] & (\dds_inst|phase_step~0_combout  & !\dds_inst|phase_accumulator[2]~59 )) # (!\dds_inst|phase_accumulator [3] & ((\dds_inst|phase_step~0_combout ) # 
// (!\dds_inst|phase_accumulator[2]~59 ))))
// \dds_inst|phase_accumulator[3]~57COUT1_94  = CARRY((\dds_inst|phase_accumulator [3] & (\dds_inst|phase_step~0_combout  & !\dds_inst|phase_accumulator[2]~59COUT1_92 )) # (!\dds_inst|phase_accumulator [3] & ((\dds_inst|phase_step~0_combout ) # 
// (!\dds_inst|phase_accumulator[2]~59COUT1_92 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [3]),
	.datab(\dds_inst|phase_step~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[0]~63 ),
	.cin0(\dds_inst|phase_accumulator[2]~59 ),
	.cin1(\dds_inst|phase_accumulator[2]~59COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [3]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[3]~57 ),
	.cout1(\dds_inst|phase_accumulator[3]~57COUT1_94 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[3] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[3] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[3] .cin_used = "true";
defparam \dds_inst|phase_accumulator[3] .lut_mask = "694d";
defparam \dds_inst|phase_accumulator[3] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[3] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[3] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[3] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \dds_inst|phase_accumulator[4] (
// Equation(s):
// \dds_inst|phase_accumulator [4] = DFFEAS(\dds_inst|phase_accumulator [4] $ (\dds_inst|phase_step~0_combout  $ (((!\dds_inst|phase_accumulator[0]~63  & \dds_inst|phase_accumulator[3]~57 ) # (\dds_inst|phase_accumulator[0]~63  & 
// \dds_inst|phase_accumulator[3]~57COUT1_94 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[4]~55  = CARRY((\dds_inst|phase_accumulator [4] & ((!\dds_inst|phase_accumulator[3]~57 ) # (!\dds_inst|phase_step~0_combout ))) # (!\dds_inst|phase_accumulator [4] & (!\dds_inst|phase_step~0_combout  & 
// !\dds_inst|phase_accumulator[3]~57 )))
// \dds_inst|phase_accumulator[4]~55COUT1_96  = CARRY((\dds_inst|phase_accumulator [4] & ((!\dds_inst|phase_accumulator[3]~57COUT1_94 ) # (!\dds_inst|phase_step~0_combout ))) # (!\dds_inst|phase_accumulator [4] & (!\dds_inst|phase_step~0_combout  & 
// !\dds_inst|phase_accumulator[3]~57COUT1_94 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [4]),
	.datab(\dds_inst|phase_step~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[0]~63 ),
	.cin0(\dds_inst|phase_accumulator[3]~57 ),
	.cin1(\dds_inst|phase_accumulator[3]~57COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [4]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[4]~55 ),
	.cout1(\dds_inst|phase_accumulator[4]~55COUT1_96 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[4] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[4] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[4] .cin_used = "true";
defparam \dds_inst|phase_accumulator[4] .lut_mask = "962b";
defparam \dds_inst|phase_accumulator[4] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[4] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[4] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[4] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \dds_inst|phase_accumulator[5] (
// Equation(s):
// \dds_inst|phase_accumulator [5] = DFFEAS(\dds_inst|phase_accumulator [5] $ (\dds_inst|Decoder0~1_combout  $ (((!\dds_inst|phase_accumulator[0]~63  & \dds_inst|phase_accumulator[4]~55 ) # (\dds_inst|phase_accumulator[0]~63  & 
// \dds_inst|phase_accumulator[4]~55COUT1_96 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[5]~53  = CARRY((\dds_inst|phase_accumulator [5] & (!\dds_inst|Decoder0~1_combout  & !\dds_inst|phase_accumulator[4]~55COUT1_96 )) # (!\dds_inst|phase_accumulator [5] & ((!\dds_inst|phase_accumulator[4]~55COUT1_96 ) # 
// (!\dds_inst|Decoder0~1_combout ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [5]),
	.datab(\dds_inst|Decoder0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[0]~63 ),
	.cin0(\dds_inst|phase_accumulator[4]~55 ),
	.cin1(\dds_inst|phase_accumulator[4]~55COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [5]),
	.cout(\dds_inst|phase_accumulator[5]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[5] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[5] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[5] .cin_used = "true";
defparam \dds_inst|phase_accumulator[5] .lut_mask = "9617";
defparam \dds_inst|phase_accumulator[5] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[5] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[5] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[5] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \dds_inst|phase_accumulator[6] (
// Equation(s):
// \dds_inst|phase_accumulator [6] = DFFEAS(\dds_inst|Decoder0~1_combout  $ (\dds_inst|phase_accumulator [6] $ ((\dds_inst|phase_accumulator[5]~53 ))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[6]~51  = CARRY((\dds_inst|Decoder0~1_combout  & (\dds_inst|phase_accumulator [6] & !\dds_inst|phase_accumulator[5]~53 )) # (!\dds_inst|Decoder0~1_combout  & ((\dds_inst|phase_accumulator [6]) # 
// (!\dds_inst|phase_accumulator[5]~53 ))))
// \dds_inst|phase_accumulator[6]~51COUT1_98  = CARRY((\dds_inst|Decoder0~1_combout  & (\dds_inst|phase_accumulator [6] & !\dds_inst|phase_accumulator[5]~53 )) # (!\dds_inst|Decoder0~1_combout  & ((\dds_inst|phase_accumulator [6]) # 
// (!\dds_inst|phase_accumulator[5]~53 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|Decoder0~1_combout ),
	.datab(\dds_inst|phase_accumulator [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[5]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [6]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[6]~51 ),
	.cout1(\dds_inst|phase_accumulator[6]~51COUT1_98 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[6] .cin_used = "true";
defparam \dds_inst|phase_accumulator[6] .lut_mask = "964d";
defparam \dds_inst|phase_accumulator[6] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[6] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[6] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[6] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \dds_inst|phase_accumulator[7] (
// Equation(s):
// \dds_inst|phase_accumulator [7] = DFFEAS((\dds_inst|phase_accumulator [7] $ ((!(!\dds_inst|phase_accumulator[5]~53  & \dds_inst|phase_accumulator[6]~51 ) # (\dds_inst|phase_accumulator[5]~53  & \dds_inst|phase_accumulator[6]~51COUT1_98 )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[7]~49  = CARRY(((!\dds_inst|phase_accumulator [7] & !\dds_inst|phase_accumulator[6]~51 )))
// \dds_inst|phase_accumulator[7]~49COUT1_100  = CARRY(((!\dds_inst|phase_accumulator [7] & !\dds_inst|phase_accumulator[6]~51COUT1_98 )))

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[5]~53 ),
	.cin0(\dds_inst|phase_accumulator[6]~51 ),
	.cin1(\dds_inst|phase_accumulator[6]~51COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [7]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[7]~49 ),
	.cout1(\dds_inst|phase_accumulator[7]~49COUT1_100 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[7] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[7] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[7] .cin_used = "true";
defparam \dds_inst|phase_accumulator[7] .lut_mask = "c303";
defparam \dds_inst|phase_accumulator[7] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[7] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[7] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[7] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \dds_inst|phase_accumulator[8] (
// Equation(s):
// \dds_inst|phase_accumulator [8] = DFFEAS(\dds_inst|Decoder0~0_combout  $ (\dds_inst|phase_accumulator [8] $ ((!(!\dds_inst|phase_accumulator[5]~53  & \dds_inst|phase_accumulator[7]~49 ) # (\dds_inst|phase_accumulator[5]~53  & 
// \dds_inst|phase_accumulator[7]~49COUT1_100 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[8]~47  = CARRY((\dds_inst|Decoder0~0_combout  & ((\dds_inst|phase_accumulator [8]) # (!\dds_inst|phase_accumulator[7]~49 ))) # (!\dds_inst|Decoder0~0_combout  & (\dds_inst|phase_accumulator [8] & 
// !\dds_inst|phase_accumulator[7]~49 )))
// \dds_inst|phase_accumulator[8]~47COUT1_102  = CARRY((\dds_inst|Decoder0~0_combout  & ((\dds_inst|phase_accumulator [8]) # (!\dds_inst|phase_accumulator[7]~49COUT1_100 ))) # (!\dds_inst|Decoder0~0_combout  & (\dds_inst|phase_accumulator [8] & 
// !\dds_inst|phase_accumulator[7]~49COUT1_100 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|Decoder0~0_combout ),
	.datab(\dds_inst|phase_accumulator [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[5]~53 ),
	.cin0(\dds_inst|phase_accumulator[7]~49 ),
	.cin1(\dds_inst|phase_accumulator[7]~49COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [8]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[8]~47 ),
	.cout1(\dds_inst|phase_accumulator[8]~47COUT1_102 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[8] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[8] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[8] .cin_used = "true";
defparam \dds_inst|phase_accumulator[8] .lut_mask = "698e";
defparam \dds_inst|phase_accumulator[8] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[8] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[8] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[8] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \dds_inst|phase_accumulator[9] (
// Equation(s):
// \dds_inst|phase_accumulator [9] = DFFEAS(\dds_inst|phase_accumulator [9] $ (\dds_inst|Decoder0~0_combout  $ ((!(!\dds_inst|phase_accumulator[5]~53  & \dds_inst|phase_accumulator[8]~47 ) # (\dds_inst|phase_accumulator[5]~53  & 
// \dds_inst|phase_accumulator[8]~47COUT1_102 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[9]~45  = CARRY((\dds_inst|phase_accumulator [9] & (\dds_inst|Decoder0~0_combout  & !\dds_inst|phase_accumulator[8]~47 )) # (!\dds_inst|phase_accumulator [9] & ((\dds_inst|Decoder0~0_combout ) # 
// (!\dds_inst|phase_accumulator[8]~47 ))))
// \dds_inst|phase_accumulator[9]~45COUT1_104  = CARRY((\dds_inst|phase_accumulator [9] & (\dds_inst|Decoder0~0_combout  & !\dds_inst|phase_accumulator[8]~47COUT1_102 )) # (!\dds_inst|phase_accumulator [9] & ((\dds_inst|Decoder0~0_combout ) # 
// (!\dds_inst|phase_accumulator[8]~47COUT1_102 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [9]),
	.datab(\dds_inst|Decoder0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[5]~53 ),
	.cin0(\dds_inst|phase_accumulator[8]~47 ),
	.cin1(\dds_inst|phase_accumulator[8]~47COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [9]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[9]~45 ),
	.cout1(\dds_inst|phase_accumulator[9]~45COUT1_104 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[9] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[9] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[9] .cin_used = "true";
defparam \dds_inst|phase_accumulator[9] .lut_mask = "694d";
defparam \dds_inst|phase_accumulator[9] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[9] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[9] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[9] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \dds_inst|phase_accumulator[10] (
// Equation(s):
// \dds_inst|phase_accumulator [10] = DFFEAS(\dds_inst|phase_accumulator [10] $ (((((!\dds_inst|phase_accumulator[5]~53  & \dds_inst|phase_accumulator[9]~45 ) # (\dds_inst|phase_accumulator[5]~53  & \dds_inst|phase_accumulator[9]~45COUT1_104 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[10]~43  = CARRY((\dds_inst|phase_accumulator [10]) # ((!\dds_inst|phase_accumulator[9]~45COUT1_104 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[5]~53 ),
	.cin0(\dds_inst|phase_accumulator[9]~45 ),
	.cin1(\dds_inst|phase_accumulator[9]~45COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [10]),
	.cout(\dds_inst|phase_accumulator[10]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[10] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[10] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[10] .cin_used = "true";
defparam \dds_inst|phase_accumulator[10] .lut_mask = "5aaf";
defparam \dds_inst|phase_accumulator[10] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[10] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[10] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[10] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \dds_inst|phase_accumulator[11] (
// Equation(s):
// \dds_inst|phase_accumulator [11] = DFFEAS(\dds_inst|phase_accumulator [11] $ (\dds_inst|phase_step~0_combout  $ ((\dds_inst|phase_accumulator[10]~43 ))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[11]~41  = CARRY((\dds_inst|phase_accumulator [11] & (!\dds_inst|phase_step~0_combout  & !\dds_inst|phase_accumulator[10]~43 )) # (!\dds_inst|phase_accumulator [11] & ((!\dds_inst|phase_accumulator[10]~43 ) # 
// (!\dds_inst|phase_step~0_combout ))))
// \dds_inst|phase_accumulator[11]~41COUT1_106  = CARRY((\dds_inst|phase_accumulator [11] & (!\dds_inst|phase_step~0_combout  & !\dds_inst|phase_accumulator[10]~43 )) # (!\dds_inst|phase_accumulator [11] & ((!\dds_inst|phase_accumulator[10]~43 ) # 
// (!\dds_inst|phase_step~0_combout ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [11]),
	.datab(\dds_inst|phase_step~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[10]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [11]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[11]~41 ),
	.cout1(\dds_inst|phase_accumulator[11]~41COUT1_106 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[11] .cin_used = "true";
defparam \dds_inst|phase_accumulator[11] .lut_mask = "9617";
defparam \dds_inst|phase_accumulator[11] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[11] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[11] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[11] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \dds_inst|phase_accumulator[12] (
// Equation(s):
// \dds_inst|phase_accumulator [12] = DFFEAS(\dds_inst|phase_accumulator [12] $ ((((!(!\dds_inst|phase_accumulator[10]~43  & \dds_inst|phase_accumulator[11]~41 ) # (\dds_inst|phase_accumulator[10]~43  & \dds_inst|phase_accumulator[11]~41COUT1_106 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[12]~39  = CARRY((\dds_inst|phase_accumulator [12] & ((!\dds_inst|phase_accumulator[11]~41 ))))
// \dds_inst|phase_accumulator[12]~39COUT1_108  = CARRY((\dds_inst|phase_accumulator [12] & ((!\dds_inst|phase_accumulator[11]~41COUT1_106 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[10]~43 ),
	.cin0(\dds_inst|phase_accumulator[11]~41 ),
	.cin1(\dds_inst|phase_accumulator[11]~41COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [12]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[12]~39 ),
	.cout1(\dds_inst|phase_accumulator[12]~39COUT1_108 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[12] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[12] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[12] .cin_used = "true";
defparam \dds_inst|phase_accumulator[12] .lut_mask = "a50a";
defparam \dds_inst|phase_accumulator[12] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[12] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[12] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[12] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \dds_inst|phase_accumulator[13] (
// Equation(s):
// \dds_inst|phase_accumulator [13] = DFFEAS(\dds_inst|phase_accumulator [13] $ (\dds_inst|phase_step~0_combout  $ (((!\dds_inst|phase_accumulator[10]~43  & \dds_inst|phase_accumulator[12]~39 ) # (\dds_inst|phase_accumulator[10]~43  & 
// \dds_inst|phase_accumulator[12]~39COUT1_108 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[13]~37  = CARRY((\dds_inst|phase_accumulator [13] & (!\dds_inst|phase_step~0_combout  & !\dds_inst|phase_accumulator[12]~39 )) # (!\dds_inst|phase_accumulator [13] & ((!\dds_inst|phase_accumulator[12]~39 ) # 
// (!\dds_inst|phase_step~0_combout ))))
// \dds_inst|phase_accumulator[13]~37COUT1_110  = CARRY((\dds_inst|phase_accumulator [13] & (!\dds_inst|phase_step~0_combout  & !\dds_inst|phase_accumulator[12]~39COUT1_108 )) # (!\dds_inst|phase_accumulator [13] & 
// ((!\dds_inst|phase_accumulator[12]~39COUT1_108 ) # (!\dds_inst|phase_step~0_combout ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [13]),
	.datab(\dds_inst|phase_step~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[10]~43 ),
	.cin0(\dds_inst|phase_accumulator[12]~39 ),
	.cin1(\dds_inst|phase_accumulator[12]~39COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [13]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[13]~37 ),
	.cout1(\dds_inst|phase_accumulator[13]~37COUT1_110 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[13] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[13] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[13] .cin_used = "true";
defparam \dds_inst|phase_accumulator[13] .lut_mask = "9617";
defparam \dds_inst|phase_accumulator[13] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[13] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[13] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[13] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \dds_inst|phase_accumulator[14] (
// Equation(s):
// \dds_inst|phase_accumulator [14] = DFFEAS(\dds_inst|phase_accumulator [14] $ (((((!\dds_inst|phase_accumulator[10]~43  & \dds_inst|phase_accumulator[13]~37 ) # (\dds_inst|phase_accumulator[10]~43  & \dds_inst|phase_accumulator[13]~37COUT1_110 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[14]~35  = CARRY((\dds_inst|phase_accumulator [14]) # ((!\dds_inst|phase_accumulator[13]~37 )))
// \dds_inst|phase_accumulator[14]~35COUT1_112  = CARRY((\dds_inst|phase_accumulator [14]) # ((!\dds_inst|phase_accumulator[13]~37COUT1_110 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[10]~43 ),
	.cin0(\dds_inst|phase_accumulator[13]~37 ),
	.cin1(\dds_inst|phase_accumulator[13]~37COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [14]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[14]~35 ),
	.cout1(\dds_inst|phase_accumulator[14]~35COUT1_112 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[14] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[14] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[14] .cin_used = "true";
defparam \dds_inst|phase_accumulator[14] .lut_mask = "5aaf";
defparam \dds_inst|phase_accumulator[14] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[14] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[14] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[14] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \dds_inst|phase_accumulator[15] (
// Equation(s):
// \dds_inst|phase_accumulator [15] = DFFEAS(\dds_inst|Decoder0~1_combout  $ (\dds_inst|phase_accumulator [15] $ (((!\dds_inst|phase_accumulator[10]~43  & \dds_inst|phase_accumulator[14]~35 ) # (\dds_inst|phase_accumulator[10]~43  & 
// \dds_inst|phase_accumulator[14]~35COUT1_112 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[15]~33  = CARRY((\dds_inst|Decoder0~1_combout  & (!\dds_inst|phase_accumulator [15] & !\dds_inst|phase_accumulator[14]~35COUT1_112 )) # (!\dds_inst|Decoder0~1_combout  & ((!\dds_inst|phase_accumulator[14]~35COUT1_112 ) # 
// (!\dds_inst|phase_accumulator [15]))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|Decoder0~1_combout ),
	.datab(\dds_inst|phase_accumulator [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[10]~43 ),
	.cin0(\dds_inst|phase_accumulator[14]~35 ),
	.cin1(\dds_inst|phase_accumulator[14]~35COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [15]),
	.cout(\dds_inst|phase_accumulator[15]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[15] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[15] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[15] .cin_used = "true";
defparam \dds_inst|phase_accumulator[15] .lut_mask = "9617";
defparam \dds_inst|phase_accumulator[15] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[15] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[15] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[15] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \dds_inst|phase_accumulator[16] (
// Equation(s):
// \dds_inst|phase_accumulator [16] = DFFEAS(\dds_inst|Decoder0~0_combout  $ (\dds_inst|phase_accumulator [16] $ ((\dds_inst|phase_accumulator[15]~33 ))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[16]~31  = CARRY((\dds_inst|Decoder0~0_combout  & (\dds_inst|phase_accumulator [16] & !\dds_inst|phase_accumulator[15]~33 )) # (!\dds_inst|Decoder0~0_combout  & ((\dds_inst|phase_accumulator [16]) # 
// (!\dds_inst|phase_accumulator[15]~33 ))))
// \dds_inst|phase_accumulator[16]~31COUT1_114  = CARRY((\dds_inst|Decoder0~0_combout  & (\dds_inst|phase_accumulator [16] & !\dds_inst|phase_accumulator[15]~33 )) # (!\dds_inst|Decoder0~0_combout  & ((\dds_inst|phase_accumulator [16]) # 
// (!\dds_inst|phase_accumulator[15]~33 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|Decoder0~0_combout ),
	.datab(\dds_inst|phase_accumulator [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[15]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [16]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[16]~31 ),
	.cout1(\dds_inst|phase_accumulator[16]~31COUT1_114 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[16] .cin_used = "true";
defparam \dds_inst|phase_accumulator[16] .lut_mask = "964d";
defparam \dds_inst|phase_accumulator[16] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[16] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[16] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[16] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \dds_inst|phase_accumulator[17] (
// Equation(s):
// \dds_inst|phase_accumulator [17] = DFFEAS(\dds_inst|Decoder0~0_combout  $ (\dds_inst|phase_accumulator [17] $ ((!(!\dds_inst|phase_accumulator[15]~33  & \dds_inst|phase_accumulator[16]~31 ) # (\dds_inst|phase_accumulator[15]~33  & 
// \dds_inst|phase_accumulator[16]~31COUT1_114 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[17]~29  = CARRY((\dds_inst|Decoder0~0_combout  & ((!\dds_inst|phase_accumulator[16]~31 ) # (!\dds_inst|phase_accumulator [17]))) # (!\dds_inst|Decoder0~0_combout  & (!\dds_inst|phase_accumulator [17] & 
// !\dds_inst|phase_accumulator[16]~31 )))
// \dds_inst|phase_accumulator[17]~29COUT1_116  = CARRY((\dds_inst|Decoder0~0_combout  & ((!\dds_inst|phase_accumulator[16]~31COUT1_114 ) # (!\dds_inst|phase_accumulator [17]))) # (!\dds_inst|Decoder0~0_combout  & (!\dds_inst|phase_accumulator [17] & 
// !\dds_inst|phase_accumulator[16]~31COUT1_114 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|Decoder0~0_combout ),
	.datab(\dds_inst|phase_accumulator [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[15]~33 ),
	.cin0(\dds_inst|phase_accumulator[16]~31 ),
	.cin1(\dds_inst|phase_accumulator[16]~31COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [17]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[17]~29 ),
	.cout1(\dds_inst|phase_accumulator[17]~29COUT1_116 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[17] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[17] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[17] .cin_used = "true";
defparam \dds_inst|phase_accumulator[17] .lut_mask = "692b";
defparam \dds_inst|phase_accumulator[17] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[17] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[17] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[17] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \dds_inst|phase_accumulator[18] (
// Equation(s):
// \dds_inst|phase_accumulator [18] = DFFEAS(\dds_inst|Decoder0~0_combout  $ (\dds_inst|phase_accumulator [18] $ ((!(!\dds_inst|phase_accumulator[15]~33  & \dds_inst|phase_accumulator[17]~29 ) # (\dds_inst|phase_accumulator[15]~33  & 
// \dds_inst|phase_accumulator[17]~29COUT1_116 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[18]~27  = CARRY((\dds_inst|Decoder0~0_combout  & ((\dds_inst|phase_accumulator [18]) # (!\dds_inst|phase_accumulator[17]~29 ))) # (!\dds_inst|Decoder0~0_combout  & (\dds_inst|phase_accumulator [18] & 
// !\dds_inst|phase_accumulator[17]~29 )))
// \dds_inst|phase_accumulator[18]~27COUT1_118  = CARRY((\dds_inst|Decoder0~0_combout  & ((\dds_inst|phase_accumulator [18]) # (!\dds_inst|phase_accumulator[17]~29COUT1_116 ))) # (!\dds_inst|Decoder0~0_combout  & (\dds_inst|phase_accumulator [18] & 
// !\dds_inst|phase_accumulator[17]~29COUT1_116 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|Decoder0~0_combout ),
	.datab(\dds_inst|phase_accumulator [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[15]~33 ),
	.cin0(\dds_inst|phase_accumulator[17]~29 ),
	.cin1(\dds_inst|phase_accumulator[17]~29COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [18]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[18]~27 ),
	.cout1(\dds_inst|phase_accumulator[18]~27COUT1_118 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[18] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[18] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[18] .cin_used = "true";
defparam \dds_inst|phase_accumulator[18] .lut_mask = "698e";
defparam \dds_inst|phase_accumulator[18] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[18] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[18] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[18] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \dds_inst|phase_accumulator[19] (
// Equation(s):
// \dds_inst|phase_accumulator [19] = DFFEAS(\dds_inst|phase_accumulator [19] $ (((((!\dds_inst|phase_accumulator[15]~33  & \dds_inst|phase_accumulator[18]~27 ) # (\dds_inst|phase_accumulator[15]~33  & \dds_inst|phase_accumulator[18]~27COUT1_118 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[19]~25  = CARRY(((!\dds_inst|phase_accumulator[18]~27 )) # (!\dds_inst|phase_accumulator [19]))
// \dds_inst|phase_accumulator[19]~25COUT1_120  = CARRY(((!\dds_inst|phase_accumulator[18]~27COUT1_118 )) # (!\dds_inst|phase_accumulator [19]))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[15]~33 ),
	.cin0(\dds_inst|phase_accumulator[18]~27 ),
	.cin1(\dds_inst|phase_accumulator[18]~27COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [19]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[19]~25 ),
	.cout1(\dds_inst|phase_accumulator[19]~25COUT1_120 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[19] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[19] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[19] .cin_used = "true";
defparam \dds_inst|phase_accumulator[19] .lut_mask = "5a5f";
defparam \dds_inst|phase_accumulator[19] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[19] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[19] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[19] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \dds_inst|phase_accumulator[20] (
// Equation(s):
// \dds_inst|phase_accumulator [20] = DFFEAS(\dds_inst|phase_accumulator [20] $ (\dds_inst|Decoder0~0_combout  $ ((!(!\dds_inst|phase_accumulator[15]~33  & \dds_inst|phase_accumulator[19]~25 ) # (\dds_inst|phase_accumulator[15]~33  & 
// \dds_inst|phase_accumulator[19]~25COUT1_120 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[20]~23  = CARRY((\dds_inst|phase_accumulator [20] & ((\dds_inst|Decoder0~0_combout ) # (!\dds_inst|phase_accumulator[19]~25COUT1_120 ))) # (!\dds_inst|phase_accumulator [20] & (\dds_inst|Decoder0~0_combout  & 
// !\dds_inst|phase_accumulator[19]~25COUT1_120 )))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [20]),
	.datab(\dds_inst|Decoder0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[15]~33 ),
	.cin0(\dds_inst|phase_accumulator[19]~25 ),
	.cin1(\dds_inst|phase_accumulator[19]~25COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [20]),
	.cout(\dds_inst|phase_accumulator[20]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[20] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[20] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[20] .cin_used = "true";
defparam \dds_inst|phase_accumulator[20] .lut_mask = "698e";
defparam \dds_inst|phase_accumulator[20] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[20] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[20] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[20] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \dds_inst|phase_accumulator[21] (
// Equation(s):
// \dds_inst|phase_accumulator [21] = DFFEAS(\dds_inst|phase_accumulator [21] $ (\dds_inst|Decoder0~0_combout  $ ((\dds_inst|phase_accumulator[20]~23 ))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[21]~21  = CARRY((\dds_inst|phase_accumulator [21] & (!\dds_inst|Decoder0~0_combout  & !\dds_inst|phase_accumulator[20]~23 )) # (!\dds_inst|phase_accumulator [21] & ((!\dds_inst|phase_accumulator[20]~23 ) # 
// (!\dds_inst|Decoder0~0_combout ))))
// \dds_inst|phase_accumulator[21]~21COUT1_122  = CARRY((\dds_inst|phase_accumulator [21] & (!\dds_inst|Decoder0~0_combout  & !\dds_inst|phase_accumulator[20]~23 )) # (!\dds_inst|phase_accumulator [21] & ((!\dds_inst|phase_accumulator[20]~23 ) # 
// (!\dds_inst|Decoder0~0_combout ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [21]),
	.datab(\dds_inst|Decoder0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[20]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [21]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[21]~21 ),
	.cout1(\dds_inst|phase_accumulator[21]~21COUT1_122 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[21] .cin_used = "true";
defparam \dds_inst|phase_accumulator[21] .lut_mask = "9617";
defparam \dds_inst|phase_accumulator[21] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[21] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[21] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[21] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \dds_inst|phase_accumulator[22] (
// Equation(s):
// \dds_inst|phase_accumulator [22] = DFFEAS(\dds_inst|phase_accumulator [22] $ ((((!(!\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[21]~21 ) # (\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[21]~21COUT1_122 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[22]~19  = CARRY((\dds_inst|phase_accumulator [22] & ((!\dds_inst|phase_accumulator[21]~21 ))))
// \dds_inst|phase_accumulator[22]~19COUT1_124  = CARRY((\dds_inst|phase_accumulator [22] & ((!\dds_inst|phase_accumulator[21]~21COUT1_122 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[20]~23 ),
	.cin0(\dds_inst|phase_accumulator[21]~21 ),
	.cin1(\dds_inst|phase_accumulator[21]~21COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [22]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[22]~19 ),
	.cout1(\dds_inst|phase_accumulator[22]~19COUT1_124 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[22] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[22] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[22] .cin_used = "true";
defparam \dds_inst|phase_accumulator[22] .lut_mask = "a50a";
defparam \dds_inst|phase_accumulator[22] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[22] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[22] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[22] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \dds_inst|phase_accumulator[23] (
// Equation(s):
// \dds_inst|phase_accumulator [23] = DFFEAS((\dds_inst|phase_accumulator [23] $ (((!\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[22]~19 ) # (\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[22]~19COUT1_124 )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[23]~17  = CARRY(((!\dds_inst|phase_accumulator[22]~19 ) # (!\dds_inst|phase_accumulator [23])))
// \dds_inst|phase_accumulator[23]~17COUT1_126  = CARRY(((!\dds_inst|phase_accumulator[22]~19COUT1_124 ) # (!\dds_inst|phase_accumulator [23])))

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[20]~23 ),
	.cin0(\dds_inst|phase_accumulator[22]~19 ),
	.cin1(\dds_inst|phase_accumulator[22]~19COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [23]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[23]~17 ),
	.cout1(\dds_inst|phase_accumulator[23]~17COUT1_126 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[23] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[23] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[23] .cin_used = "true";
defparam \dds_inst|phase_accumulator[23] .lut_mask = "3c3f";
defparam \dds_inst|phase_accumulator[23] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[23] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[23] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[23] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \dds_inst|phase_accumulator[24] (
// Equation(s):
// \dds_inst|phase_accumulator [24] = DFFEAS(\dds_inst|phase_accumulator [24] $ ((((!(!\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[23]~17 ) # (\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[23]~17COUT1_126 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[24]~15  = CARRY((\dds_inst|phase_accumulator [24] & ((!\dds_inst|phase_accumulator[23]~17 ))))
// \dds_inst|phase_accumulator[24]~15COUT1_128  = CARRY((\dds_inst|phase_accumulator [24] & ((!\dds_inst|phase_accumulator[23]~17COUT1_126 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[20]~23 ),
	.cin0(\dds_inst|phase_accumulator[23]~17 ),
	.cin1(\dds_inst|phase_accumulator[23]~17COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [24]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[24]~15 ),
	.cout1(\dds_inst|phase_accumulator[24]~15COUT1_128 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[24] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[24] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[24] .cin_used = "true";
defparam \dds_inst|phase_accumulator[24] .lut_mask = "a50a";
defparam \dds_inst|phase_accumulator[24] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[24] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[24] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[24] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \dds_inst|phase_accumulator[25] (
// Equation(s):
// \dds_inst|phase_accumulator [25] = DFFEAS((\dds_inst|phase_accumulator [25] $ (((!\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[24]~15 ) # (\dds_inst|phase_accumulator[20]~23  & \dds_inst|phase_accumulator[24]~15COUT1_128 )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[25]~13  = CARRY(((!\dds_inst|phase_accumulator[24]~15COUT1_128 ) # (!\dds_inst|phase_accumulator [25])))

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[20]~23 ),
	.cin0(\dds_inst|phase_accumulator[24]~15 ),
	.cin1(\dds_inst|phase_accumulator[24]~15COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [25]),
	.cout(\dds_inst|phase_accumulator[25]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[25] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[25] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[25] .cin_used = "true";
defparam \dds_inst|phase_accumulator[25] .lut_mask = "3c3f";
defparam \dds_inst|phase_accumulator[25] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[25] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[25] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[25] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \dds_inst|phase_accumulator[26] (
// Equation(s):
// \dds_inst|phase_accumulator [26] = DFFEAS((\dds_inst|phase_accumulator [26] $ ((!\dds_inst|phase_accumulator[25]~13 ))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[26]~7  = CARRY(((\dds_inst|phase_accumulator [26] & !\dds_inst|phase_accumulator[25]~13 )))
// \dds_inst|phase_accumulator[26]~7COUT1_130  = CARRY(((\dds_inst|phase_accumulator [26] & !\dds_inst|phase_accumulator[25]~13 )))

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[25]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [26]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[26]~7 ),
	.cout1(\dds_inst|phase_accumulator[26]~7COUT1_130 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[26] .cin_used = "true";
defparam \dds_inst|phase_accumulator[26] .lut_mask = "c30c";
defparam \dds_inst|phase_accumulator[26] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[26] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[26] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[26] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \dds_inst|phase_accumulator[27] (
// Equation(s):
// \dds_inst|phase_accumulator [27] = DFFEAS((\dds_inst|phase_accumulator [27] $ (((!\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[26]~7 ) # (\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[26]~7COUT1_130 )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[27]~3  = CARRY(((!\dds_inst|phase_accumulator[26]~7 ) # (!\dds_inst|phase_accumulator [27])))
// \dds_inst|phase_accumulator[27]~3COUT1_132  = CARRY(((!\dds_inst|phase_accumulator[26]~7COUT1_130 ) # (!\dds_inst|phase_accumulator [27])))

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[25]~13 ),
	.cin0(\dds_inst|phase_accumulator[26]~7 ),
	.cin1(\dds_inst|phase_accumulator[26]~7COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [27]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[27]~3 ),
	.cout1(\dds_inst|phase_accumulator[27]~3COUT1_132 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[27] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[27] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[27] .cin_used = "true";
defparam \dds_inst|phase_accumulator[27] .lut_mask = "3c3f";
defparam \dds_inst|phase_accumulator[27] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[27] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[27] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[27] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \dds_inst|phase_accumulator[28] (
// Equation(s):
// \dds_inst|phase_accumulator [28] = DFFEAS((\dds_inst|phase_accumulator [28] $ ((!(!\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[27]~3 ) # (\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[27]~3COUT1_132 )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[28]~9  = CARRY(((\dds_inst|phase_accumulator [28] & !\dds_inst|phase_accumulator[27]~3 )))
// \dds_inst|phase_accumulator[28]~9COUT1_134  = CARRY(((\dds_inst|phase_accumulator [28] & !\dds_inst|phase_accumulator[27]~3COUT1_132 )))

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[25]~13 ),
	.cin0(\dds_inst|phase_accumulator[27]~3 ),
	.cin1(\dds_inst|phase_accumulator[27]~3COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [28]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[28]~9 ),
	.cout1(\dds_inst|phase_accumulator[28]~9COUT1_134 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[28] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[28] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[28] .cin_used = "true";
defparam \dds_inst|phase_accumulator[28] .lut_mask = "c30c";
defparam \dds_inst|phase_accumulator[28] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[28] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[28] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[28] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \dds_inst|phase_accumulator[29] (
// Equation(s):
// \dds_inst|phase_accumulator [29] = DFFEAS(\dds_inst|phase_accumulator [29] $ (((((!\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[28]~9 ) # (\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[28]~9COUT1_134 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[29]~11  = CARRY(((!\dds_inst|phase_accumulator[28]~9 )) # (!\dds_inst|phase_accumulator [29]))
// \dds_inst|phase_accumulator[29]~11COUT1_136  = CARRY(((!\dds_inst|phase_accumulator[28]~9COUT1_134 )) # (!\dds_inst|phase_accumulator [29]))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[25]~13 ),
	.cin0(\dds_inst|phase_accumulator[28]~9 ),
	.cin1(\dds_inst|phase_accumulator[28]~9COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [29]),
	.cout(),
	.cout0(\dds_inst|phase_accumulator[29]~11 ),
	.cout1(\dds_inst|phase_accumulator[29]~11COUT1_136 ));
// synopsys translate_off
defparam \dds_inst|phase_accumulator[29] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[29] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[29] .cin_used = "true";
defparam \dds_inst|phase_accumulator[29] .lut_mask = "5a5f";
defparam \dds_inst|phase_accumulator[29] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[29] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[29] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[29] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \dds_inst|phase_accumulator[30] (
// Equation(s):
// \dds_inst|phase_accumulator [30] = DFFEAS(\dds_inst|phase_accumulator [30] $ ((((!(!\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[29]~11 ) # (\dds_inst|phase_accumulator[25]~13  & \dds_inst|phase_accumulator[29]~11COUT1_136 ))))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )
// \dds_inst|phase_accumulator[30]~5  = CARRY((\dds_inst|phase_accumulator [30] & ((!\dds_inst|phase_accumulator[29]~11COUT1_136 ))))

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[25]~13 ),
	.cin0(\dds_inst|phase_accumulator[29]~11 ),
	.cin1(\dds_inst|phase_accumulator[29]~11COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [30]),
	.cout(\dds_inst|phase_accumulator[30]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[30] .cin0_used = "true";
defparam \dds_inst|phase_accumulator[30] .cin1_used = "true";
defparam \dds_inst|phase_accumulator[30] .cin_used = "true";
defparam \dds_inst|phase_accumulator[30] .lut_mask = "a50a";
defparam \dds_inst|phase_accumulator[30] .operation_mode = "arithmetic";
defparam \dds_inst|phase_accumulator[30] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[30] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[30] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \dds_inst|sine_lut~0 (
// Equation(s):
// \dds_inst|sine_lut~0_combout  = (!\dds_inst|phase_accumulator [26] & (!\dds_inst|phase_accumulator [28] & (!\dds_inst|phase_accumulator [27] & !\dds_inst|phase_accumulator [30])))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~0 .lut_mask = "0001";
defparam \dds_inst|sine_lut~0 .operation_mode = "normal";
defparam \dds_inst|sine_lut~0 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~0 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~0 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \dds_inst|phase_accumulator[31] (
// Equation(s):
// \dds_inst|phase_accumulator [31] = DFFEAS(\dds_inst|phase_accumulator [31] $ ((((\dds_inst|phase_accumulator[30]~5 )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\dds_inst|phase_accumulator[30]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|phase_accumulator [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|phase_accumulator[31] .cin_used = "true";
defparam \dds_inst|phase_accumulator[31] .lut_mask = "5a5a";
defparam \dds_inst|phase_accumulator[31] .operation_mode = "normal";
defparam \dds_inst|phase_accumulator[31] .output_mode = "reg_only";
defparam \dds_inst|phase_accumulator[31] .register_cascade_mode = "off";
defparam \dds_inst|phase_accumulator[31] .sum_lutc_input = "cin";
defparam \dds_inst|phase_accumulator[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \dds_inst|sine_out[0] (
// Equation(s):
// \dds_inst|sine_out [0] = DFFEAS(((!\dds_inst|phase_accumulator [31] & ((\dds_inst|phase_accumulator [29]) # (!\dds_inst|sine_lut~0_combout )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|sine_lut~0_combout ),
	.datab(vcc),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(\dds_inst|phase_accumulator [31]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[0] .lut_mask = "00f5";
defparam \dds_inst|sine_out[0] .operation_mode = "normal";
defparam \dds_inst|sine_out[0] .output_mode = "reg_only";
defparam \dds_inst|sine_out[0] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[0] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \dds_inst|sine_lut~3 (
// Equation(s):
// \dds_inst|sine_lut~3_combout  = (\dds_inst|phase_accumulator [29] & (((!\dds_inst|phase_accumulator [30])) # (!\dds_inst|phase_accumulator [28]))) # (!\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [30]) # ((\dds_inst|phase_accumulator 
// [28] & \dds_inst|phase_accumulator [27]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [29]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [30]),
	.datad(\dds_inst|phase_accumulator [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~3 .lut_mask = "7e7a";
defparam \dds_inst|sine_lut~3 .operation_mode = "normal";
defparam \dds_inst|sine_lut~3 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~3 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~3 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \dds_inst|sine_lut~2 (
// Equation(s):
// \dds_inst|sine_lut~2_combout  = (\dds_inst|phase_accumulator [29] & (\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [28]) # (\dds_inst|phase_accumulator [27])))) # (!\dds_inst|phase_accumulator [29] & (!\dds_inst|phase_accumulator [30] & 
// (\dds_inst|phase_accumulator [28] $ (\dds_inst|phase_accumulator [27]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [29]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [30]),
	.datad(\dds_inst|phase_accumulator [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~2 .lut_mask = "a184";
defparam \dds_inst|sine_lut~2 .operation_mode = "normal";
defparam \dds_inst|sine_lut~2 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~2 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~2 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \dds_inst|sine_out[1] (
// Equation(s):
// \dds_inst|sine_out [1] = DFFEAS((\dds_inst|sine_lut~3_combout  & (\dds_inst|phase_accumulator [31] $ (((!\dds_inst|sine_lut~2_combout ) # (!\dds_inst|phase_accumulator [26]))))) # (!\dds_inst|sine_lut~3_combout  & ((\dds_inst|phase_accumulator [31]) # 
// ((!\dds_inst|phase_accumulator [26] & !\dds_inst|sine_lut~2_combout )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [31]),
	.datab(\dds_inst|sine_lut~3_combout ),
	.datac(\dds_inst|phase_accumulator [26]),
	.datad(\dds_inst|sine_lut~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[1] .lut_mask = "a667";
defparam \dds_inst|sine_out[1] .operation_mode = "normal";
defparam \dds_inst|sine_out[1] .output_mode = "reg_only";
defparam \dds_inst|sine_out[1] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[1] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \dds_inst|sine_lut~6 (
// Equation(s):
// \dds_inst|sine_lut~6_combout  = (\dds_inst|phase_accumulator [28]) # (\dds_inst|phase_accumulator [30] $ (((\dds_inst|phase_accumulator [29] & \dds_inst|phase_accumulator [27]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [29]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [30]),
	.datad(\dds_inst|phase_accumulator [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~6 .lut_mask = "defc";
defparam \dds_inst|sine_lut~6 .operation_mode = "normal";
defparam \dds_inst|sine_lut~6 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~6 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~6 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \dds_inst|sine_lut~5 (
// Equation(s):
// \dds_inst|sine_lut~5_combout  = (\dds_inst|phase_accumulator [27] & (\dds_inst|phase_accumulator [29] $ (((!\dds_inst|phase_accumulator [30]))))) # (!\dds_inst|phase_accumulator [27] & (\dds_inst|phase_accumulator [29] & (!\dds_inst|phase_accumulator 
// [28])))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [29]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [30]),
	.datad(\dds_inst|phase_accumulator [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~5 .lut_mask = "a522";
defparam \dds_inst|sine_lut~5 .operation_mode = "normal";
defparam \dds_inst|sine_lut~5 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~5 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~5 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \dds_inst|sine_out[2] (
// Equation(s):
// \dds_inst|sine_out [2] = DFFEAS((\dds_inst|phase_accumulator [31] & ((\dds_inst|sine_lut~6_combout  & ((\dds_inst|sine_lut~5_combout ))) # (!\dds_inst|sine_lut~6_combout  & ((!\dds_inst|sine_lut~5_combout ) # (!\dds_inst|phase_accumulator [26]))))) # 
// (!\dds_inst|phase_accumulator [31] & (\dds_inst|sine_lut~5_combout  $ (((\dds_inst|sine_lut~6_combout ) # (!\dds_inst|phase_accumulator [26]))))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [31]),
	.datab(\dds_inst|sine_lut~6_combout ),
	.datac(\dds_inst|phase_accumulator [26]),
	.datad(\dds_inst|sine_lut~5_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[2] .lut_mask = "9a67";
defparam \dds_inst|sine_out[2] .operation_mode = "normal";
defparam \dds_inst|sine_out[2] .output_mode = "reg_only";
defparam \dds_inst|sine_out[2] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[2] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \dds_inst|sine_lut~10 (
// Equation(s):
// \dds_inst|sine_lut~10_combout  = (\dds_inst|phase_accumulator [26] & (((!\dds_inst|phase_accumulator [27] & \dds_inst|phase_accumulator [29])) # (!\dds_inst|phase_accumulator [30]))) # (!\dds_inst|phase_accumulator [26] & (((\dds_inst|phase_accumulator 
// [27] & \dds_inst|phase_accumulator [29]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [30]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~10 .lut_mask = "7a22";
defparam \dds_inst|sine_lut~10 .operation_mode = "normal";
defparam \dds_inst|sine_lut~10 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~10 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~10 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \dds_inst|sine_lut~9 (
// Equation(s):
// \dds_inst|sine_lut~9_combout  = (\dds_inst|phase_accumulator [26] & (!\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [29]) # (!\dds_inst|phase_accumulator [27])))) # (!\dds_inst|phase_accumulator [26] & (\dds_inst|phase_accumulator [29] 
// $ (((\dds_inst|phase_accumulator [30] & !\dds_inst|phase_accumulator [27])))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [30]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~9 .lut_mask = "7306";
defparam \dds_inst|sine_lut~9 .operation_mode = "normal";
defparam \dds_inst|sine_lut~9 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~9 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~9 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \dds_inst|sine_lut~11 (
// Equation(s):
// \dds_inst|sine_lut~11_combout  = (\dds_inst|phase_accumulator [31] & (\dds_inst|phase_accumulator [28])) # (!\dds_inst|phase_accumulator [31] & ((\dds_inst|phase_accumulator [28] & ((\dds_inst|sine_lut~9_combout ))) # (!\dds_inst|phase_accumulator [28] & 
// (!\dds_inst|sine_lut~10_combout ))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [31]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|sine_lut~10_combout ),
	.datad(\dds_inst|sine_lut~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~11 .lut_mask = "cd89";
defparam \dds_inst|sine_lut~11 .operation_mode = "normal";
defparam \dds_inst|sine_lut~11 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~11 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~11 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \dds_inst|sine_lut~12 (
// Equation(s):
// \dds_inst|sine_lut~12_combout  = (\dds_inst|phase_accumulator [26] & (\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [27]) # (\dds_inst|phase_accumulator [29])))) # (!\dds_inst|phase_accumulator [26] & (((\dds_inst|phase_accumulator [27] 
// & !\dds_inst|phase_accumulator [29]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [30]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~12 .lut_mask = "88d0";
defparam \dds_inst|sine_lut~12 .operation_mode = "normal";
defparam \dds_inst|sine_lut~12 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~12 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~12 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \dds_inst|sine_lut~8 (
// Equation(s):
// \dds_inst|sine_lut~8_combout  = (\dds_inst|phase_accumulator [27] & ((\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [26]))) # (!\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [30]) # (!\dds_inst|phase_accumulator 
// [26]))))) # (!\dds_inst|phase_accumulator [27] & ((\dds_inst|phase_accumulator [30]) # ((\dds_inst|phase_accumulator [29] & !\dds_inst|phase_accumulator [26]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [27]),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(\dds_inst|phase_accumulator [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~8 .lut_mask = "ea3e";
defparam \dds_inst|sine_lut~8 .operation_mode = "normal";
defparam \dds_inst|sine_lut~8 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~8 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~8 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \dds_inst|sine_out[3] (
// Equation(s):
// \dds_inst|sine_out [3] = DFFEAS((\dds_inst|sine_lut~11_combout  & ((\dds_inst|sine_lut~12_combout ) # ((!\dds_inst|phase_accumulator [31])))) # (!\dds_inst|sine_lut~11_combout  & (((\dds_inst|phase_accumulator [31] & !\dds_inst|sine_lut~8_combout )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|sine_lut~11_combout ),
	.datab(\dds_inst|sine_lut~12_combout ),
	.datac(\dds_inst|phase_accumulator [31]),
	.datad(\dds_inst|sine_lut~8_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[3] .lut_mask = "8ada";
defparam \dds_inst|sine_out[3] .operation_mode = "normal";
defparam \dds_inst|sine_out[3] .output_mode = "reg_only";
defparam \dds_inst|sine_out[3] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[3] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \dds_inst|sine_lut~16 (
// Equation(s):
// \dds_inst|sine_lut~16_combout  = (\dds_inst|phase_accumulator [30] & (\dds_inst|phase_accumulator [28] & (\dds_inst|phase_accumulator [29] $ (!\dds_inst|phase_accumulator [26])))) # (!\dds_inst|phase_accumulator [30] & (\dds_inst|phase_accumulator [29] & 
// (\dds_inst|phase_accumulator [28] $ (\dds_inst|phase_accumulator [26]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(\dds_inst|phase_accumulator [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~16 .lut_mask = "9048";
defparam \dds_inst|sine_lut~16 .operation_mode = "normal";
defparam \dds_inst|sine_lut~16 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~16 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~16 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \dds_inst|sine_lut~15 (
// Equation(s):
// \dds_inst|sine_lut~15_combout  = (\dds_inst|phase_accumulator [29] & (((\dds_inst|phase_accumulator [26])) # (!\dds_inst|phase_accumulator [30]))) # (!\dds_inst|phase_accumulator [29] & (\dds_inst|phase_accumulator [30] $ (((\dds_inst|phase_accumulator 
// [28] & \dds_inst|phase_accumulator [26])))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(\dds_inst|phase_accumulator [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~15 .lut_mask = "f65a";
defparam \dds_inst|sine_lut~15 .operation_mode = "normal";
defparam \dds_inst|sine_lut~15 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~15 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~15 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \dds_inst|sine_lut~17 (
// Equation(s):
// \dds_inst|sine_lut~17_combout  = (\dds_inst|phase_accumulator [27] & (((\dds_inst|phase_accumulator [31]) # (\dds_inst|sine_lut~15_combout )))) # (!\dds_inst|phase_accumulator [27] & (!\dds_inst|sine_lut~16_combout  & (!\dds_inst|phase_accumulator [31])))

	.clk(gnd),
	.dataa(\dds_inst|sine_lut~16_combout ),
	.datab(\dds_inst|phase_accumulator [27]),
	.datac(\dds_inst|phase_accumulator [31]),
	.datad(\dds_inst|sine_lut~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~17 .lut_mask = "cdc1";
defparam \dds_inst|sine_lut~17 .operation_mode = "normal";
defparam \dds_inst|sine_lut~17 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~17 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~17 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \dds_inst|sine_lut~18 (
// Equation(s):
// \dds_inst|sine_lut~18_combout  = (\dds_inst|phase_accumulator [28] & (!\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [26]) # (!\dds_inst|phase_accumulator [30])))) # (!\dds_inst|phase_accumulator [28] & ((\dds_inst|phase_accumulator 
// [30] & (\dds_inst|phase_accumulator [29] & !\dds_inst|phase_accumulator [26])) # (!\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [26])))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(\dds_inst|phase_accumulator [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~18 .lut_mask = "1d24";
defparam \dds_inst|sine_lut~18 .operation_mode = "normal";
defparam \dds_inst|sine_lut~18 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~18 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~18 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \dds_inst|sine_lut~14 (
// Equation(s):
// \dds_inst|sine_lut~14_combout  = (\dds_inst|phase_accumulator [30] & (!\dds_inst|phase_accumulator [28] & ((!\dds_inst|phase_accumulator [26]) # (!\dds_inst|phase_accumulator [29])))) # (!\dds_inst|phase_accumulator [30] & (\dds_inst|phase_accumulator 
// [26] $ (((!\dds_inst|phase_accumulator [28] & \dds_inst|phase_accumulator [29])))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(\dds_inst|phase_accumulator [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~14 .lut_mask = "4732";
defparam \dds_inst|sine_lut~14 .operation_mode = "normal";
defparam \dds_inst|sine_lut~14 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~14 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~14 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \dds_inst|sine_out[4] (
// Equation(s):
// \dds_inst|sine_out [4] = DFFEAS((\dds_inst|sine_lut~17_combout  & ((\dds_inst|sine_lut~18_combout ) # ((!\dds_inst|phase_accumulator [31])))) # (!\dds_inst|sine_lut~17_combout  & (((\dds_inst|phase_accumulator [31] & !\dds_inst|sine_lut~14_combout )))), 
// GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|sine_lut~17_combout ),
	.datab(\dds_inst|sine_lut~18_combout ),
	.datac(\dds_inst|phase_accumulator [31]),
	.datad(\dds_inst|sine_lut~14_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[4] .lut_mask = "8ada";
defparam \dds_inst|sine_out[4] .operation_mode = "normal";
defparam \dds_inst|sine_out[4] .output_mode = "reg_only";
defparam \dds_inst|sine_out[4] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[4] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \dds_inst|sine_lut~24 (
// Equation(s):
// \dds_inst|sine_lut~24_combout  = (\dds_inst|phase_accumulator [30] & (!\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [31])))) # (!\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [29] & ((!\dds_inst|phase_accumulator 
// [31]) # (!\dds_inst|phase_accumulator [28]))) # (!\dds_inst|phase_accumulator [29] & (\dds_inst|phase_accumulator [28]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|phase_accumulator [28]),
	.datad(\dds_inst|phase_accumulator [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~24 .lut_mask = "3654";
defparam \dds_inst|sine_lut~24 .operation_mode = "normal";
defparam \dds_inst|sine_lut~24 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~24 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~24 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \dds_inst|sine_lut~21 (
// Equation(s):
// \dds_inst|sine_lut~21_combout  = \dds_inst|phase_accumulator [30] $ (((\dds_inst|phase_accumulator [31] & ((\dds_inst|phase_accumulator [28]))) # (!\dds_inst|phase_accumulator [31] & (\dds_inst|phase_accumulator [29]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|phase_accumulator [28]),
	.datad(\dds_inst|phase_accumulator [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~21 .lut_mask = "5a66";
defparam \dds_inst|sine_lut~21 .operation_mode = "normal";
defparam \dds_inst|sine_lut~21 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~21 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~21 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \dds_inst|sine_lut~22 (
// Equation(s):
// \dds_inst|sine_lut~22_combout  = (\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [28] & (!\dds_inst|phase_accumulator [30] & \dds_inst|phase_accumulator [31])) # (!\dds_inst|phase_accumulator [28] & ((!\dds_inst|phase_accumulator 
// [31]))))) # (!\dds_inst|phase_accumulator [29] & (\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [31]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|phase_accumulator [28]),
	.datad(\dds_inst|phase_accumulator [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~22 .lut_mask = "620c";
defparam \dds_inst|sine_lut~22 .operation_mode = "normal";
defparam \dds_inst|sine_lut~22 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~22 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~22 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \dds_inst|sine_lut~23 (
// Equation(s):
// \dds_inst|sine_lut~23_combout  = (\dds_inst|phase_accumulator [26] & (((\dds_inst|phase_accumulator [27])))) # (!\dds_inst|phase_accumulator [26] & ((\dds_inst|phase_accumulator [27] & (!\dds_inst|sine_lut~21_combout )) # (!\dds_inst|phase_accumulator 
// [27] & ((!\dds_inst|sine_lut~22_combout )))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|sine_lut~21_combout ),
	.datac(\dds_inst|sine_lut~22_combout ),
	.datad(\dds_inst|phase_accumulator [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~23 .lut_mask = "bb05";
defparam \dds_inst|sine_lut~23 .operation_mode = "normal";
defparam \dds_inst|sine_lut~23 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~23 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~23 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxii_lcell \dds_inst|sine_lut~20 (
// Equation(s):
// \dds_inst|sine_lut~20_combout  = (\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [29] & (!\dds_inst|phase_accumulator [28])) # (!\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [28]) # (!\dds_inst|phase_accumulator 
// [31]))))) # (!\dds_inst|phase_accumulator [30] & (\dds_inst|phase_accumulator [29] & ((\dds_inst|phase_accumulator [31]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|phase_accumulator [28]),
	.datad(\dds_inst|phase_accumulator [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~20 .lut_mask = "6c2a";
defparam \dds_inst|sine_lut~20 .operation_mode = "normal";
defparam \dds_inst|sine_lut~20 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~20 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~20 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \dds_inst|sine_out[5] (
// Equation(s):
// \dds_inst|sine_out [5] = DFFEAS((\dds_inst|phase_accumulator [26] & ((\dds_inst|sine_lut~23_combout  & (\dds_inst|sine_lut~24_combout )) # (!\dds_inst|sine_lut~23_combout  & ((\dds_inst|sine_lut~20_combout ))))) # (!\dds_inst|phase_accumulator [26] & 
// (((\dds_inst|sine_lut~23_combout )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|sine_lut~24_combout ),
	.datac(\dds_inst|sine_lut~23_combout ),
	.datad(\dds_inst|sine_lut~20_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[5] .lut_mask = "dad0";
defparam \dds_inst|sine_out[5] .operation_mode = "normal";
defparam \dds_inst|sine_out[5] .output_mode = "reg_only";
defparam \dds_inst|sine_out[5] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[5] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \dds_inst|sine_lut~27 (
// Equation(s):
// \dds_inst|sine_lut~27_combout  = (\dds_inst|phase_accumulator [27] & (\dds_inst|phase_accumulator [26] & (!\dds_inst|phase_accumulator [28] & !\dds_inst|phase_accumulator [30]))) # (!\dds_inst|phase_accumulator [27] & (\dds_inst|phase_accumulator [30] & 
// (\dds_inst|phase_accumulator [26] $ (!\dds_inst|phase_accumulator [28]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~27 .lut_mask = "0920";
defparam \dds_inst|sine_lut~27 .operation_mode = "normal";
defparam \dds_inst|sine_lut~27 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~27 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~27 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \dds_inst|sine_lut~26 (
// Equation(s):
// \dds_inst|sine_lut~26_combout  = (\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [26]) # ((\dds_inst|phase_accumulator [28])))) # (!\dds_inst|phase_accumulator [30] & (\dds_inst|phase_accumulator [27] & (\dds_inst|phase_accumulator [26] 
// $ (\dds_inst|phase_accumulator [28]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [28]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~26 .lut_mask = "ee60";
defparam \dds_inst|sine_lut~26 .operation_mode = "normal";
defparam \dds_inst|sine_lut~26 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~26 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~26 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \dds_inst|sine_out[6] (
// Equation(s):
// \dds_inst|sine_out [6] = DFFEAS((\dds_inst|sine_lut~27_combout  & ((\dds_inst|sine_lut~26_combout ) # ((!\dds_inst|phase_accumulator [31] & !\dds_inst|phase_accumulator [29])))) # (!\dds_inst|sine_lut~27_combout  & (\dds_inst|sine_lut~26_combout  $ 
// (((!\dds_inst|phase_accumulator [29]))))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(\dds_inst|sine_lut~27_combout ),
	.datab(\dds_inst|sine_lut~26_combout ),
	.datac(\dds_inst|phase_accumulator [31]),
	.datad(\dds_inst|phase_accumulator [29]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[6] .lut_mask = "cc9b";
defparam \dds_inst|sine_out[6] .operation_mode = "normal";
defparam \dds_inst|sine_out[6] .output_mode = "reg_only";
defparam \dds_inst|sine_out[6] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[6] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \dds_inst|sine_lut~30 (
// Equation(s):
// \dds_inst|sine_lut~30_combout  = (\dds_inst|phase_accumulator [28] & ((\dds_inst|phase_accumulator [30] & (!\dds_inst|phase_accumulator [26])) # (!\dds_inst|phase_accumulator [30] & ((!\dds_inst|phase_accumulator [27]))))) # (!\dds_inst|phase_accumulator 
// [28] & (\dds_inst|phase_accumulator [27] & (\dds_inst|phase_accumulator [26] $ (!\dds_inst|phase_accumulator [30]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [30]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~30 .lut_mask = "4790";
defparam \dds_inst|sine_lut~30 .operation_mode = "normal";
defparam \dds_inst|sine_lut~30 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~30 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~30 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \dds_inst|sine_lut~29 (
// Equation(s):
// \dds_inst|sine_lut~29_combout  = (\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [28]) # (\dds_inst|phase_accumulator [26] $ (\dds_inst|phase_accumulator [27])))) # (!\dds_inst|phase_accumulator [30] & ((\dds_inst|phase_accumulator [26]) 
// # ((\dds_inst|phase_accumulator [27] & \dds_inst|phase_accumulator [28]))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [26]),
	.datab(\dds_inst|phase_accumulator [30]),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(\dds_inst|phase_accumulator [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~29 .lut_mask = "fe6a";
defparam \dds_inst|sine_lut~29 .operation_mode = "normal";
defparam \dds_inst|sine_lut~29 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~29 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~29 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \dds_inst|sine_lut~32 (
// Equation(s):
// \dds_inst|sine_lut~32_combout  = (\dds_inst|phase_accumulator [29] & (\dds_inst|sine_lut~29_combout  & ((\dds_inst|phase_accumulator [30]) # (!\dds_inst|sine_lut~30_combout )))) # (!\dds_inst|phase_accumulator [29] & (\dds_inst|sine_lut~30_combout  $ 
// (((\dds_inst|phase_accumulator [30]) # (\dds_inst|sine_lut~29_combout )))))

	.clk(gnd),
	.dataa(\dds_inst|phase_accumulator [30]),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|sine_lut~30_combout ),
	.datad(\dds_inst|sine_lut~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~32 .lut_mask = "8f12";
defparam \dds_inst|sine_lut~32 .operation_mode = "normal";
defparam \dds_inst|sine_lut~32 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~32 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~32 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \dds_inst|sine_lut~31 (
// Equation(s):
// \dds_inst|sine_lut~31_combout  = ((\dds_inst|phase_accumulator [29]) # ((\dds_inst|sine_lut~30_combout ) # (\dds_inst|sine_lut~29_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|sine_lut~30_combout ),
	.datad(\dds_inst|sine_lut~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|sine_lut~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_lut~31 .lut_mask = "fffc";
defparam \dds_inst|sine_lut~31 .operation_mode = "normal";
defparam \dds_inst|sine_lut~31 .output_mode = "comb_only";
defparam \dds_inst|sine_lut~31 .register_cascade_mode = "off";
defparam \dds_inst|sine_lut~31 .sum_lutc_input = "datac";
defparam \dds_inst|sine_lut~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \dds_inst|sine_out[7] (
// Equation(s):
// \dds_inst|sine_out [7] = DFFEAS((\dds_inst|sine_lut~32_combout  $ (((\dds_inst|phase_accumulator [31]) # (!\dds_inst|sine_lut~31_combout )))), GLOBAL(\rtl~0_combout ), \rst_n~combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(\dds_inst|sine_lut~32_combout ),
	.datac(\dds_inst|phase_accumulator [31]),
	.datad(\dds_inst|sine_lut~31_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|sine_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|sine_out[7] .lut_mask = "3c33";
defparam \dds_inst|sine_out[7] .operation_mode = "normal";
defparam \dds_inst|sine_out[7] .output_mode = "reg_only";
defparam \dds_inst|sine_out[7] .register_cascade_mode = "off";
defparam \dds_inst|sine_out[7] .sum_lutc_input = "datac";
defparam \dds_inst|sine_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \mcu_bus_inst|data_regs50[0]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[0]$latch~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[0]~0 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[0]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datad(\mcu_bus_inst|data_regs50[0]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[0]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[0]$latch .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs50[0]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[0]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[0]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[0]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[0]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \mcu_bus_inst|WideOr0~1 (
// Equation(s):
// \mcu_bus_inst|WideOr0~1_combout  = (\mcu_bus_inst|address [3]) # ((\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [1]) # (\mcu_bus_inst|address [0]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|address [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|WideOr0~1 .lut_mask = "eeec";
defparam \mcu_bus_inst|WideOr0~1 .operation_mode = "normal";
defparam \mcu_bus_inst|WideOr0~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|WideOr0~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|WideOr0~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \mcu_bus_inst|WideOr0~2 (
// Equation(s):
// \mcu_bus_inst|WideOr0~2_combout  = (\mcu_bus_inst|Decoder0~2_combout ) # ((\mcu_bus_inst|WideOr0~0_combout  & (!\mcu_bus_inst|WideOr0~1_combout  & \mcu_bus_inst|address [6])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|WideOr0~0_combout ),
	.datab(\mcu_bus_inst|WideOr0~1_combout ),
	.datac(\mcu_bus_inst|Decoder0~2_combout ),
	.datad(\mcu_bus_inst|address [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|WideOr0~2 .lut_mask = "f2f0";
defparam \mcu_bus_inst|WideOr0~2 .operation_mode = "normal";
defparam \mcu_bus_inst|WideOr0~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|WideOr0~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|WideOr0~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \mcu_bus_inst|data_regs50[0]_1072 (
// Equation(s):
// \mcu_bus_inst|data_regs50[0]_1072~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\mcu_bus_inst|WideOr0~2_combout )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[0]_1072~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datac(\mcu_bus_inst|WideOr0~2_combout ),
	.datad(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[0]_1072 .lut_mask = "f3c0";
defparam \mcu_bus_inst|data_regs50[0]_1072 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[0]_1072 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[0]_1072 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[0]_1072 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[0]_1072 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \mcu_bus_inst|data_regs50[1]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[1]$latch~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[1]~1 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[1]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[1]~1 ),
	.datac(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datad(\mcu_bus_inst|data_regs50[1]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[1]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[1]$latch .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs50[1]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[1]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[1]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[1]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[1]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \mcu_bus_inst|data_regs50[2]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[2]$latch~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[2]~2 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[2]$latch~combout ))))

	.clk(gnd),
	.dataa(\DB[2]~2 ),
	.datab(vcc),
	.datac(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datad(\mcu_bus_inst|data_regs50[2]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[2]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[2]$latch .lut_mask = "afa0";
defparam \mcu_bus_inst|data_regs50[2]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[2]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[2]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[2]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[2]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \dds_inst|last_lut_addr[3] (
// Equation(s):
// \dds_inst|last_lut_addr [3] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , , \dds_inst|phase_accumulator [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dds_inst|phase_accumulator [29]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|last_lut_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|last_lut_addr[3] .lut_mask = "0000";
defparam \dds_inst|last_lut_addr[3] .operation_mode = "normal";
defparam \dds_inst|last_lut_addr[3] .output_mode = "reg_only";
defparam \dds_inst|last_lut_addr[3] .register_cascade_mode = "off";
defparam \dds_inst|last_lut_addr[3] .sum_lutc_input = "datac";
defparam \dds_inst|last_lut_addr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \dds_inst|last_lut_addr[2] (
// Equation(s):
// \dds_inst|Equal1~1  = (\dds_inst|last_lut_addr [3] & (\dds_inst|phase_accumulator [29] & (C1_last_lut_addr[2] $ (!\dds_inst|phase_accumulator [28])))) # (!\dds_inst|last_lut_addr [3] & (!\dds_inst|phase_accumulator [29] & (C1_last_lut_addr[2] $ 
// (!\dds_inst|phase_accumulator [28]))))

	.clk(\clk~combout ),
	.dataa(\dds_inst|last_lut_addr [3]),
	.datab(\dds_inst|phase_accumulator [29]),
	.datac(\dds_inst|phase_accumulator [28]),
	.datad(\dds_inst|phase_accumulator [28]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|Equal1~1 ),
	.regout(\dds_inst|last_lut_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|last_lut_addr[2] .lut_mask = "9009";
defparam \dds_inst|last_lut_addr[2] .operation_mode = "normal";
defparam \dds_inst|last_lut_addr[2] .output_mode = "comb_only";
defparam \dds_inst|last_lut_addr[2] .register_cascade_mode = "off";
defparam \dds_inst|last_lut_addr[2] .sum_lutc_input = "qfbk";
defparam \dds_inst|last_lut_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \dds_inst|last_lut_addr[5] (
// Equation(s):
// \dds_inst|last_lut_addr [5] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , , \dds_inst|phase_accumulator [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dds_inst|phase_accumulator [31]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|last_lut_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|last_lut_addr[5] .lut_mask = "0000";
defparam \dds_inst|last_lut_addr[5] .operation_mode = "normal";
defparam \dds_inst|last_lut_addr[5] .output_mode = "reg_only";
defparam \dds_inst|last_lut_addr[5] .register_cascade_mode = "off";
defparam \dds_inst|last_lut_addr[5] .sum_lutc_input = "datac";
defparam \dds_inst|last_lut_addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \dds_inst|last_lut_addr[4] (
// Equation(s):
// \dds_inst|Equal1~2  = (\dds_inst|phase_accumulator [31] & (\dds_inst|last_lut_addr [5] & (C1_last_lut_addr[4] $ (!\dds_inst|phase_accumulator [30])))) # (!\dds_inst|phase_accumulator [31] & (!\dds_inst|last_lut_addr [5] & (C1_last_lut_addr[4] $ 
// (!\dds_inst|phase_accumulator [30]))))

	.clk(\clk~combout ),
	.dataa(\dds_inst|phase_accumulator [31]),
	.datab(\dds_inst|last_lut_addr [5]),
	.datac(\dds_inst|phase_accumulator [30]),
	.datad(\dds_inst|phase_accumulator [30]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|Equal1~2 ),
	.regout(\dds_inst|last_lut_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|last_lut_addr[4] .lut_mask = "9009";
defparam \dds_inst|last_lut_addr[4] .operation_mode = "normal";
defparam \dds_inst|last_lut_addr[4] .output_mode = "comb_only";
defparam \dds_inst|last_lut_addr[4] .register_cascade_mode = "off";
defparam \dds_inst|last_lut_addr[4] .sum_lutc_input = "qfbk";
defparam \dds_inst|last_lut_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \dds_inst|last_lut_addr[1] (
// Equation(s):
// \dds_inst|last_lut_addr [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , , \dds_inst|phase_accumulator [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dds_inst|phase_accumulator [27]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|last_lut_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|last_lut_addr[1] .lut_mask = "0000";
defparam \dds_inst|last_lut_addr[1] .operation_mode = "normal";
defparam \dds_inst|last_lut_addr[1] .output_mode = "reg_only";
defparam \dds_inst|last_lut_addr[1] .register_cascade_mode = "off";
defparam \dds_inst|last_lut_addr[1] .sum_lutc_input = "datac";
defparam \dds_inst|last_lut_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \dds_inst|last_lut_addr[0] (
// Equation(s):
// \dds_inst|Equal1~0  = (\dds_inst|phase_accumulator [27] & (\dds_inst|last_lut_addr [1] & (C1_last_lut_addr[0] $ (!\dds_inst|phase_accumulator [26])))) # (!\dds_inst|phase_accumulator [27] & (!\dds_inst|last_lut_addr [1] & (C1_last_lut_addr[0] $ 
// (!\dds_inst|phase_accumulator [26]))))

	.clk(\clk~combout ),
	.dataa(\dds_inst|phase_accumulator [27]),
	.datab(\dds_inst|last_lut_addr [1]),
	.datac(\dds_inst|phase_accumulator [26]),
	.datad(\dds_inst|phase_accumulator [26]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dds_inst|Equal1~0 ),
	.regout(\dds_inst|last_lut_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|last_lut_addr[0] .lut_mask = "9009";
defparam \dds_inst|last_lut_addr[0] .operation_mode = "normal";
defparam \dds_inst|last_lut_addr[0] .output_mode = "comb_only";
defparam \dds_inst|last_lut_addr[0] .register_cascade_mode = "off";
defparam \dds_inst|last_lut_addr[0] .sum_lutc_input = "qfbk";
defparam \dds_inst|last_lut_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \dds_inst|wave_start (
// Equation(s):
// \dds_inst|wave_start~regout  = DFFEAS(((\dds_inst|Equal1~1  & (\dds_inst|Equal1~2  & \dds_inst|Equal1~0 ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\dds_inst|Equal1~1 ),
	.datac(\dds_inst|Equal1~2 ),
	.datad(\dds_inst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dds_inst|wave_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dds_inst|wave_start .lut_mask = "c000";
defparam \dds_inst|wave_start .operation_mode = "normal";
defparam \dds_inst|wave_start .output_mode = "reg_only";
defparam \dds_inst|wave_start .register_cascade_mode = "off";
defparam \dds_inst|wave_start .sum_lutc_input = "datac";
defparam \dds_inst|wave_start .synch_mode = "off";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_first_data~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_first_data~combout ),
	.padio(ad_first_data));
// synopsys translate_off
defparam \ad_first_data~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \ad_ctrl_inst|Add0~0 (
// Equation(s):
// \ad_ctrl_inst|Add0~0_combout  = ((!\ad_ctrl_inst|i [0]))
// \ad_ctrl_inst|Add0~2  = CARRY(((\ad_ctrl_inst|i [0])))
// \ad_ctrl_inst|Add0~2COUT1_36  = CARRY(((\ad_ctrl_inst|i [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad_ctrl_inst|i [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ad_ctrl_inst|Add0~2 ),
	.cout1(\ad_ctrl_inst|Add0~2COUT1_36 ));
// synopsys translate_off
defparam \ad_ctrl_inst|Add0~0 .lut_mask = "33cc";
defparam \ad_ctrl_inst|Add0~0 .operation_mode = "arithmetic";
defparam \ad_ctrl_inst|Add0~0 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Add0~0 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \ad_ctrl_inst|Add0~5 (
// Equation(s):
// \ad_ctrl_inst|Add0~5_combout  = (\ad_ctrl_inst|i [1] $ ((\ad_ctrl_inst|Add0~2 )))
// \ad_ctrl_inst|Add0~7  = CARRY(((!\ad_ctrl_inst|Add0~2 ) # (!\ad_ctrl_inst|i [1])))
// \ad_ctrl_inst|Add0~7COUT1_38  = CARRY(((!\ad_ctrl_inst|Add0~2COUT1_36 ) # (!\ad_ctrl_inst|i [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad_ctrl_inst|i [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad_ctrl_inst|Add0~2 ),
	.cin1(\ad_ctrl_inst|Add0~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ad_ctrl_inst|Add0~7 ),
	.cout1(\ad_ctrl_inst|Add0~7COUT1_38 ));
// synopsys translate_off
defparam \ad_ctrl_inst|Add0~5 .cin0_used = "true";
defparam \ad_ctrl_inst|Add0~5 .cin1_used = "true";
defparam \ad_ctrl_inst|Add0~5 .lut_mask = "3c3f";
defparam \ad_ctrl_inst|Add0~5 .operation_mode = "arithmetic";
defparam \ad_ctrl_inst|Add0~5 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Add0~5 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Add0~5 .sum_lutc_input = "cin";
defparam \ad_ctrl_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \ad_ctrl_inst|Add0~10 (
// Equation(s):
// \ad_ctrl_inst|Add0~10_combout  = (\ad_ctrl_inst|i [2] $ ((!\ad_ctrl_inst|Add0~7 )))
// \ad_ctrl_inst|Add0~12  = CARRY(((\ad_ctrl_inst|i [2] & !\ad_ctrl_inst|Add0~7 )))
// \ad_ctrl_inst|Add0~12COUT1_40  = CARRY(((\ad_ctrl_inst|i [2] & !\ad_ctrl_inst|Add0~7COUT1_38 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad_ctrl_inst|i [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad_ctrl_inst|Add0~7 ),
	.cin1(\ad_ctrl_inst|Add0~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ad_ctrl_inst|Add0~12 ),
	.cout1(\ad_ctrl_inst|Add0~12COUT1_40 ));
// synopsys translate_off
defparam \ad_ctrl_inst|Add0~10 .cin0_used = "true";
defparam \ad_ctrl_inst|Add0~10 .cin1_used = "true";
defparam \ad_ctrl_inst|Add0~10 .lut_mask = "c30c";
defparam \ad_ctrl_inst|Add0~10 .operation_mode = "arithmetic";
defparam \ad_ctrl_inst|Add0~10 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Add0~10 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
defparam \ad_ctrl_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \ad_ctrl_inst|i[2] (
// Equation(s):
// \ad_ctrl_inst|i [2] = DFFEAS((((\ad_ctrl_inst|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.READ_CH1~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_ctrl_inst|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ctrl_inst|state.READ_CH1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|i [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|i[2] .lut_mask = "ff00";
defparam \ad_ctrl_inst|i[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|i[2] .output_mode = "reg_only";
defparam \ad_ctrl_inst|i[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|i[2] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|i[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \ad_ctrl_inst|Add0~15 (
// Equation(s):
// \ad_ctrl_inst|Add0~15_combout  = \ad_ctrl_inst|i [3] $ ((((\ad_ctrl_inst|Add0~12 ))))
// \ad_ctrl_inst|Add0~17  = CARRY(((!\ad_ctrl_inst|Add0~12COUT1_40 )) # (!\ad_ctrl_inst|i [3]))

	.clk(gnd),
	.dataa(\ad_ctrl_inst|i [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad_ctrl_inst|Add0~12 ),
	.cin1(\ad_ctrl_inst|Add0~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Add0~15_combout ),
	.regout(),
	.cout(\ad_ctrl_inst|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|Add0~15 .cin0_used = "true";
defparam \ad_ctrl_inst|Add0~15 .cin1_used = "true";
defparam \ad_ctrl_inst|Add0~15 .lut_mask = "5a5f";
defparam \ad_ctrl_inst|Add0~15 .operation_mode = "arithmetic";
defparam \ad_ctrl_inst|Add0~15 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Add0~15 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Add0~15 .sum_lutc_input = "cin";
defparam \ad_ctrl_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \ad_ctrl_inst|i[3] (
// Equation(s):
// \ad_ctrl_inst|i [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.READ_CH1~regout , \ad_ctrl_inst|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_ctrl_inst|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ctrl_inst|state.READ_CH1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|i [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|i[3] .lut_mask = "0000";
defparam \ad_ctrl_inst|i[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|i[3] .output_mode = "reg_only";
defparam \ad_ctrl_inst|i[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|i[3] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|i[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \ad_ctrl_inst|i[0] (
// Equation(s):
// \ad_ctrl_inst|Equal0~0  = (!\ad_ctrl_inst|i [1] & (!\ad_ctrl_inst|i [3] & (B1_i[0] & !\ad_ctrl_inst|i [2])))
// \ad_ctrl_inst|i [0] = DFFEAS(\ad_ctrl_inst|Equal0~0 , GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.READ_CH1~regout , \ad_ctrl_inst|Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [1]),
	.datab(\ad_ctrl_inst|i [3]),
	.datac(\ad_ctrl_inst|Add0~0_combout ),
	.datad(\ad_ctrl_inst|i [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ctrl_inst|state.READ_CH1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Equal0~0 ),
	.regout(\ad_ctrl_inst|i [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|i[0] .lut_mask = "0010";
defparam \ad_ctrl_inst|i[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|i[0] .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|i[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|i[0] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|i[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \ad_ctrl_inst|i[1] (
// Equation(s):
// \ad_ctrl_inst|i [1] = DFFEAS((\ad_ctrl_inst|Add0~5_combout  & ((\ad_ctrl_inst|i [4]) # ((\ad_ctrl_inst|i [5]) # (!\ad_ctrl_inst|Equal0~0 )))), GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.READ_CH1~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [4]),
	.datab(\ad_ctrl_inst|Add0~5_combout ),
	.datac(\ad_ctrl_inst|i [5]),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ctrl_inst|state.READ_CH1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|i [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|i[1] .lut_mask = "c8cc";
defparam \ad_ctrl_inst|i[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|i[1] .output_mode = "reg_only";
defparam \ad_ctrl_inst|i[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|i[1] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|i[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \ad_ctrl_inst|state.READ_CH6 (
// Equation(s):
// \ad_ctrl_inst|Selector7~0  = (!\ad_ctrl_inst|i [5] & (!\ad_ctrl_inst|i [4] & (B1_state.READ_CH6 & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|state.READ_CH6~regout  = DFFEAS(\ad_ctrl_inst|Selector7~0 , GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Equal0~1 , \ad_ctrl_inst|state.READ_CH5~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [5]),
	.datab(\ad_ctrl_inst|i [4]),
	.datac(\ad_ctrl_inst|state.READ_CH5~regout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Equal0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector7~0 ),
	.regout(\ad_ctrl_inst|state.READ_CH6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH6 .lut_mask = "1000";
defparam \ad_ctrl_inst|state.READ_CH6 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH6 .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|state.READ_CH6 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH6 .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|state.READ_CH6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \ad_ctrl_inst|state.READ_CH7 (
// Equation(s):
// \ad_ctrl_inst|Selector8~0  = (!\ad_ctrl_inst|i [5] & (!\ad_ctrl_inst|i [4] & (B1_state.READ_CH7 & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|state.READ_CH7~regout  = DFFEAS(\ad_ctrl_inst|Selector8~0 , GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Equal0~1 , \ad_ctrl_inst|state.READ_CH6~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [5]),
	.datab(\ad_ctrl_inst|i [4]),
	.datac(\ad_ctrl_inst|state.READ_CH6~regout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Equal0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector8~0 ),
	.regout(\ad_ctrl_inst|state.READ_CH7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH7 .lut_mask = "1000";
defparam \ad_ctrl_inst|state.READ_CH7 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH7 .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|state.READ_CH7 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH7 .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|state.READ_CH7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \ad_ctrl_inst|state.READ_CH8 (
// Equation(s):
// \ad_ctrl_inst|Selector0~1  = (!\ad_ctrl_inst|i [5] & (!\ad_ctrl_inst|i [4] & (B1_state.READ_CH8 & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|state.READ_CH8~regout  = DFFEAS(\ad_ctrl_inst|Selector0~1 , GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Equal0~1 , \ad_ctrl_inst|state.READ_CH7~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [5]),
	.datab(\ad_ctrl_inst|i [4]),
	.datac(\ad_ctrl_inst|state.READ_CH7~regout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Equal0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector0~1 ),
	.regout(\ad_ctrl_inst|state.READ_CH8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH8 .lut_mask = "1000";
defparam \ad_ctrl_inst|state.READ_CH8 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH8 .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|state.READ_CH8 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH8 .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|state.READ_CH8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \ad_ctrl_inst|state.AD_CONV (
// Equation(s):
// \ad_ctrl_inst|state.AD_CONV~regout  = DFFEAS((!\ad_ctrl_inst|Selector9~0_combout  & ((\ad_ctrl_inst|Equal0~1  & ((!\ad_ctrl_inst|state.READ_CH8~regout ))) # (!\ad_ctrl_inst|Equal0~1  & (\ad_ctrl_inst|state.AD_CONV~regout )))), GLOBAL(\clk~combout ), VCC, 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|Selector9~0_combout ),
	.datab(\ad_ctrl_inst|state.AD_CONV~regout ),
	.datac(\ad_ctrl_inst|Equal0~1 ),
	.datad(\ad_ctrl_inst|state.READ_CH8~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|state.AD_CONV~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.AD_CONV .lut_mask = "0454";
defparam \ad_ctrl_inst|state.AD_CONV .operation_mode = "normal";
defparam \ad_ctrl_inst|state.AD_CONV .output_mode = "reg_only";
defparam \ad_ctrl_inst|state.AD_CONV .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.AD_CONV .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|state.AD_CONV .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_convstb (
// Equation(s):
// \ad_ctrl_inst|Equal0~1  = (!\ad_ctrl_inst|i [4] & (((!\ad_ctrl_inst|i [5] & \ad_ctrl_inst|Equal0~0 ))))
// \ad_ctrl_inst|ad_convstb~regout  = DFFEAS(\ad_ctrl_inst|Equal0~1 , GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.AD_CONV~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [4]),
	.datab(vcc),
	.datac(\ad_ctrl_inst|i [5]),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ctrl_inst|state.AD_CONV~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Equal0~1 ),
	.regout(\ad_ctrl_inst|ad_convstb~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_convstb .lut_mask = "0500";
defparam \ad_ctrl_inst|ad_convstb .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_convstb .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|ad_convstb .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_convstb .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_convstb .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \ad_ctrl_inst|state.READ_CH2 (
// Equation(s):
// \ad_ctrl_inst|state.READ_CH2~regout  = DFFEAS((\ad_ctrl_inst|state.READ_CH1~regout  & (((\ad_first_data~combout )))) # (!\ad_ctrl_inst|state.READ_CH1~regout  & (\ad_ctrl_inst|state.READ_CH2~regout  & ((!\ad_ctrl_inst|Equal0~1 )))), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|state.READ_CH2~regout ),
	.datab(\ad_first_data~combout ),
	.datac(\ad_ctrl_inst|Equal0~1 ),
	.datad(\ad_ctrl_inst|state.READ_CH1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|state.READ_CH2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH2 .lut_mask = "cc0a";
defparam \ad_ctrl_inst|state.READ_CH2 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH2 .output_mode = "reg_only";
defparam \ad_ctrl_inst|state.READ_CH2 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH2 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|state.READ_CH2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \ad_ctrl_inst|Add0~20 (
// Equation(s):
// \ad_ctrl_inst|Add0~20_combout  = \ad_ctrl_inst|i [4] $ ((((!\ad_ctrl_inst|Add0~17 ))))
// \ad_ctrl_inst|Add0~22  = CARRY((\ad_ctrl_inst|i [4] & ((!\ad_ctrl_inst|Add0~17 ))))
// \ad_ctrl_inst|Add0~22COUT1_42  = CARRY((\ad_ctrl_inst|i [4] & ((!\ad_ctrl_inst|Add0~17 ))))

	.clk(gnd),
	.dataa(\ad_ctrl_inst|i [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad_ctrl_inst|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ad_ctrl_inst|Add0~22 ),
	.cout1(\ad_ctrl_inst|Add0~22COUT1_42 ));
// synopsys translate_off
defparam \ad_ctrl_inst|Add0~20 .cin_used = "true";
defparam \ad_ctrl_inst|Add0~20 .lut_mask = "a50a";
defparam \ad_ctrl_inst|Add0~20 .operation_mode = "arithmetic";
defparam \ad_ctrl_inst|Add0~20 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Add0~20 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Add0~20 .sum_lutc_input = "cin";
defparam \ad_ctrl_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \ad_ctrl_inst|Add0~25 (
// Equation(s):
// \ad_ctrl_inst|Add0~25_combout  = \ad_ctrl_inst|i [5] $ (((((!\ad_ctrl_inst|Add0~17  & \ad_ctrl_inst|Add0~22 ) # (\ad_ctrl_inst|Add0~17  & \ad_ctrl_inst|Add0~22COUT1_42 )))))

	.clk(gnd),
	.dataa(\ad_ctrl_inst|i [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad_ctrl_inst|Add0~17 ),
	.cin0(\ad_ctrl_inst|Add0~22 ),
	.cin1(\ad_ctrl_inst|Add0~22COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|Add0~25 .cin0_used = "true";
defparam \ad_ctrl_inst|Add0~25 .cin1_used = "true";
defparam \ad_ctrl_inst|Add0~25 .cin_used = "true";
defparam \ad_ctrl_inst|Add0~25 .lut_mask = "5a5a";
defparam \ad_ctrl_inst|Add0~25 .operation_mode = "normal";
defparam \ad_ctrl_inst|Add0~25 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Add0~25 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Add0~25 .sum_lutc_input = "cin";
defparam \ad_ctrl_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \ad_ctrl_inst|i[5] (
// Equation(s):
// \ad_ctrl_inst|Selector3~0  = (\ad_ctrl_inst|state.READ_CH2~regout  & (!\ad_ctrl_inst|i [4] & (!B1_i[5] & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|i [5] = DFFEAS(\ad_ctrl_inst|Selector3~0 , GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.READ_CH1~regout , \ad_ctrl_inst|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|state.READ_CH2~regout ),
	.datab(\ad_ctrl_inst|i [4]),
	.datac(\ad_ctrl_inst|Add0~25_combout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ctrl_inst|state.READ_CH1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector3~0 ),
	.regout(\ad_ctrl_inst|i [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|i[5] .lut_mask = "0200";
defparam \ad_ctrl_inst|i[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|i[5] .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|i[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|i[5] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|i[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \ad_ctrl_inst|state.READ_CH5 (
// Equation(s):
// \ad_ctrl_inst|Selector6~0  = (!\ad_ctrl_inst|i [5] & (!\ad_ctrl_inst|i [4] & (B1_state.READ_CH5 & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|state.READ_CH5~regout  = DFFEAS(\ad_ctrl_inst|Selector6~0 , GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Equal0~1 , \ad_ctrl_inst|state.READ_CH4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [5]),
	.datab(\ad_ctrl_inst|i [4]),
	.datac(\ad_ctrl_inst|state.READ_CH4~regout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Equal0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector6~0 ),
	.regout(\ad_ctrl_inst|state.READ_CH5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH5 .lut_mask = "1000";
defparam \ad_ctrl_inst|state.READ_CH5 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH5 .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|state.READ_CH5 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH5 .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|state.READ_CH5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \ad_ctrl_inst|state.READ_CH3 (
// Equation(s):
// \ad_ctrl_inst|Selector4~0  = (!\ad_ctrl_inst|i [5] & (!\ad_ctrl_inst|i [4] & (B1_state.READ_CH3 & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|state.READ_CH3~regout  = DFFEAS(\ad_ctrl_inst|Selector4~0 , GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Equal0~1 , \ad_ctrl_inst|state.READ_CH2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [5]),
	.datab(\ad_ctrl_inst|i [4]),
	.datac(\ad_ctrl_inst|state.READ_CH2~regout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Equal0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector4~0 ),
	.regout(\ad_ctrl_inst|state.READ_CH3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH3 .lut_mask = "1000";
defparam \ad_ctrl_inst|state.READ_CH3 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH3 .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|state.READ_CH3 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH3 .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|state.READ_CH3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \ad_ctrl_inst|state.READ_CH4 (
// Equation(s):
// \ad_ctrl_inst|Selector9~2  = ((\ad_ctrl_inst|state.READ_CH5~regout ) # ((B1_state.READ_CH4)))
// \ad_ctrl_inst|state.READ_CH4~regout  = DFFEAS(\ad_ctrl_inst|Selector9~2 , GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Equal0~1 , \ad_ctrl_inst|state.READ_CH3~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad_ctrl_inst|state.READ_CH5~regout ),
	.datac(\ad_ctrl_inst|state.READ_CH3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Equal0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector9~2 ),
	.regout(\ad_ctrl_inst|state.READ_CH4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH4 .lut_mask = "fcfc";
defparam \ad_ctrl_inst|state.READ_CH4 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH4 .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|state.READ_CH4 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH4 .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|state.READ_CH4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \ad_ctrl_inst|i[4] (
// Equation(s):
// \ad_ctrl_inst|Selector5~0  = (\ad_ctrl_inst|state.READ_CH4~regout  & (!\ad_ctrl_inst|i [5] & (!B1_i[4] & \ad_ctrl_inst|Equal0~0 )))
// \ad_ctrl_inst|i [4] = DFFEAS(\ad_ctrl_inst|Selector5~0 , GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.READ_CH1~regout , \ad_ctrl_inst|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|state.READ_CH4~regout ),
	.datab(\ad_ctrl_inst|i [5]),
	.datac(\ad_ctrl_inst|Add0~20_combout ),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ctrl_inst|state.READ_CH1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector5~0 ),
	.regout(\ad_ctrl_inst|i [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|i[4] .lut_mask = "0200";
defparam \ad_ctrl_inst|i[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|i[4] .output_mode = "reg_and_comb";
defparam \ad_ctrl_inst|i[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|i[4] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|i[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \ad_ctrl_inst|state.READ_CH1 (
// Equation(s):
// \ad_ctrl_inst|state.READ_CH1~regout  = DFFEAS((!\ad_ctrl_inst|i [4] & (!\ad_ctrl_inst|state.AD_CONV~regout  & (!\ad_ctrl_inst|i [5] & \ad_ctrl_inst|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|i [4]),
	.datab(\ad_ctrl_inst|state.AD_CONV~regout ),
	.datac(\ad_ctrl_inst|i [5]),
	.datad(\ad_ctrl_inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|state.READ_CH1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|state.READ_CH1 .lut_mask = "0100";
defparam \ad_ctrl_inst|state.READ_CH1 .operation_mode = "normal";
defparam \ad_ctrl_inst|state.READ_CH1 .output_mode = "reg_only";
defparam \ad_ctrl_inst|state.READ_CH1 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|state.READ_CH1 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|state.READ_CH1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \ad_ctrl_inst|Selector9~0 (
// Equation(s):
// \ad_ctrl_inst|Selector9~0_combout  = ((!\ad_first_data~combout  & (\ad_ctrl_inst|state.READ_CH1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad_first_data~combout ),
	.datac(\ad_ctrl_inst|state.READ_CH1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|Selector9~0 .lut_mask = "3030";
defparam \ad_ctrl_inst|Selector9~0 .operation_mode = "normal";
defparam \ad_ctrl_inst|Selector9~0 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Selector9~0 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Selector9~0 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \ad_ctrl_inst|Selector9~1 (
// Equation(s):
// \ad_ctrl_inst|Selector9~1_combout  = (\ad_ctrl_inst|state.READ_CH2~regout ) # ((\ad_ctrl_inst|state.READ_CH3~regout ) # ((\ad_ctrl_inst|ad_rd~regout  & !\ad_ctrl_inst|state.AD_CONV~regout )))

	.clk(gnd),
	.dataa(\ad_ctrl_inst|ad_rd~regout ),
	.datab(\ad_ctrl_inst|state.AD_CONV~regout ),
	.datac(\ad_ctrl_inst|state.READ_CH2~regout ),
	.datad(\ad_ctrl_inst|state.READ_CH3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|Selector9~1 .lut_mask = "fff2";
defparam \ad_ctrl_inst|Selector9~1 .operation_mode = "normal";
defparam \ad_ctrl_inst|Selector9~1 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Selector9~1 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Selector9~1 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \ad_ctrl_inst|Selector9~3 (
// Equation(s):
// \ad_ctrl_inst|Selector9~3_combout  = (\ad_ctrl_inst|state.READ_CH7~regout ) # ((\ad_ctrl_inst|state.READ_CH8~regout ) # ((\ad_ctrl_inst|state.READ_CH6~regout ) # (\ad_ctrl_inst|Selector9~2 )))

	.clk(gnd),
	.dataa(\ad_ctrl_inst|state.READ_CH7~regout ),
	.datab(\ad_ctrl_inst|state.READ_CH8~regout ),
	.datac(\ad_ctrl_inst|state.READ_CH6~regout ),
	.datad(\ad_ctrl_inst|Selector9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|Selector9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|Selector9~3 .lut_mask = "fffe";
defparam \ad_ctrl_inst|Selector9~3 .operation_mode = "normal";
defparam \ad_ctrl_inst|Selector9~3 .output_mode = "comb_only";
defparam \ad_ctrl_inst|Selector9~3 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|Selector9~3 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|Selector9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \ad_ctrl_inst|ad_rd (
// Equation(s):
// \ad_ctrl_inst|ad_rd~regout  = DFFEAS((\ad_ctrl_inst|Selector9~0_combout ) # ((!\ad_ctrl_inst|Equal0~1  & ((\ad_ctrl_inst|Selector9~1_combout ) # (\ad_ctrl_inst|Selector9~3_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|Selector9~0_combout ),
	.datab(\ad_ctrl_inst|Selector9~1_combout ),
	.datac(\ad_ctrl_inst|Equal0~1 ),
	.datad(\ad_ctrl_inst|Selector9~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_rd~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_rd .lut_mask = "afae";
defparam \ad_ctrl_inst|ad_rd .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_rd .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_rd .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_rd .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_rd .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_convsta (
// Equation(s):
// \ad_ctrl_inst|ad_convsta~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad_ctrl_inst|state.AD_CONV~regout , \ad_ctrl_inst|Equal0~1 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_ctrl_inst|Equal0~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ctrl_inst|state.AD_CONV~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_convsta~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_convsta .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_convsta .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_convsta .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_convsta .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_convsta .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_convsta .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \mcu_bus_inst|data_regs54[0]~11 (
// Equation(s):
// \mcu_bus_inst|data_regs54[0]~11_combout  = (\ALE~combout  & (!\mcu_bus_inst|Decoder0~3_combout  & (!\mcu_bus_inst|Decoder0~2_combout  & !\WR~combout )))

	.clk(gnd),
	.dataa(\ALE~combout ),
	.datab(\mcu_bus_inst|Decoder0~3_combout ),
	.datac(\mcu_bus_inst|Decoder0~2_combout ),
	.datad(\WR~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[0]~11 .lut_mask = "0002";
defparam \mcu_bus_inst|data_regs54[0]~11 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[0]~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[0]~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[0]~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \mcu_bus_inst|data_regs54[0]~0 (
// Equation(s):
// \mcu_bus_inst|data_regs54[0]~0_combout  = ((\mcu_bus_inst|data_regs54[0]~11_combout  & (\DB[0]~0 )) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & ((\mcu_bus_inst|data_regs54[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.datad(\mcu_bus_inst|data_regs54[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[0]~0 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs54[0]~0 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[0]~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[0]~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[0]~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \mcu_bus_inst|check_regs[0]~0 (
// Equation(s):
// \mcu_bus_inst|check_regs[0]~0_combout  = (\ALE~combout  & (((\mcu_bus_inst|Decoder0~2_combout  & !\WR~combout ))))

	.clk(gnd),
	.dataa(\ALE~combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|Decoder0~2_combout ),
	.datad(\WR~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[0]~0 .lut_mask = "00a0";
defparam \mcu_bus_inst|check_regs[0]~0 .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[0]~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[0]~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[0]~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \mcu_bus_inst|check_regs[0] (
// Equation(s):
// \mcu_bus_inst|check_regs [0] = ((\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[0]~0 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & ((\mcu_bus_inst|check_regs [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datad(\mcu_bus_inst|check_regs [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[0] .lut_mask = "cfc0";
defparam \mcu_bus_inst|check_regs[0] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[0] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[0] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[0] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \mcu_bus_inst|Selector0~0 (
// Equation(s):
// \mcu_bus_inst|Selector0~0_combout  = ((\mcu_bus_inst|address [7]) # ((\mcu_bus_inst|address [2] & \mcu_bus_inst|address [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\mcu_bus_inst|address [6]),
	.datad(\mcu_bus_inst|address [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~0 .lut_mask = "ffc0";
defparam \mcu_bus_inst|Selector0~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \mcu_bus_inst|data_regs52[0]~11 (
// Equation(s):
// \mcu_bus_inst|data_regs52[0]~11_combout  = (\mcu_bus_inst|data_regs54[0]~10_combout  & ((\mcu_bus_inst|address [1]) # ((\mcu_bus_inst|address [0]) # (!\mcu_bus_inst|Decoder0~4_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|Decoder0~4_combout ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|data_regs54[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[0]~11 .lut_mask = "fb00";
defparam \mcu_bus_inst|data_regs52[0]~11 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[0]~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[0]~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[0]~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \mcu_bus_inst|data_regs52[0]~10 (
// Equation(s):
// \mcu_bus_inst|data_regs52[0]~10_combout  = (\mcu_bus_inst|data_regs52[0]~11_combout  & (((!\mcu_bus_inst|Decoder0~3_combout ) # (!\mcu_bus_inst|address [0]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs52[0]~11_combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[0]~10 .lut_mask = "0aaa";
defparam \mcu_bus_inst|data_regs52[0]~10 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[0]~10 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[0]~10 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[0]~10 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \mcu_bus_inst|data_regs52[0]~0 (
// Equation(s):
// \mcu_bus_inst|data_regs52[0]~0_combout  = ((\mcu_bus_inst|data_regs52[0]~10_combout  & (\DB[0]~0 )) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & ((\mcu_bus_inst|data_regs52[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datad(\mcu_bus_inst|data_regs52[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[0]~0 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs52[0]~0 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[0]~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[0]~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[0]~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \mcu_bus_inst|data_regs50[0]~3 (
// Equation(s):
// \mcu_bus_inst|data_regs50[0]~3_combout  = (\mcu_bus_inst|data_regs50[0]$latch~combout ) # (((!\mcu_bus_inst|data_regs50[0]_1072~combout )))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs50[0]$latch~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[0]~3 .lut_mask = "aaff";
defparam \mcu_bus_inst|data_regs50[0]~3 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[0]~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[0]~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[0]~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \mcu_bus_inst|data_regs51[0]~8 (
// Equation(s):
// \mcu_bus_inst|data_regs51[0]~8_combout  = (\mcu_bus_inst|data_regs52[0]~11_combout  & (((!\mcu_bus_inst|Decoder0~3_combout ) # (!\mcu_bus_inst|address [1]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs52[0]~11_combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[0]~8 .lut_mask = "0aaa";
defparam \mcu_bus_inst|data_regs51[0]~8 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[0]~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[0]~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[0]~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \mcu_bus_inst|data_regs51[0]~0 (
// Equation(s):
// \mcu_bus_inst|data_regs51[0]~0_combout  = ((\mcu_bus_inst|data_regs51[0]~8_combout  & (\DB[0]~0 )) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & ((\mcu_bus_inst|data_regs51[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs51[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[0]~0 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs51[0]~0 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[0]~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[0]~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[0]~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \mcu_bus_inst|Selector0~1 (
// Equation(s):
// \mcu_bus_inst|Selector0~1_combout  = (\mcu_bus_inst|address [1] & (\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & ((\mcu_bus_inst|data_regs51[0]~0_combout ))) # (!\mcu_bus_inst|address [0] & 
// (\mcu_bus_inst|data_regs50[0]~3_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|data_regs50[0]~3_combout ),
	.datad(\mcu_bus_inst|data_regs51[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~1 .lut_mask = "dc98";
defparam \mcu_bus_inst|Selector0~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \mcu_bus_inst|data_regs53[0]~8 (
// Equation(s):
// \mcu_bus_inst|data_regs53[0]~8_combout  = (\mcu_bus_inst|data_regs52[0]~11_combout  & ((\mcu_bus_inst|address [1] $ (!\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|Decoder0~3_combout )))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|data_regs52[0]~11_combout ),
	.datad(\mcu_bus_inst|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[0]~8 .lut_mask = "90f0";
defparam \mcu_bus_inst|data_regs53[0]~8 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[0]~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[0]~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[0]~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \mcu_bus_inst|data_regs53[0]~0 (
// Equation(s):
// \mcu_bus_inst|data_regs53[0]~0_combout  = ((\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[0]~0 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & ((\mcu_bus_inst|data_regs53[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[0]~0 ),
	.datac(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs53[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[0]~0 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs53[0]~0 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[0]~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[0]~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[0]~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \mcu_bus_inst|Selector0~2 (
// Equation(s):
// \mcu_bus_inst|Selector0~2_combout  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector0~1_combout  & ((\mcu_bus_inst|data_regs53[0]~0_combout ))) # (!\mcu_bus_inst|Selector0~1_combout  & (\mcu_bus_inst|data_regs52[0]~0_combout )))) # 
// (!\mcu_bus_inst|address [1] & (((\mcu_bus_inst|Selector0~1_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|data_regs52[0]~0_combout ),
	.datac(\mcu_bus_inst|Selector0~1_combout ),
	.datad(\mcu_bus_inst|data_regs53[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~2 .lut_mask = "f858";
defparam \mcu_bus_inst|Selector0~2 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \mcu_bus_inst|Selector0~3 (
// Equation(s):
// \mcu_bus_inst|Selector0~3_combout  = ((!\mcu_bus_inst|address [7] & ((\mcu_bus_inst|address [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|address [7]),
	.datac(vcc),
	.datad(\mcu_bus_inst|address [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~3 .lut_mask = "3300";
defparam \mcu_bus_inst|Selector0~3 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [0]),
	.padio(ad_data[0]));
// synopsys translate_off
defparam \ad_data[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \ad_ctrl_inst|ad_ch7[0] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [0] = DFFEAS((((\ad_data~combout [0]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[0] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[0] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[0] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch1[0]~0 (
// Equation(s):
// \ad_ctrl_inst|ad_ch1[0]~0_combout  = ((\ad_first_data~combout  & (\ad_ctrl_inst|state.READ_CH1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad_first_data~combout ),
	.datac(\ad_ctrl_inst|state.READ_CH1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[0]~0 .lut_mask = "c0c0";
defparam \ad_ctrl_inst|ad_ch1[0]~0 .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[0]~0 .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch1[0]~0 .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[0]~0 .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \ad_ctrl_inst|ad_ch1[0] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[0] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[0] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[0] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \ad_ctrl_inst|ad_ch3[0] (
// Equation(s):
// \mcu_bus_inst|Selector0~8  = (\mcu_bus_inst|address [2] & (((B1_ad_ch3[0]) # (\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & (\ad_ctrl_inst|ad_ch1 [0] & ((!\mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch1 [0]),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [0]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~8 ),
	.regout(\ad_ctrl_inst|ad_ch3 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[0] .lut_mask = "cce2";
defparam \ad_ctrl_inst|ad_ch3[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[0] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[0] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch5[0] (
// Equation(s):
// \mcu_bus_inst|Selector0~9  = (\mcu_bus_inst|Selector0~8  & ((\ad_ctrl_inst|ad_ch7 [0]) # ((!\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|Selector0~8  & (((B1_ad_ch5[0] & \mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch7 [0]),
	.datab(\mcu_bus_inst|Selector0~8 ),
	.datac(\ad_data~combout [0]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~9 ),
	.regout(\ad_ctrl_inst|ad_ch5 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[0] .lut_mask = "b8cc";
defparam \ad_ctrl_inst|ad_ch5[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[0] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[0] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [8]),
	.padio(ad_data[8]));
// synopsys translate_off
defparam \ad_data[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \ad_ctrl_inst|ad_ch7[8] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [8] = DFFEAS((((\ad_data~combout [8]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[8] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[8] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[8] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_ch1[8] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[8] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[8] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[8] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \ad_ctrl_inst|ad_ch5[8] (
// Equation(s):
// \mcu_bus_inst|Selector0~6  = (\mcu_bus_inst|address [2] & (((\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & ((B1_ad_ch5[8]))) # (!\mcu_bus_inst|address [3] & (\ad_ctrl_inst|ad_ch1 [8]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch1 [8]),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [8]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~6 ),
	.regout(\ad_ctrl_inst|ad_ch5 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[8] .lut_mask = "fc22";
defparam \ad_ctrl_inst|ad_ch5[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[8] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[8] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \ad_ctrl_inst|ad_ch3[8] (
// Equation(s):
// \mcu_bus_inst|Selector0~7  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector0~6  & (\ad_ctrl_inst|ad_ch7 [8])) # (!\mcu_bus_inst|Selector0~6  & ((B1_ad_ch3[8]))))) # (!\mcu_bus_inst|address [2] & (((\mcu_bus_inst|Selector0~6 ))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch7 [8]),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [8]),
	.datad(\mcu_bus_inst|Selector0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~7 ),
	.regout(\ad_ctrl_inst|ad_ch3 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[8] .lut_mask = "bbc0";
defparam \ad_ctrl_inst|ad_ch3[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[8] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[8] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \mcu_bus_inst|Selector0~10 (
// Equation(s):
// \mcu_bus_inst|Selector0~10_combout  = (\mcu_bus_inst|address [1] & (\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector0~7 ))) # (!\mcu_bus_inst|address [0] & (\mcu_bus_inst|Selector0~9 ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|Selector0~9 ),
	.datad(\mcu_bus_inst|Selector0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~10 .lut_mask = "dc98";
defparam \mcu_bus_inst|Selector0~10 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~10 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~10 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~10 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \ad_ctrl_inst|ad_ch2[8] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[8] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[8] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[8] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \ad_ctrl_inst|ad_ch6[8] (
// Equation(s):
// \mcu_bus_inst|Selector0~11  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch6[8])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [8])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [8]),
	.datad(\ad_ctrl_inst|ad_ch2 [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~11 ),
	.regout(\ad_ctrl_inst|ad_ch6 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[8] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch6[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[8] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[8] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \ad_ctrl_inst|ad_ch8[8] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[8] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[8] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[8] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \ad_ctrl_inst|ad_ch4[8] (
// Equation(s):
// \mcu_bus_inst|Selector0~12  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector0~11  & ((\ad_ctrl_inst|ad_ch8 [8]))) # (!\mcu_bus_inst|Selector0~11  & (B1_ad_ch4[8])))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector0~11 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|Selector0~11 ),
	.datac(\ad_data~combout [8]),
	.datad(\ad_ctrl_inst|ad_ch8 [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~12 ),
	.regout(\ad_ctrl_inst|ad_ch4 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[8] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch4[8] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[8] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[8] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[8] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \ad_ctrl_inst|ad_ch2[0] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[0] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[0] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[0] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \ad_ctrl_inst|ad_ch4[0] (
// Equation(s):
// \mcu_bus_inst|Selector0~4  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3]) # ((B1_ad_ch4[0])))) # (!\mcu_bus_inst|address [2] & (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [0]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [0]),
	.datad(\ad_ctrl_inst|ad_ch2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~4 ),
	.regout(\ad_ctrl_inst|ad_ch4 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[0] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch4[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[0] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[0] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \ad_ctrl_inst|ad_ch8[0] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [0] = DFFEAS((((\ad_data~combout [0]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[0] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch8[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[0] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[0] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch6[0] (
// Equation(s):
// \mcu_bus_inst|Selector0~5  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector0~4  & ((\ad_ctrl_inst|ad_ch8 [0]))) # (!\mcu_bus_inst|Selector0~4  & (B1_ad_ch6[0])))) # (!\mcu_bus_inst|address [3] & (\mcu_bus_inst|Selector0~4 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [3]),
	.datab(\mcu_bus_inst|Selector0~4 ),
	.datac(\ad_data~combout [0]),
	.datad(\ad_ctrl_inst|ad_ch8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~5 ),
	.regout(\ad_ctrl_inst|ad_ch6 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[0] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch6[0] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[0] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[0] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[0] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \mcu_bus_inst|Selector0~13 (
// Equation(s):
// \mcu_bus_inst|Selector0~13_combout  = (\mcu_bus_inst|Selector0~10_combout  & ((\mcu_bus_inst|Selector0~12 ) # ((!\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|Selector0~10_combout  & (((\mcu_bus_inst|address [1] & \mcu_bus_inst|Selector0~5 ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~10_combout ),
	.datab(\mcu_bus_inst|Selector0~12 ),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|Selector0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~13 .lut_mask = "da8a";
defparam \mcu_bus_inst|Selector0~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \mcu_bus_inst|Selector0~14 (
// Equation(s):
// \mcu_bus_inst|Selector0~14_combout  = (\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector0~2_combout ) # ((\mcu_bus_inst|Selector0~0_combout )))) # (!\mcu_bus_inst|Selector0~3_combout  & (((!\mcu_bus_inst|Selector0~0_combout  & 
// \mcu_bus_inst|Selector0~13_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~2_combout ),
	.datab(\mcu_bus_inst|Selector0~3_combout ),
	.datac(\mcu_bus_inst|Selector0~0_combout ),
	.datad(\mcu_bus_inst|Selector0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~14 .lut_mask = "cbc8";
defparam \mcu_bus_inst|Selector0~14 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~14 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~14 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~14 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \mcu_bus_inst|Selector0~15 (
// Equation(s):
// \mcu_bus_inst|Selector0~15_combout  = (\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|Selector0~14_combout  & (\mcu_bus_inst|data_regs54[0]~0_combout )) # (!\mcu_bus_inst|Selector0~14_combout  & ((\mcu_bus_inst|check_regs [0]))))) # 
// (!\mcu_bus_inst|Selector0~0_combout  & (((\mcu_bus_inst|Selector0~14_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs54[0]~0_combout ),
	.datab(\mcu_bus_inst|check_regs [0]),
	.datac(\mcu_bus_inst|Selector0~0_combout ),
	.datad(\mcu_bus_inst|Selector0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector0~15 .lut_mask = "afc0";
defparam \mcu_bus_inst|Selector0~15 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector0~15 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector0~15 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector0~15 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector0~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RD~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RD~combout ),
	.padio(RD));
// synopsys translate_off
defparam \RD~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \mcu_bus_inst|always1~0 (
// Equation(s):
// \mcu_bus_inst|always1~0_combout  = (((!\RD~combout  & \ALE~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RD~combout ),
	.datad(\ALE~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|always1~0 .lut_mask = "0f00";
defparam \mcu_bus_inst|always1~0 .operation_mode = "normal";
defparam \mcu_bus_inst|always1~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|always1~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|always1~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \mcu_bus_inst|data_out[0] (
// Equation(s):
// \mcu_bus_inst|data_out [0] = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector0~15_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out [0]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~15_combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[0] .lut_mask = "afa0";
defparam \mcu_bus_inst|data_out[0] .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[0] .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[0] .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[0] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \mcu_bus_inst|WideOr10~0 (
// Equation(s):
// \mcu_bus_inst|WideOr10~0_combout  = (\mcu_bus_inst|Decoder0~2_combout ) # ((\mcu_bus_inst|WideOr0~0_combout  & ((!\mcu_bus_inst|address [6]) # (!\mcu_bus_inst|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|WideOr0~0_combout ),
	.datab(\mcu_bus_inst|WideOr0~1_combout ),
	.datac(\mcu_bus_inst|Decoder0~2_combout ),
	.datad(\mcu_bus_inst|address [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|WideOr10~0 .lut_mask = "f2fa";
defparam \mcu_bus_inst|WideOr10~0 .operation_mode = "normal";
defparam \mcu_bus_inst|WideOr10~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|WideOr10~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|WideOr10~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \mcu_bus_inst|data_out[0]_364 (
// Equation(s):
// \mcu_bus_inst|data_out[0]_364~combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|WideOr10~0_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[0]_364~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|WideOr10~0_combout ),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[0]_364~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[0]_364~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[0]_364 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_out[0]_364 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[0]_364 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[0]_364 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[0]_364 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[0]_364 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \mcu_bus_inst|comb~0 (
// Equation(s):
// \mcu_bus_inst|comb~0_combout  = (((!\WR~combout ) # (!\ALE~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ALE~combout ),
	.datad(\WR~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|comb~0 .lut_mask = "0fff";
defparam \mcu_bus_inst|comb~0 .operation_mode = "normal";
defparam \mcu_bus_inst|comb~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|comb~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|comb~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \mcu_bus_inst|DB_tristate (
// Equation(s):
// \mcu_bus_inst|DB_tristate~combout  = ((!\mcu_bus_inst|comb~0_combout  & ((\mcu_bus_inst|DB_tristate~combout ) # (!\RD~combout ))))

	.clk(gnd),
	.dataa(\RD~combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|comb~0_combout ),
	.datad(\mcu_bus_inst|DB_tristate~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|DB_tristate~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|DB_tristate .lut_mask = "0f05";
defparam \mcu_bus_inst|DB_tristate .operation_mode = "normal";
defparam \mcu_bus_inst|DB_tristate .output_mode = "comb_only";
defparam \mcu_bus_inst|DB_tristate .register_cascade_mode = "off";
defparam \mcu_bus_inst|DB_tristate .sum_lutc_input = "datac";
defparam \mcu_bus_inst|DB_tristate .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \mcu_bus_inst|data_out[0]~8 (
// Equation(s):
// \mcu_bus_inst|data_out[0]~8_combout  = (\mcu_bus_inst|data_out[0]_364~combout  & (((\mcu_bus_inst|DB_tristate~combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_out[0]_364~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mcu_bus_inst|DB_tristate~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[0]~8 .lut_mask = "aa00";
defparam \mcu_bus_inst|data_out[0]~8 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[0]~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[0]~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[0]~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \mcu_bus_inst|data_regs54[1]~1 (
// Equation(s):
// \mcu_bus_inst|data_regs54[1]~1_combout  = (\mcu_bus_inst|data_regs54[0]~11_combout  & (\DB[1]~1 )) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & (((\mcu_bus_inst|data_regs54[1]~1_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.datab(\DB[1]~1 ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs54[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[1]~1 .lut_mask = "dd88";
defparam \mcu_bus_inst|data_regs54[1]~1 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[1]~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[1]~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[1]~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \mcu_bus_inst|check_regs[1] (
// Equation(s):
// \mcu_bus_inst|check_regs [1] = ((\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[1]~1 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & ((\mcu_bus_inst|check_regs [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[1]~1 ),
	.datac(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datad(\mcu_bus_inst|check_regs [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[1] .lut_mask = "cfc0";
defparam \mcu_bus_inst|check_regs[1] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[1] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[1] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[1] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [1]),
	.padio(ad_data[1]));
// synopsys translate_off
defparam \ad_data[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \ad_ctrl_inst|ad_ch1[1] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [1] = DFFEAS((((\ad_data~combout [1]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[1] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch1[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[1] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[1] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \ad_ctrl_inst|ad_ch3[1] (
// Equation(s):
// \mcu_bus_inst|Selector2~6  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3]) # ((B1_ad_ch3[1])))) # (!\mcu_bus_inst|address [2] & (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch1 [1]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [1]),
	.datad(\ad_ctrl_inst|ad_ch1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~6 ),
	.regout(\ad_ctrl_inst|ad_ch3 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[1] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch3[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[1] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[1] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \ad_ctrl_inst|ad_ch7[1] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , \ad_data~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[1] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch7[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[1] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[1] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch5[1] (
// Equation(s):
// \mcu_bus_inst|Selector2~7  = (\mcu_bus_inst|Selector2~6  & ((\ad_ctrl_inst|ad_ch7 [1]) # ((!\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|Selector2~6  & (((B1_ad_ch5[1] & \mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector2~6 ),
	.datab(\ad_ctrl_inst|ad_ch7 [1]),
	.datac(\ad_data~combout [1]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~7 ),
	.regout(\ad_ctrl_inst|ad_ch5 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[1] .lut_mask = "d8aa";
defparam \ad_ctrl_inst|ad_ch5[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[1] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[1] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \ad_ctrl_inst|ad_ch8[1] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[1] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[1] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[1] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \ad_ctrl_inst|ad_ch2[1] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[1] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[1] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[1] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \ad_ctrl_inst|ad_ch4[1] (
// Equation(s):
// \mcu_bus_inst|Selector2~4  = (\mcu_bus_inst|address [2] & (((B1_ad_ch4[1]) # (\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & (\ad_ctrl_inst|ad_ch2 [1] & ((!\mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\ad_ctrl_inst|ad_ch2 [1]),
	.datac(\ad_data~combout [1]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~4 ),
	.regout(\ad_ctrl_inst|ad_ch4 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[1] .lut_mask = "aae4";
defparam \ad_ctrl_inst|ad_ch4[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[1] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[1] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \ad_ctrl_inst|ad_ch6[1] (
// Equation(s):
// \mcu_bus_inst|Selector2~5  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector2~4  & (\ad_ctrl_inst|ad_ch8 [1])) # (!\mcu_bus_inst|Selector2~4  & ((B1_ad_ch6[1]))))) # (!\mcu_bus_inst|address [3] & (((\mcu_bus_inst|Selector2~4 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [3]),
	.datab(\ad_ctrl_inst|ad_ch8 [1]),
	.datac(\ad_data~combout [1]),
	.datad(\mcu_bus_inst|Selector2~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~5 ),
	.regout(\ad_ctrl_inst|ad_ch6 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[1] .lut_mask = "dda0";
defparam \ad_ctrl_inst|ad_ch6[1] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[1] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[1] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[1] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \mcu_bus_inst|Selector2~8 (
// Equation(s):
// \mcu_bus_inst|Selector2~8_combout  = (\mcu_bus_inst|address [0] & (((\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector2~5 ))) # (!\mcu_bus_inst|address [1] & (\mcu_bus_inst|Selector2~7 
// ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector2~7 ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|Selector2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector2~8 .lut_mask = "f2c2";
defparam \mcu_bus_inst|Selector2~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector2~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector2~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector2~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector2~8 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [9]),
	.padio(ad_data[9]));
// synopsys translate_off
defparam \ad_data[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_ch2[9] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[9] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[9] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[9] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \ad_ctrl_inst|ad_ch6[9] (
// Equation(s):
// \mcu_bus_inst|Selector2~9  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch6[9])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [9])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [9]),
	.datad(\ad_ctrl_inst|ad_ch2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~9 ),
	.regout(\ad_ctrl_inst|ad_ch6 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[9] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch6[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[9] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[9] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \ad_ctrl_inst|ad_ch8[9] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[9] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[9] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[9] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \ad_ctrl_inst|ad_ch4[9] (
// Equation(s):
// \mcu_bus_inst|Selector2~10  = (\mcu_bus_inst|Selector2~9  & (((\ad_ctrl_inst|ad_ch8 [9])) # (!\mcu_bus_inst|address [2]))) # (!\mcu_bus_inst|Selector2~9  & (\mcu_bus_inst|address [2] & (B1_ad_ch4[9])))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector2~9 ),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [9]),
	.datad(\ad_ctrl_inst|ad_ch8 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~10 ),
	.regout(\ad_ctrl_inst|ad_ch4 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[9] .lut_mask = "ea62";
defparam \ad_ctrl_inst|ad_ch4[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[9] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[9] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch1[9] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[9] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[9] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[9] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \ad_ctrl_inst|ad_ch5[9] (
// Equation(s):
// \mcu_bus_inst|Selector2~2  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch5[9])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch1 [9])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [9]),
	.datad(\ad_ctrl_inst|ad_ch1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~2 ),
	.regout(\ad_ctrl_inst|ad_ch5 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[9] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch5[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[9] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[9] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch7[9] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , \ad_data~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[9] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch7[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[9] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[9] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \ad_ctrl_inst|ad_ch3[9] (
// Equation(s):
// \mcu_bus_inst|Selector2~3  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector2~2  & ((\ad_ctrl_inst|ad_ch7 [9]))) # (!\mcu_bus_inst|Selector2~2  & (B1_ad_ch3[9])))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector2~2 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|Selector2~2 ),
	.datac(\ad_data~combout [9]),
	.datad(\ad_ctrl_inst|ad_ch7 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~3 ),
	.regout(\ad_ctrl_inst|ad_ch3 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[9] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch3[9] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[9] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[9] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[9] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \mcu_bus_inst|Selector2~11 (
// Equation(s):
// \mcu_bus_inst|Selector2~11_combout  = (\mcu_bus_inst|Selector2~8_combout  & ((\mcu_bus_inst|Selector2~10 ) # ((!\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|Selector2~8_combout  & (((\mcu_bus_inst|address [0] & \mcu_bus_inst|Selector2~3 ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector2~8_combout ),
	.datab(\mcu_bus_inst|Selector2~10 ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|Selector2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector2~11 .lut_mask = "da8a";
defparam \mcu_bus_inst|Selector2~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector2~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector2~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector2~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector2~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \mcu_bus_inst|Selector2~12 (
// Equation(s):
// \mcu_bus_inst|Selector2~12_combout  = (\mcu_bus_inst|Selector0~3_combout  & (((\mcu_bus_inst|Selector0~0_combout )))) # (!\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector0~0_combout  & (\mcu_bus_inst|check_regs [1])) # 
// (!\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|Selector2~11_combout )))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~3_combout ),
	.datab(\mcu_bus_inst|check_regs [1]),
	.datac(\mcu_bus_inst|Selector2~11_combout ),
	.datad(\mcu_bus_inst|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector2~12 .lut_mask = "ee50";
defparam \mcu_bus_inst|Selector2~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector2~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector2~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector2~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \mcu_bus_inst|data_regs53[1]~1 (
// Equation(s):
// \mcu_bus_inst|data_regs53[1]~1_combout  = (\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[1]~1 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & (((\mcu_bus_inst|data_regs53[1]~1_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datab(\DB[1]~1 ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs53[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[1]~1 .lut_mask = "dd88";
defparam \mcu_bus_inst|data_regs53[1]~1 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[1]~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[1]~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[1]~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \mcu_bus_inst|data_regs51[1]~1 (
// Equation(s):
// \mcu_bus_inst|data_regs51[1]~1_combout  = ((\mcu_bus_inst|data_regs51[0]~8_combout  & (\DB[1]~1 )) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & ((\mcu_bus_inst|data_regs51[1]~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[1]~1 ),
	.datac(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs51[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[1]~1 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs51[1]~1 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[1]~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[1]~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[1]~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \mcu_bus_inst|data_regs52[1]~1 (
// Equation(s):
// \mcu_bus_inst|data_regs52[1]~1_combout  = (\mcu_bus_inst|data_regs52[0]~10_combout  & (\DB[1]~1 )) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & (((\mcu_bus_inst|data_regs52[1]~1_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datab(\DB[1]~1 ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs52[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[1]~1 .lut_mask = "dd88";
defparam \mcu_bus_inst|data_regs52[1]~1 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[1]~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[1]~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[1]~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \mcu_bus_inst|data_regs50[1]~4 (
// Equation(s):
// \mcu_bus_inst|data_regs50[1]~4_combout  = (((\mcu_bus_inst|data_regs50[1]$latch~combout ) # (!\mcu_bus_inst|data_regs50[0]_1072~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.datad(\mcu_bus_inst|data_regs50[1]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[1]~4 .lut_mask = "ff0f";
defparam \mcu_bus_inst|data_regs50[1]~4 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[1]~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[1]~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[1]~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \mcu_bus_inst|Selector2~0 (
// Equation(s):
// \mcu_bus_inst|Selector2~0_combout  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|data_regs52[1]~1_combout ) # ((\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|address [1] & (((!\mcu_bus_inst|address [0] & \mcu_bus_inst|data_regs50[1]~4_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|data_regs52[1]~1_combout ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|data_regs50[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector2~0 .lut_mask = "ada8";
defparam \mcu_bus_inst|Selector2~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector2~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector2~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector2~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \mcu_bus_inst|Selector2~1 (
// Equation(s):
// \mcu_bus_inst|Selector2~1_combout  = (\mcu_bus_inst|Selector2~0_combout  & ((\mcu_bus_inst|data_regs53[1]~1_combout ) # ((!\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|Selector2~0_combout  & (((\mcu_bus_inst|data_regs51[1]~1_combout  & 
// \mcu_bus_inst|address [0]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs53[1]~1_combout ),
	.datab(\mcu_bus_inst|data_regs51[1]~1_combout ),
	.datac(\mcu_bus_inst|Selector2~0_combout ),
	.datad(\mcu_bus_inst|address [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector2~1 .lut_mask = "acf0";
defparam \mcu_bus_inst|Selector2~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector2~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector2~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector2~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \mcu_bus_inst|Selector2~13 (
// Equation(s):
// \mcu_bus_inst|Selector2~13_combout  = (\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector2~12_combout  & (\mcu_bus_inst|data_regs54[1]~1_combout )) # (!\mcu_bus_inst|Selector2~12_combout  & ((\mcu_bus_inst|Selector2~1_combout ))))) # 
// (!\mcu_bus_inst|Selector0~3_combout  & (((\mcu_bus_inst|Selector2~12_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~3_combout ),
	.datab(\mcu_bus_inst|data_regs54[1]~1_combout ),
	.datac(\mcu_bus_inst|Selector2~12_combout ),
	.datad(\mcu_bus_inst|Selector2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector2~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector2~13 .lut_mask = "dad0";
defparam \mcu_bus_inst|Selector2~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector2~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector2~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector2~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector2~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \mcu_bus_inst|data_out[1]~0 (
// Equation(s):
// \mcu_bus_inst|data_out[1]~0_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector2~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[1]~0_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector2~13_combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[1]~0 .lut_mask = "afa0";
defparam \mcu_bus_inst|data_out[1]~0 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[1]~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[1]~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[1]~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \mcu_bus_inst|data_regs54[2]~2 (
// Equation(s):
// \mcu_bus_inst|data_regs54[2]~2_combout  = (\mcu_bus_inst|data_regs54[0]~11_combout  & (\DB[2]~2 )) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & (((\mcu_bus_inst|data_regs54[2]~2_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.datab(\DB[2]~2 ),
	.datac(\mcu_bus_inst|data_regs54[2]~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[2]~2 .lut_mask = "d8d8";
defparam \mcu_bus_inst|data_regs54[2]~2 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[2]~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[2]~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[2]~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \mcu_bus_inst|data_regs53[2]~2 (
// Equation(s):
// \mcu_bus_inst|data_regs53[2]~2_combout  = ((\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[2]~2 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & ((\mcu_bus_inst|data_regs53[2]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datac(\DB[2]~2 ),
	.datad(\mcu_bus_inst|data_regs53[2]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[2]~2 .lut_mask = "f3c0";
defparam \mcu_bus_inst|data_regs53[2]~2 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[2]~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[2]~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[2]~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \mcu_bus_inst|data_regs52[2]~2 (
// Equation(s):
// \mcu_bus_inst|data_regs52[2]~2_combout  = ((\mcu_bus_inst|data_regs52[0]~10_combout  & (\DB[2]~2 )) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & ((\mcu_bus_inst|data_regs52[2]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datac(\DB[2]~2 ),
	.datad(\mcu_bus_inst|data_regs52[2]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[2]~2 .lut_mask = "f3c0";
defparam \mcu_bus_inst|data_regs52[2]~2 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[2]~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[2]~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[2]~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \mcu_bus_inst|data_regs50[2]~5 (
// Equation(s):
// \mcu_bus_inst|data_regs50[2]~5_combout  = ((\mcu_bus_inst|data_regs50[2]$latch~combout ) # ((!\mcu_bus_inst|data_regs50[0]_1072~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs50[2]$latch~combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[2]~5 .lut_mask = "ccff";
defparam \mcu_bus_inst|data_regs50[2]~5 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[2]~5 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[2]~5 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[2]~5 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \mcu_bus_inst|data_regs51[2]~2 (
// Equation(s):
// \mcu_bus_inst|data_regs51[2]~2_combout  = ((\mcu_bus_inst|data_regs51[0]~8_combout  & (\DB[2]~2 )) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & ((\mcu_bus_inst|data_regs51[2]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datac(\DB[2]~2 ),
	.datad(\mcu_bus_inst|data_regs51[2]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[2]~2 .lut_mask = "f3c0";
defparam \mcu_bus_inst|data_regs51[2]~2 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[2]~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[2]~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[2]~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \mcu_bus_inst|Selector4~0 (
// Equation(s):
// \mcu_bus_inst|Selector4~0_combout  = (\mcu_bus_inst|address [1] & (((\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & ((\mcu_bus_inst|data_regs51[2]~2_combout ))) # (!\mcu_bus_inst|address [0] & 
// (\mcu_bus_inst|data_regs50[2]~5_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs50[2]~5_combout ),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|data_regs51[2]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector4~0 .lut_mask = "f2c2";
defparam \mcu_bus_inst|Selector4~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector4~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector4~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector4~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \mcu_bus_inst|Selector4~1 (
// Equation(s):
// \mcu_bus_inst|Selector4~1_combout  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector4~0_combout  & (\mcu_bus_inst|data_regs53[2]~2_combout )) # (!\mcu_bus_inst|Selector4~0_combout  & ((\mcu_bus_inst|data_regs52[2]~2_combout ))))) # 
// (!\mcu_bus_inst|address [1] & (((\mcu_bus_inst|Selector4~0_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs53[2]~2_combout ),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\mcu_bus_inst|data_regs52[2]~2_combout ),
	.datad(\mcu_bus_inst|Selector4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector4~1 .lut_mask = "bbc0";
defparam \mcu_bus_inst|Selector4~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector4~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector4~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector4~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector4~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [2]),
	.padio(ad_data[2]));
// synopsys translate_off
defparam \ad_data[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \ad_ctrl_inst|ad_ch2[2] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[2] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[2] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[2] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch4[2] (
// Equation(s):
// \mcu_bus_inst|Selector4~2  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3]) # ((B1_ad_ch4[2])))) # (!\mcu_bus_inst|address [2] & (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [2]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [2]),
	.datad(\ad_ctrl_inst|ad_ch2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~2 ),
	.regout(\ad_ctrl_inst|ad_ch4 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[2] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch4[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[2] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[2] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \ad_ctrl_inst|ad_ch8[2] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[2] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[2] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[2] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \ad_ctrl_inst|ad_ch6[2] (
// Equation(s):
// \mcu_bus_inst|Selector4~3  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector4~2  & ((\ad_ctrl_inst|ad_ch8 [2]))) # (!\mcu_bus_inst|Selector4~2  & (B1_ad_ch6[2])))) # (!\mcu_bus_inst|address [3] & (\mcu_bus_inst|Selector4~2 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [3]),
	.datab(\mcu_bus_inst|Selector4~2 ),
	.datac(\ad_data~combout [2]),
	.datad(\ad_ctrl_inst|ad_ch8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~3 ),
	.regout(\ad_ctrl_inst|ad_ch6 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[2] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch6[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[2] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[2] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_ch1[2] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[2] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[2] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[2] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \ad_ctrl_inst|ad_ch3[2] (
// Equation(s):
// \mcu_bus_inst|Selector4~6  = (\mcu_bus_inst|address [2] & (((B1_ad_ch3[2]) # (\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & (\ad_ctrl_inst|ad_ch1 [2] & ((!\mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\ad_ctrl_inst|ad_ch1 [2]),
	.datac(\ad_data~combout [2]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~6 ),
	.regout(\ad_ctrl_inst|ad_ch3 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[2] .lut_mask = "aae4";
defparam \ad_ctrl_inst|ad_ch3[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[2] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[2] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \ad_ctrl_inst|ad_ch7[2] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , \ad_data~combout [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[2] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch7[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[2] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[2] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch5[2] (
// Equation(s):
// \mcu_bus_inst|Selector4~7  = (\mcu_bus_inst|Selector4~6  & (((\ad_ctrl_inst|ad_ch7 [2])) # (!\mcu_bus_inst|address [3]))) # (!\mcu_bus_inst|Selector4~6  & (\mcu_bus_inst|address [3] & (B1_ad_ch5[2])))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector4~6 ),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [2]),
	.datad(\ad_ctrl_inst|ad_ch7 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~7 ),
	.regout(\ad_ctrl_inst|ad_ch5 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[2] .lut_mask = "ea62";
defparam \ad_ctrl_inst|ad_ch5[2] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[2] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[2] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[2] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [10]),
	.padio(ad_data[10]));
// synopsys translate_off
defparam \ad_data[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \ad_ctrl_inst|ad_ch1[10] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[10] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[10] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[10] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \ad_ctrl_inst|ad_ch5[10] (
// Equation(s):
// \mcu_bus_inst|Selector4~4  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch5[10])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch1 [10])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [10]),
	.datad(\ad_ctrl_inst|ad_ch1 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~4 ),
	.regout(\ad_ctrl_inst|ad_ch5 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[10] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch5[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[10] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[10] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \ad_ctrl_inst|ad_ch7[10] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [10] = DFFEAS((((\ad_data~combout [10]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[10] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[10] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[10] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \ad_ctrl_inst|ad_ch3[10] (
// Equation(s):
// \mcu_bus_inst|Selector4~5  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector4~4  & ((\ad_ctrl_inst|ad_ch7 [10]))) # (!\mcu_bus_inst|Selector4~4  & (B1_ad_ch3[10])))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector4~4 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|Selector4~4 ),
	.datac(\ad_data~combout [10]),
	.datad(\ad_ctrl_inst|ad_ch7 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~5 ),
	.regout(\ad_ctrl_inst|ad_ch3 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[10] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch3[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[10] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[10] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \mcu_bus_inst|Selector4~8 (
// Equation(s):
// \mcu_bus_inst|Selector4~8_combout  = (\mcu_bus_inst|address [0] & (((\mcu_bus_inst|address [1]) # (\mcu_bus_inst|Selector4~5 )))) # (!\mcu_bus_inst|address [0] & (\mcu_bus_inst|Selector4~7  & (!\mcu_bus_inst|address [1])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector4~7 ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|Selector4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector4~8 .lut_mask = "cec2";
defparam \mcu_bus_inst|Selector4~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector4~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector4~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector4~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \ad_ctrl_inst|ad_ch2[10] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[10] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[10] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[10] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \ad_ctrl_inst|ad_ch6[10] (
// Equation(s):
// \mcu_bus_inst|Selector4~9  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch6[10])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [10])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [10]),
	.datad(\ad_ctrl_inst|ad_ch2 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~9 ),
	.regout(\ad_ctrl_inst|ad_ch6 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[10] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch6[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[10] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[10] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \ad_ctrl_inst|ad_ch8[10] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [10] = DFFEAS((((\ad_data~combout [10]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[10] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch8[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[10] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[10] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \ad_ctrl_inst|ad_ch4[10] (
// Equation(s):
// \mcu_bus_inst|Selector4~10  = (\mcu_bus_inst|Selector4~9  & (((\ad_ctrl_inst|ad_ch8 [10])) # (!\mcu_bus_inst|address [2]))) # (!\mcu_bus_inst|Selector4~9  & (\mcu_bus_inst|address [2] & (B1_ad_ch4[10])))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector4~9 ),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [10]),
	.datad(\ad_ctrl_inst|ad_ch8 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~10 ),
	.regout(\ad_ctrl_inst|ad_ch4 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[10] .lut_mask = "ea62";
defparam \ad_ctrl_inst|ad_ch4[10] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[10] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[10] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[10] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \mcu_bus_inst|Selector4~11 (
// Equation(s):
// \mcu_bus_inst|Selector4~11_combout  = (\mcu_bus_inst|Selector4~8_combout  & (((\mcu_bus_inst|Selector4~10 ) # (!\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|Selector4~8_combout  & (\mcu_bus_inst|Selector4~3  & (\mcu_bus_inst|address [1])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector4~3 ),
	.datab(\mcu_bus_inst|Selector4~8_combout ),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|Selector4~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector4~11 .lut_mask = "ec2c";
defparam \mcu_bus_inst|Selector4~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector4~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector4~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector4~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector4~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \mcu_bus_inst|Selector4~12 (
// Equation(s):
// \mcu_bus_inst|Selector4~12_combout  = (\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector4~1_combout ) # ((\mcu_bus_inst|Selector0~0_combout )))) # (!\mcu_bus_inst|Selector0~3_combout  & (((!\mcu_bus_inst|Selector0~0_combout  & 
// \mcu_bus_inst|Selector4~11_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector4~1_combout ),
	.datab(\mcu_bus_inst|Selector0~3_combout ),
	.datac(\mcu_bus_inst|Selector0~0_combout ),
	.datad(\mcu_bus_inst|Selector4~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector4~12 .lut_mask = "cbc8";
defparam \mcu_bus_inst|Selector4~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector4~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector4~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector4~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \mcu_bus_inst|check_regs[2] (
// Equation(s):
// \mcu_bus_inst|check_regs [2] = (\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[2]~2 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & (((\mcu_bus_inst|check_regs [2]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datab(\DB[2]~2 ),
	.datac(\mcu_bus_inst|check_regs [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[2] .lut_mask = "d8d8";
defparam \mcu_bus_inst|check_regs[2] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[2] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[2] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[2] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \mcu_bus_inst|Selector4~13 (
// Equation(s):
// \mcu_bus_inst|Selector4~13_combout  = (\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|Selector4~12_combout  & (\mcu_bus_inst|data_regs54[2]~2_combout )) # (!\mcu_bus_inst|Selector4~12_combout  & ((\mcu_bus_inst|check_regs [2]))))) # 
// (!\mcu_bus_inst|Selector0~0_combout  & (((\mcu_bus_inst|Selector4~12_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~0_combout ),
	.datab(\mcu_bus_inst|data_regs54[2]~2_combout ),
	.datac(\mcu_bus_inst|Selector4~12_combout ),
	.datad(\mcu_bus_inst|check_regs [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector4~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector4~13 .lut_mask = "dad0";
defparam \mcu_bus_inst|Selector4~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector4~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector4~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector4~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector4~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \mcu_bus_inst|data_out[2]~1 (
// Equation(s):
// \mcu_bus_inst|data_out[2]~1_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector4~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[2]~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|Selector4~13_combout ),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[2]~1 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_out[2]~1 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[2]~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[2]~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[2]~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \mcu_bus_inst|data_regs51[3]~3 (
// Equation(s):
// \mcu_bus_inst|data_regs51[3]~3_combout  = (\mcu_bus_inst|data_regs51[0]~8_combout  & (((\DB[3]~3 )))) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & (((\mcu_bus_inst|data_regs51[3]~3_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datab(vcc),
	.datac(\DB[3]~3 ),
	.datad(\mcu_bus_inst|data_regs51[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[3]~3 .lut_mask = "f5a0";
defparam \mcu_bus_inst|data_regs51[3]~3 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[3]~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[3]~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[3]~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \mcu_bus_inst|data_regs52[3]~3 (
// Equation(s):
// \mcu_bus_inst|data_regs52[3]~3_combout  = (\mcu_bus_inst|data_regs52[0]~10_combout  & (((\DB[3]~3 )))) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & (((\mcu_bus_inst|data_regs52[3]~3_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datab(vcc),
	.datac(\DB[3]~3 ),
	.datad(\mcu_bus_inst|data_regs52[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[3]~3 .lut_mask = "f5a0";
defparam \mcu_bus_inst|data_regs52[3]~3 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[3]~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[3]~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[3]~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \mcu_bus_inst|Selector5~0 (
// Equation(s):
// \mcu_bus_inst|Selector5~0_combout  = (\mcu_bus_inst|address [1] & (((\mcu_bus_inst|address [0]) # (\mcu_bus_inst|data_regs52[3]~3_combout )))) # (!\mcu_bus_inst|address [1] & (\mcu_bus_inst|data_regs50[3]$latch~combout  & (!\mcu_bus_inst|address [0])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|data_regs50[3]$latch~combout ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|data_regs52[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector5~0 .lut_mask = "aea4";
defparam \mcu_bus_inst|Selector5~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector5~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector5~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector5~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \mcu_bus_inst|data_regs53[3]~3 (
// Equation(s):
// \mcu_bus_inst|data_regs53[3]~3_combout  = ((\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[3]~3 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & ((\mcu_bus_inst|data_regs53[3]~3_combout ))))

	.clk(gnd),
	.dataa(\DB[3]~3 ),
	.datab(vcc),
	.datac(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs53[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[3]~3 .lut_mask = "afa0";
defparam \mcu_bus_inst|data_regs53[3]~3 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[3]~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[3]~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[3]~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \mcu_bus_inst|Selector5~1 (
// Equation(s):
// \mcu_bus_inst|Selector5~1_combout  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector5~0_combout  & ((\mcu_bus_inst|data_regs53[3]~3_combout ))) # (!\mcu_bus_inst|Selector5~0_combout  & (\mcu_bus_inst|data_regs51[3]~3_combout )))) # 
// (!\mcu_bus_inst|address [0] & (((\mcu_bus_inst|Selector5~0_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|data_regs51[3]~3_combout ),
	.datac(\mcu_bus_inst|Selector5~0_combout ),
	.datad(\mcu_bus_inst|data_regs53[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector5~1 .lut_mask = "f858";
defparam \mcu_bus_inst|Selector5~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector5~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector5~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector5~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector5~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [11]),
	.padio(ad_data[11]));
// synopsys translate_off
defparam \ad_data[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch8[11] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[11] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[11] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[11] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[11] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [3]),
	.padio(ad_data[3]));
// synopsys translate_off
defparam \ad_data[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \ad_ctrl_inst|ad_ch7[3] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , \ad_data~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[3] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch7[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[3] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[3] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch7[11] (
// Equation(s):
// \mcu_bus_inst|Selector5~9  = (\mcu_bus_inst|address [1] & (\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & (B1_ad_ch7[11])) # (!\mcu_bus_inst|address [0] & ((\ad_ctrl_inst|ad_ch7 [3])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [11]),
	.datad(\ad_ctrl_inst|ad_ch7 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~9 ),
	.regout(\ad_ctrl_inst|ad_ch7 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[11] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch7[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[11] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch7[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[11] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch7[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch8[3] (
// Equation(s):
// \mcu_bus_inst|Selector5~10  = (\mcu_bus_inst|Selector5~9  & ((\ad_ctrl_inst|ad_ch8 [11]) # ((!\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|Selector5~9  & (((B1_ad_ch8[3] & \mcu_bus_inst|address [1]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch8 [11]),
	.datab(\mcu_bus_inst|Selector5~9 ),
	.datac(\ad_data~combout [3]),
	.datad(\mcu_bus_inst|address [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~10 ),
	.regout(\ad_ctrl_inst|ad_ch8 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[3] .lut_mask = "b8cc";
defparam \ad_ctrl_inst|ad_ch8[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[3] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch8[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[3] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \ad_ctrl_inst|ad_ch5[3] (
// Equation(s):
// \ad_ctrl_inst|ad_ch5 [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector6~0 , \ad_data~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch5 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[3] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch5[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[3] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch5[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[3] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch5[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_ch5[11] (
// Equation(s):
// \mcu_bus_inst|Selector5~2  = (\mcu_bus_inst|address [1] & (\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & (B1_ad_ch5[11])) # (!\mcu_bus_inst|address [0] & ((\ad_ctrl_inst|ad_ch5 [3])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [11]),
	.datad(\ad_ctrl_inst|ad_ch5 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~2 ),
	.regout(\ad_ctrl_inst|ad_ch5 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[11] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch5[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[11] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[11] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \ad_ctrl_inst|ad_ch6[11] (
// Equation(s):
// \ad_ctrl_inst|ad_ch6 [11] = DFFEAS((((\ad_data~combout [11]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector7~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch6 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[11] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch6[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[11] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch6[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[11] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch6[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_ch6[3] (
// Equation(s):
// \mcu_bus_inst|Selector5~3  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector5~2  & ((\ad_ctrl_inst|ad_ch6 [11]))) # (!\mcu_bus_inst|Selector5~2  & (B1_ad_ch6[3])))) # (!\mcu_bus_inst|address [1] & (\mcu_bus_inst|Selector5~2 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|Selector5~2 ),
	.datac(\ad_data~combout [3]),
	.datad(\ad_ctrl_inst|ad_ch6 [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~3 ),
	.regout(\ad_ctrl_inst|ad_ch6 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[3] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch6[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[3] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[3] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \ad_ctrl_inst|ad_ch2[11] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[11] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[11] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[11] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch1[3] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [3] = DFFEAS((((\ad_data~combout [3]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[3] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch1[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[3] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[3] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \ad_ctrl_inst|ad_ch2[3] (
// Equation(s):
// \mcu_bus_inst|Selector5~6  = (\mcu_bus_inst|address [1] & (((B1_ad_ch2[3]) # (\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|address [1] & (\ad_ctrl_inst|ad_ch1 [3] & ((!\mcu_bus_inst|address [0]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\ad_ctrl_inst|ad_ch1 [3]),
	.datac(\ad_data~combout [3]),
	.datad(\mcu_bus_inst|address [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~6 ),
	.regout(\ad_ctrl_inst|ad_ch2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[3] .lut_mask = "aae4";
defparam \ad_ctrl_inst|ad_ch2[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[3] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch2[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[3] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \ad_ctrl_inst|ad_ch1[11] (
// Equation(s):
// \mcu_bus_inst|Selector5~7  = (\mcu_bus_inst|Selector5~6  & ((\ad_ctrl_inst|ad_ch2 [11]) # ((!\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|Selector5~6  & (((B1_ad_ch1[11] & \mcu_bus_inst|address [0]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch2 [11]),
	.datab(\mcu_bus_inst|Selector5~6 ),
	.datac(\ad_data~combout [11]),
	.datad(\mcu_bus_inst|address [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~7 ),
	.regout(\ad_ctrl_inst|ad_ch1 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[11] .lut_mask = "b8cc";
defparam \ad_ctrl_inst|ad_ch1[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[11] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch1[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[11] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \ad_ctrl_inst|ad_ch4[11] (
// Equation(s):
// \ad_ctrl_inst|ad_ch4 [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector5~0 , \ad_data~combout [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch4 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[11] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch4[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[11] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch4[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[11] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch4[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \ad_ctrl_inst|ad_ch3[3] (
// Equation(s):
// \ad_ctrl_inst|ad_ch3 [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector4~0 , \ad_data~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch3 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[3] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch3[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[3] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch3[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[3] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch3[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \ad_ctrl_inst|ad_ch4[3] (
// Equation(s):
// \mcu_bus_inst|Selector5~4  = (\mcu_bus_inst|address [0] & (\mcu_bus_inst|address [1])) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & (B1_ad_ch4[3])) # (!\mcu_bus_inst|address [1] & ((\ad_ctrl_inst|ad_ch3 [3])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\ad_data~combout [3]),
	.datad(\ad_ctrl_inst|ad_ch3 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~4 ),
	.regout(\ad_ctrl_inst|ad_ch4 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[3] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch4[3] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[3] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[3] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[3] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \ad_ctrl_inst|ad_ch3[11] (
// Equation(s):
// \mcu_bus_inst|Selector5~5  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector5~4  & (\ad_ctrl_inst|ad_ch4 [11])) # (!\mcu_bus_inst|Selector5~4  & ((B1_ad_ch3[11]))))) # (!\mcu_bus_inst|address [0] & (((\mcu_bus_inst|Selector5~4 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\ad_ctrl_inst|ad_ch4 [11]),
	.datac(\ad_data~combout [11]),
	.datad(\mcu_bus_inst|Selector5~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~5 ),
	.regout(\ad_ctrl_inst|ad_ch3 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[11] .lut_mask = "dda0";
defparam \ad_ctrl_inst|ad_ch3[11] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[11] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[11] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[11] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \mcu_bus_inst|Selector5~8 (
// Equation(s):
// \mcu_bus_inst|Selector5~8_combout  = (\mcu_bus_inst|address [2] & (((\mcu_bus_inst|address [3]) # (\mcu_bus_inst|Selector5~5 )))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector5~7  & (!\mcu_bus_inst|address [3])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|Selector5~7 ),
	.datac(\mcu_bus_inst|address [3]),
	.datad(\mcu_bus_inst|Selector5~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector5~8 .lut_mask = "aea4";
defparam \mcu_bus_inst|Selector5~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector5~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector5~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector5~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector5~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \mcu_bus_inst|Selector5~11 (
// Equation(s):
// \mcu_bus_inst|Selector5~11_combout  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector5~8_combout  & (\mcu_bus_inst|Selector5~10 )) # (!\mcu_bus_inst|Selector5~8_combout  & ((\mcu_bus_inst|Selector5~3 ))))) # (!\mcu_bus_inst|address [3] & 
// (((\mcu_bus_inst|Selector5~8_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector5~10 ),
	.datab(\mcu_bus_inst|Selector5~3 ),
	.datac(\mcu_bus_inst|address [3]),
	.datad(\mcu_bus_inst|Selector5~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector5~11 .lut_mask = "afc0";
defparam \mcu_bus_inst|Selector5~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector5~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector5~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector5~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector5~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \mcu_bus_inst|check_regs[3] (
// Equation(s):
// \mcu_bus_inst|check_regs [3] = ((\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[3]~3 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & ((\mcu_bus_inst|check_regs [3]))))

	.clk(gnd),
	.dataa(\DB[3]~3 ),
	.datab(vcc),
	.datac(\mcu_bus_inst|check_regs [3]),
	.datad(\mcu_bus_inst|check_regs[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[3] .lut_mask = "aaf0";
defparam \mcu_bus_inst|check_regs[3] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[3] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[3] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[3] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \mcu_bus_inst|Selector5~12 (
// Equation(s):
// \mcu_bus_inst|Selector5~12_combout  = (\mcu_bus_inst|Selector0~0_combout  & (((\mcu_bus_inst|check_regs [3]) # (\mcu_bus_inst|Selector0~3_combout )))) # (!\mcu_bus_inst|Selector0~0_combout  & (\mcu_bus_inst|Selector5~11_combout  & 
// ((!\mcu_bus_inst|Selector0~3_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector5~11_combout ),
	.datab(\mcu_bus_inst|check_regs [3]),
	.datac(\mcu_bus_inst|Selector0~0_combout ),
	.datad(\mcu_bus_inst|Selector0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector5~12 .lut_mask = "f0ca";
defparam \mcu_bus_inst|Selector5~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector5~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector5~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector5~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \mcu_bus_inst|data_regs54[3]~3 (
// Equation(s):
// \mcu_bus_inst|data_regs54[3]~3_combout  = ((\mcu_bus_inst|data_regs54[0]~11_combout  & (\DB[3]~3 )) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & ((\mcu_bus_inst|data_regs54[3]~3_combout ))))

	.clk(gnd),
	.dataa(\DB[3]~3 ),
	.datab(vcc),
	.datac(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.datad(\mcu_bus_inst|data_regs54[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[3]~3 .lut_mask = "afa0";
defparam \mcu_bus_inst|data_regs54[3]~3 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[3]~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[3]~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[3]~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \mcu_bus_inst|Selector5~13 (
// Equation(s):
// \mcu_bus_inst|Selector5~13_combout  = (\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector5~12_combout  & ((\mcu_bus_inst|data_regs54[3]~3_combout ))) # (!\mcu_bus_inst|Selector5~12_combout  & (\mcu_bus_inst|Selector5~1_combout )))) # 
// (!\mcu_bus_inst|Selector0~3_combout  & (((\mcu_bus_inst|Selector5~12_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~3_combout ),
	.datab(\mcu_bus_inst|Selector5~1_combout ),
	.datac(\mcu_bus_inst|Selector5~12_combout ),
	.datad(\mcu_bus_inst|data_regs54[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector5~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector5~13 .lut_mask = "f858";
defparam \mcu_bus_inst|Selector5~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector5~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector5~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector5~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector5~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \mcu_bus_inst|data_out[3]~2 (
// Equation(s):
// \mcu_bus_inst|data_out[3]~2_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector5~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[3]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|Selector5~13_combout ),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[3]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[3]~2 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_out[3]~2 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[3]~2 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[3]~2 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[3]~2 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \mcu_bus_inst|check_regs[4] (
// Equation(s):
// \mcu_bus_inst|check_regs [4] = ((\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[4]~4 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & ((\mcu_bus_inst|check_regs [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[4]~4 ),
	.datac(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datad(\mcu_bus_inst|check_regs [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[4] .lut_mask = "cfc0";
defparam \mcu_bus_inst|check_regs[4] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[4] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[4] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[4] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \mcu_bus_inst|data_regs54[4]~4 (
// Equation(s):
// \mcu_bus_inst|data_regs54[4]~4_combout  = ((\mcu_bus_inst|data_regs54[0]~11_combout  & (\DB[4]~4 )) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & ((\mcu_bus_inst|data_regs54[4]~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[4]~4 ),
	.datac(\mcu_bus_inst|data_regs54[4]~4_combout ),
	.datad(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[4]~4 .lut_mask = "ccf0";
defparam \mcu_bus_inst|data_regs54[4]~4 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[4]~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[4]~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[4]~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \mcu_bus_inst|data_regs52[4]~4 (
// Equation(s):
// \mcu_bus_inst|data_regs52[4]~4_combout  = ((\mcu_bus_inst|data_regs52[0]~10_combout  & (\DB[4]~4 )) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & ((\mcu_bus_inst|data_regs52[4]~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[4]~4 ),
	.datac(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datad(\mcu_bus_inst|data_regs52[4]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[4]~4 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs52[4]~4 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[4]~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[4]~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[4]~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \mcu_bus_inst|data_regs53[4]~4 (
// Equation(s):
// \mcu_bus_inst|data_regs53[4]~4_combout  = ((\mcu_bus_inst|data_regs53[0]~8_combout  & ((\DB[4]~4 ))) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & (\mcu_bus_inst|data_regs53[4]~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datac(\mcu_bus_inst|data_regs53[4]~4_combout ),
	.datad(\DB[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[4]~4 .lut_mask = "fc30";
defparam \mcu_bus_inst|data_regs53[4]~4 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[4]~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[4]~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[4]~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \mcu_bus_inst|data_regs51[4]~4 (
// Equation(s):
// \mcu_bus_inst|data_regs51[4]~4_combout  = ((\mcu_bus_inst|data_regs51[0]~8_combout  & ((\DB[4]~4 ))) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & (\mcu_bus_inst|data_regs51[4]~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datac(\mcu_bus_inst|data_regs51[4]~4_combout ),
	.datad(\DB[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[4]~4 .lut_mask = "fc30";
defparam \mcu_bus_inst|data_regs51[4]~4 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[4]~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[4]~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[4]~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \mcu_bus_inst|Selector6~0 (
// Equation(s):
// \mcu_bus_inst|Selector6~0_combout  = (\mcu_bus_inst|address [1] & (((\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & ((\mcu_bus_inst|data_regs51[4]~4_combout ))) # (!\mcu_bus_inst|address [0] & 
// (\mcu_bus_inst|data_regs50[4]$latch~combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs50[4]$latch~combout ),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\mcu_bus_inst|data_regs51[4]~4_combout ),
	.datad(\mcu_bus_inst|address [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector6~0 .lut_mask = "fc22";
defparam \mcu_bus_inst|Selector6~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector6~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector6~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector6~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \mcu_bus_inst|Selector6~1 (
// Equation(s):
// \mcu_bus_inst|Selector6~1_combout  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector6~0_combout  & ((\mcu_bus_inst|data_regs53[4]~4_combout ))) # (!\mcu_bus_inst|Selector6~0_combout  & (\mcu_bus_inst|data_regs52[4]~4_combout )))) # 
// (!\mcu_bus_inst|address [1] & (((\mcu_bus_inst|Selector6~0_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs52[4]~4_combout ),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\mcu_bus_inst|data_regs53[4]~4_combout ),
	.datad(\mcu_bus_inst|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector6~1 .lut_mask = "f388";
defparam \mcu_bus_inst|Selector6~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector6~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector6~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector6~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [12]),
	.padio(ad_data[12]));
// synopsys translate_off
defparam \ad_data[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \ad_ctrl_inst|ad_ch2[12] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[12] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[12] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[12] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \ad_ctrl_inst|ad_ch4[12] (
// Equation(s):
// \mcu_bus_inst|Selector6~9  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3]) # ((B1_ad_ch4[12])))) # (!\mcu_bus_inst|address [2] & (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [12]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [12]),
	.datad(\ad_ctrl_inst|ad_ch2 [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~9 ),
	.regout(\ad_ctrl_inst|ad_ch4 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[12] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch4[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[12] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[12] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \ad_ctrl_inst|ad_ch8[12] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [12] = DFFEAS((((\ad_data~combout [12]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[12] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch8[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[12] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[12] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \ad_ctrl_inst|ad_ch6[12] (
// Equation(s):
// \mcu_bus_inst|Selector6~10  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector6~9  & ((\ad_ctrl_inst|ad_ch8 [12]))) # (!\mcu_bus_inst|Selector6~9  & (B1_ad_ch6[12])))) # (!\mcu_bus_inst|address [3] & (\mcu_bus_inst|Selector6~9 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [3]),
	.datab(\mcu_bus_inst|Selector6~9 ),
	.datac(\ad_data~combout [12]),
	.datad(\ad_ctrl_inst|ad_ch8 [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~10 ),
	.regout(\ad_ctrl_inst|ad_ch6 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[12] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch6[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[12] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[12] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [4]),
	.padio(ad_data[4]));
// synopsys translate_off
defparam \ad_data[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \ad_ctrl_inst|ad_ch2[4] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[4] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[4] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[4] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch6[4] (
// Equation(s):
// \mcu_bus_inst|Selector6~4  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch6[4])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [4])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [4]),
	.datad(\ad_ctrl_inst|ad_ch2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~4 ),
	.regout(\ad_ctrl_inst|ad_ch6 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[4] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch6[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[4] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[4] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_ch8[4] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[4] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[4] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[4] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch4[4] (
// Equation(s):
// \mcu_bus_inst|Selector6~5  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector6~4  & ((\ad_ctrl_inst|ad_ch8 [4]))) # (!\mcu_bus_inst|Selector6~4  & (B1_ad_ch4[4])))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector6~4 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|Selector6~4 ),
	.datac(\ad_data~combout [4]),
	.datad(\ad_ctrl_inst|ad_ch8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~5 ),
	.regout(\ad_ctrl_inst|ad_ch4 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[4] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch4[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[4] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[4] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \ad_ctrl_inst|ad_ch7[4] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [4] = DFFEAS((((\ad_data~combout [4]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[4] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[4] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[4] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \ad_ctrl_inst|ad_ch1[4] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[4] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[4] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[4] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \ad_ctrl_inst|ad_ch5[4] (
// Equation(s):
// \mcu_bus_inst|Selector6~6  = (\mcu_bus_inst|address [2] & (((\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & ((B1_ad_ch5[4]))) # (!\mcu_bus_inst|address [3] & (\ad_ctrl_inst|ad_ch1 [4]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch1 [4]),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [4]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~6 ),
	.regout(\ad_ctrl_inst|ad_ch5 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[4] .lut_mask = "fc22";
defparam \ad_ctrl_inst|ad_ch5[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[4] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[4] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \ad_ctrl_inst|ad_ch3[4] (
// Equation(s):
// \mcu_bus_inst|Selector6~7  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector6~6  & (\ad_ctrl_inst|ad_ch7 [4])) # (!\mcu_bus_inst|Selector6~6  & ((B1_ad_ch3[4]))))) # (!\mcu_bus_inst|address [2] & (((\mcu_bus_inst|Selector6~6 ))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch7 [4]),
	.datab(\mcu_bus_inst|address [2]),
	.datac(\ad_data~combout [4]),
	.datad(\mcu_bus_inst|Selector6~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~7 ),
	.regout(\ad_ctrl_inst|ad_ch3 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[4] .lut_mask = "bbc0";
defparam \ad_ctrl_inst|ad_ch3[4] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[4] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[4] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[4] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \mcu_bus_inst|Selector6~8 (
// Equation(s):
// \mcu_bus_inst|Selector6~8_combout  = (\mcu_bus_inst|address [0] & (((\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & (\mcu_bus_inst|Selector6~5 )) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector6~7 
// )))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector6~5 ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|Selector6~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector6~8 .lut_mask = "e3e0";
defparam \mcu_bus_inst|Selector6~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector6~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector6~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector6~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector6~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \ad_ctrl_inst|ad_ch1[12] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [12] = DFFEAS((((\ad_data~combout [12]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[12] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch1[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[12] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[12] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch3[12] (
// Equation(s):
// \mcu_bus_inst|Selector6~2  = (\mcu_bus_inst|address [2] & (((B1_ad_ch3[12]) # (\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & (\ad_ctrl_inst|ad_ch1 [12] & ((!\mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\ad_ctrl_inst|ad_ch1 [12]),
	.datac(\ad_data~combout [12]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~2 ),
	.regout(\ad_ctrl_inst|ad_ch3 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[12] .lut_mask = "aae4";
defparam \ad_ctrl_inst|ad_ch3[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[12] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[12] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \ad_ctrl_inst|ad_ch7[12] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [12] = DFFEAS((((\ad_data~combout [12]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[12] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[12] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[12] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \ad_ctrl_inst|ad_ch5[12] (
// Equation(s):
// \mcu_bus_inst|Selector6~3  = (\mcu_bus_inst|Selector6~2  & (((\ad_ctrl_inst|ad_ch7 [12])) # (!\mcu_bus_inst|address [3]))) # (!\mcu_bus_inst|Selector6~2  & (\mcu_bus_inst|address [3] & (B1_ad_ch5[12])))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector6~2 ),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [12]),
	.datad(\ad_ctrl_inst|ad_ch7 [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~3 ),
	.regout(\ad_ctrl_inst|ad_ch5 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[12] .lut_mask = "ea62";
defparam \ad_ctrl_inst|ad_ch5[12] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[12] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[12] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[12] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \mcu_bus_inst|Selector6~11 (
// Equation(s):
// \mcu_bus_inst|Selector6~11_combout  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector6~8_combout  & (\mcu_bus_inst|Selector6~10 )) # (!\mcu_bus_inst|Selector6~8_combout  & ((\mcu_bus_inst|Selector6~3 ))))) # (!\mcu_bus_inst|address [0] & 
// (((\mcu_bus_inst|Selector6~8_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector6~10 ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|Selector6~8_combout ),
	.datad(\mcu_bus_inst|Selector6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector6~11 .lut_mask = "bcb0";
defparam \mcu_bus_inst|Selector6~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector6~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector6~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector6~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \mcu_bus_inst|Selector6~12 (
// Equation(s):
// \mcu_bus_inst|Selector6~12_combout  = (\mcu_bus_inst|Selector0~0_combout  & (\mcu_bus_inst|Selector0~3_combout )) # (!\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|Selector0~3_combout  & (\mcu_bus_inst|Selector6~1_combout )) # 
// (!\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector6~11_combout )))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~0_combout ),
	.datab(\mcu_bus_inst|Selector0~3_combout ),
	.datac(\mcu_bus_inst|Selector6~1_combout ),
	.datad(\mcu_bus_inst|Selector6~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector6~12 .lut_mask = "d9c8";
defparam \mcu_bus_inst|Selector6~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector6~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector6~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector6~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \mcu_bus_inst|Selector6~13 (
// Equation(s):
// \mcu_bus_inst|Selector6~13_combout  = (\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|Selector6~12_combout  & ((\mcu_bus_inst|data_regs54[4]~4_combout ))) # (!\mcu_bus_inst|Selector6~12_combout  & (\mcu_bus_inst|check_regs [4])))) # 
// (!\mcu_bus_inst|Selector0~0_combout  & (((\mcu_bus_inst|Selector6~12_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~0_combout ),
	.datab(\mcu_bus_inst|check_regs [4]),
	.datac(\mcu_bus_inst|data_regs54[4]~4_combout ),
	.datad(\mcu_bus_inst|Selector6~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector6~13 .lut_mask = "f588";
defparam \mcu_bus_inst|Selector6~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector6~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector6~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector6~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \mcu_bus_inst|data_out[4]~3 (
// Equation(s):
// \mcu_bus_inst|data_out[4]~3_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector6~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[4]~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|Selector6~13_combout ),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[4]~3 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_out[4]~3 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[4]~3 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[4]~3 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[4]~3 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \mcu_bus_inst|check_regs[5] (
// Equation(s):
// \mcu_bus_inst|check_regs [5] = ((\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[5]~5 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & ((\mcu_bus_inst|check_regs [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[5]~5 ),
	.datac(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datad(\mcu_bus_inst|check_regs [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[5] .lut_mask = "cfc0";
defparam \mcu_bus_inst|check_regs[5] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[5] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[5] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[5] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [13]),
	.padio(ad_data[13]));
// synopsys translate_off
defparam \ad_data[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \ad_ctrl_inst|ad_ch8[13] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[13] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[13] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[13] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[13] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [5]),
	.padio(ad_data[5]));
// synopsys translate_off
defparam \ad_data[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \ad_ctrl_inst|ad_ch7[5] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , \ad_data~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[5] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch7[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[5] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[5] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \ad_ctrl_inst|ad_ch8[5] (
// Equation(s):
// \mcu_bus_inst|Selector7~9  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0]) # ((B1_ad_ch8[5])))) # (!\mcu_bus_inst|address [1] & (!\mcu_bus_inst|address [0] & ((\ad_ctrl_inst|ad_ch7 [5]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [5]),
	.datad(\ad_ctrl_inst|ad_ch7 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~9 ),
	.regout(\ad_ctrl_inst|ad_ch8 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[5] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch8[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[5] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch8[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[5] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch8[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \ad_ctrl_inst|ad_ch7[13] (
// Equation(s):
// \mcu_bus_inst|Selector7~10  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector7~9  & (\ad_ctrl_inst|ad_ch8 [13])) # (!\mcu_bus_inst|Selector7~9  & ((B1_ad_ch7[13]))))) # (!\mcu_bus_inst|address [0] & (((\mcu_bus_inst|Selector7~9 ))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch8 [13]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [13]),
	.datad(\mcu_bus_inst|Selector7~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~10 ),
	.regout(\ad_ctrl_inst|ad_ch7 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[13] .lut_mask = "bbc0";
defparam \ad_ctrl_inst|ad_ch7[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[13] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch7[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[13] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch7[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \ad_ctrl_inst|ad_ch2[13] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[13] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[13] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[13] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \ad_ctrl_inst|ad_ch1[5] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[5] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[5] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[5] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \ad_ctrl_inst|ad_ch1[13] (
// Equation(s):
// \mcu_bus_inst|Selector7~6  = (\mcu_bus_inst|address [1] & (\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & (B1_ad_ch1[13])) # (!\mcu_bus_inst|address [0] & ((\ad_ctrl_inst|ad_ch1 [5])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [13]),
	.datad(\ad_ctrl_inst|ad_ch1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~6 ),
	.regout(\ad_ctrl_inst|ad_ch1 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[13] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch1[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[13] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch1[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[13] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \ad_ctrl_inst|ad_ch2[5] (
// Equation(s):
// \mcu_bus_inst|Selector7~7  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector7~6  & (\ad_ctrl_inst|ad_ch2 [13])) # (!\mcu_bus_inst|Selector7~6  & ((B1_ad_ch2[5]))))) # (!\mcu_bus_inst|address [1] & (((\mcu_bus_inst|Selector7~6 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\ad_ctrl_inst|ad_ch2 [13]),
	.datac(\ad_data~combout [5]),
	.datad(\mcu_bus_inst|Selector7~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~7 ),
	.regout(\ad_ctrl_inst|ad_ch2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[5] .lut_mask = "dda0";
defparam \ad_ctrl_inst|ad_ch2[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[5] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch2[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[5] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \ad_ctrl_inst|ad_ch6[13] (
// Equation(s):
// \ad_ctrl_inst|ad_ch6 [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector7~0 , \ad_data~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch6 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[13] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch6[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[13] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch6[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[13] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch6[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \ad_ctrl_inst|ad_ch5[5] (
// Equation(s):
// \ad_ctrl_inst|ad_ch5 [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector6~0 , \ad_data~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch5 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[5] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch5[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[5] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch5[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[5] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch5[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \ad_ctrl_inst|ad_ch6[5] (
// Equation(s):
// \mcu_bus_inst|Selector7~4  = (\mcu_bus_inst|address [0] & (\mcu_bus_inst|address [1])) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & (B1_ad_ch6[5])) # (!\mcu_bus_inst|address [1] & ((\ad_ctrl_inst|ad_ch5 [5])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\ad_data~combout [5]),
	.datad(\ad_ctrl_inst|ad_ch5 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~4 ),
	.regout(\ad_ctrl_inst|ad_ch6 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[5] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch6[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[5] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[5] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \ad_ctrl_inst|ad_ch5[13] (
// Equation(s):
// \mcu_bus_inst|Selector7~5  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector7~4  & (\ad_ctrl_inst|ad_ch6 [13])) # (!\mcu_bus_inst|Selector7~4  & ((B1_ad_ch5[13]))))) # (!\mcu_bus_inst|address [0] & (((\mcu_bus_inst|Selector7~4 ))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch6 [13]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [13]),
	.datad(\mcu_bus_inst|Selector7~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~5 ),
	.regout(\ad_ctrl_inst|ad_ch5 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[13] .lut_mask = "bbc0";
defparam \ad_ctrl_inst|ad_ch5[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[13] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[13] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \mcu_bus_inst|Selector7~8 (
// Equation(s):
// \mcu_bus_inst|Selector7~8_combout  = (\mcu_bus_inst|address [2] & (((\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector7~5 ))) # (!\mcu_bus_inst|address [3] & (\mcu_bus_inst|Selector7~7 
// ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector7~7 ),
	.datab(\mcu_bus_inst|Selector7~5 ),
	.datac(\mcu_bus_inst|address [2]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector7~8 .lut_mask = "fc0a";
defparam \mcu_bus_inst|Selector7~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector7~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector7~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector7~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxii_lcell \ad_ctrl_inst|ad_ch3[5] (
// Equation(s):
// \ad_ctrl_inst|ad_ch3 [5] = DFFEAS((((\ad_data~combout [5]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector4~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch3 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[5] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch3[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[5] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch3[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[5] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch3[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch3[13] (
// Equation(s):
// \mcu_bus_inst|Selector7~2  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1]) # ((B1_ad_ch3[13])))) # (!\mcu_bus_inst|address [0] & (!\mcu_bus_inst|address [1] & ((\ad_ctrl_inst|ad_ch3 [5]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\ad_data~combout [13]),
	.datad(\ad_ctrl_inst|ad_ch3 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~2 ),
	.regout(\ad_ctrl_inst|ad_ch3 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[13] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch3[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[13] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[13] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \ad_ctrl_inst|ad_ch4[13] (
// Equation(s):
// \ad_ctrl_inst|ad_ch4 [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector5~0 , \ad_data~combout [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch4 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[13] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch4[13] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[13] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch4[13] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[13] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch4[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \ad_ctrl_inst|ad_ch4[5] (
// Equation(s):
// \mcu_bus_inst|Selector7~3  = (\mcu_bus_inst|Selector7~2  & (((\ad_ctrl_inst|ad_ch4 [13])) # (!\mcu_bus_inst|address [1]))) # (!\mcu_bus_inst|Selector7~2  & (\mcu_bus_inst|address [1] & (B1_ad_ch4[5])))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector7~2 ),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\ad_data~combout [5]),
	.datad(\ad_ctrl_inst|ad_ch4 [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~3 ),
	.regout(\ad_ctrl_inst|ad_ch4 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[5] .lut_mask = "ea62";
defparam \ad_ctrl_inst|ad_ch4[5] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[5] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[5] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[5] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \mcu_bus_inst|Selector7~11 (
// Equation(s):
// \mcu_bus_inst|Selector7~11_combout  = (\mcu_bus_inst|Selector7~8_combout  & ((\mcu_bus_inst|Selector7~10 ) # ((!\mcu_bus_inst|address [2])))) # (!\mcu_bus_inst|Selector7~8_combout  & (((\mcu_bus_inst|address [2] & \mcu_bus_inst|Selector7~3 ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector7~10 ),
	.datab(\mcu_bus_inst|Selector7~8_combout ),
	.datac(\mcu_bus_inst|address [2]),
	.datad(\mcu_bus_inst|Selector7~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector7~11 .lut_mask = "bc8c";
defparam \mcu_bus_inst|Selector7~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector7~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector7~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector7~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \mcu_bus_inst|Selector7~12 (
// Equation(s):
// \mcu_bus_inst|Selector7~12_combout  = (\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|check_regs [5]) # ((\mcu_bus_inst|Selector0~3_combout )))) # (!\mcu_bus_inst|Selector0~0_combout  & (((\mcu_bus_inst|Selector7~11_combout  & 
// !\mcu_bus_inst|Selector0~3_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|check_regs [5]),
	.datab(\mcu_bus_inst|Selector0~0_combout ),
	.datac(\mcu_bus_inst|Selector7~11_combout ),
	.datad(\mcu_bus_inst|Selector0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector7~12 .lut_mask = "ccb8";
defparam \mcu_bus_inst|Selector7~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector7~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector7~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector7~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \mcu_bus_inst|data_regs51[5]~5 (
// Equation(s):
// \mcu_bus_inst|data_regs51[5]~5_combout  = ((\mcu_bus_inst|data_regs51[0]~8_combout  & (\DB[5]~5 )) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & ((\mcu_bus_inst|data_regs51[5]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[5]~5 ),
	.datac(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs51[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[5]~5 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs51[5]~5 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[5]~5 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[5]~5 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[5]~5 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \mcu_bus_inst|data_regs53[5]~5 (
// Equation(s):
// \mcu_bus_inst|data_regs53[5]~5_combout  = ((\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[5]~5 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & ((\mcu_bus_inst|data_regs53[5]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[5]~5 ),
	.datac(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs53[5]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[5]~5 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs53[5]~5 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[5]~5 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[5]~5 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[5]~5 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \mcu_bus_inst|data_regs50[5]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[5]$latch~combout  = ((GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[5]~5 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & ((\mcu_bus_inst|data_regs50[5]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[5]~5 ),
	.datac(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datad(\mcu_bus_inst|data_regs50[5]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[5]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[5]$latch .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_regs50[5]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[5]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[5]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[5]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[5]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \mcu_bus_inst|data_regs52[5]~5 (
// Equation(s):
// \mcu_bus_inst|data_regs52[5]~5_combout  = ((\mcu_bus_inst|data_regs52[0]~10_combout  & ((\DB[5]~5 ))) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & (\mcu_bus_inst|data_regs52[5]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datac(\mcu_bus_inst|data_regs52[5]~5_combout ),
	.datad(\DB[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[5]~5 .lut_mask = "fc30";
defparam \mcu_bus_inst|data_regs52[5]~5 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[5]~5 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[5]~5 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[5]~5 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \mcu_bus_inst|Selector7~0 (
// Equation(s):
// \mcu_bus_inst|Selector7~0_combout  = (\mcu_bus_inst|address [0] & (((\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & ((\mcu_bus_inst|data_regs52[5]~5_combout ))) # (!\mcu_bus_inst|address [1] & 
// (\mcu_bus_inst|data_regs50[5]$latch~combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|data_regs50[5]$latch~combout ),
	.datac(\mcu_bus_inst|data_regs52[5]~5_combout ),
	.datad(\mcu_bus_inst|address [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector7~0 .lut_mask = "fa44";
defparam \mcu_bus_inst|Selector7~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector7~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector7~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector7~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \mcu_bus_inst|Selector7~1 (
// Equation(s):
// \mcu_bus_inst|Selector7~1_combout  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector7~0_combout  & ((\mcu_bus_inst|data_regs53[5]~5_combout ))) # (!\mcu_bus_inst|Selector7~0_combout  & (\mcu_bus_inst|data_regs51[5]~5_combout )))) # 
// (!\mcu_bus_inst|address [0] & (((\mcu_bus_inst|Selector7~0_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs51[5]~5_combout ),
	.datab(\mcu_bus_inst|data_regs53[5]~5_combout ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector7~1 .lut_mask = "cfa0";
defparam \mcu_bus_inst|Selector7~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector7~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector7~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector7~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \mcu_bus_inst|data_regs54[5]~5 (
// Equation(s):
// \mcu_bus_inst|data_regs54[5]~5_combout  = ((\mcu_bus_inst|data_regs54[0]~11_combout  & (\DB[5]~5 )) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & ((\mcu_bus_inst|data_regs54[5]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DB[5]~5 ),
	.datac(\mcu_bus_inst|data_regs54[5]~5_combout ),
	.datad(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[5]~5 .lut_mask = "ccf0";
defparam \mcu_bus_inst|data_regs54[5]~5 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[5]~5 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[5]~5 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[5]~5 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \mcu_bus_inst|Selector7~13 (
// Equation(s):
// \mcu_bus_inst|Selector7~13_combout  = (\mcu_bus_inst|Selector7~12_combout  & (((\mcu_bus_inst|data_regs54[5]~5_combout ) # (!\mcu_bus_inst|Selector0~3_combout )))) # (!\mcu_bus_inst|Selector7~12_combout  & (\mcu_bus_inst|Selector7~1_combout  & 
// ((\mcu_bus_inst|Selector0~3_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector7~12_combout ),
	.datab(\mcu_bus_inst|Selector7~1_combout ),
	.datac(\mcu_bus_inst|data_regs54[5]~5_combout ),
	.datad(\mcu_bus_inst|Selector0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector7~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector7~13 .lut_mask = "e4aa";
defparam \mcu_bus_inst|Selector7~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector7~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector7~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector7~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector7~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \mcu_bus_inst|data_out[5]~4 (
// Equation(s):
// \mcu_bus_inst|data_out[5]~4_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector7~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[5]~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|Selector7~13_combout ),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[5]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[5]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[5]~4 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_out[5]~4 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[5]~4 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[5]~4 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[5]~4 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[5]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [14]),
	.padio(ad_data[14]));
// synopsys translate_off
defparam \ad_data[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch2[14] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[14] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[14] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[14] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_ch6[14] (
// Equation(s):
// \mcu_bus_inst|Selector8~9  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch6[14])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [14])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [14]),
	.datad(\ad_ctrl_inst|ad_ch2 [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~9 ),
	.regout(\ad_ctrl_inst|ad_ch6 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[14] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch6[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[14] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[14] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch8[14] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[14] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[14] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[14] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_ch4[14] (
// Equation(s):
// \mcu_bus_inst|Selector8~10  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector8~9  & ((\ad_ctrl_inst|ad_ch8 [14]))) # (!\mcu_bus_inst|Selector8~9  & (B1_ad_ch4[14])))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector8~9 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|Selector8~9 ),
	.datac(\ad_data~combout [14]),
	.datad(\ad_ctrl_inst|ad_ch8 [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~10 ),
	.regout(\ad_ctrl_inst|ad_ch4 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[14] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch4[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[14] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[14] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[14] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [6]),
	.padio(ad_data[6]));
// synopsys translate_off
defparam \ad_data[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch1[6] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[6] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[6] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[6] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \ad_ctrl_inst|ad_ch3[6] (
// Equation(s):
// \mcu_bus_inst|Selector8~6  = (\mcu_bus_inst|address [2] & (((B1_ad_ch3[6]) # (\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|address [2] & (\ad_ctrl_inst|ad_ch1 [6] & ((!\mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\ad_ctrl_inst|ad_ch1 [6]),
	.datac(\ad_data~combout [6]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~6 ),
	.regout(\ad_ctrl_inst|ad_ch3 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[6] .lut_mask = "aae4";
defparam \ad_ctrl_inst|ad_ch3[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[6] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[6] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \ad_ctrl_inst|ad_ch7[6] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [6] = DFFEAS((((\ad_data~combout [6]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[6] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[6] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[6] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \ad_ctrl_inst|ad_ch5[6] (
// Equation(s):
// \mcu_bus_inst|Selector8~7  = (\mcu_bus_inst|Selector8~6  & ((\ad_ctrl_inst|ad_ch7 [6]) # ((!\mcu_bus_inst|address [3])))) # (!\mcu_bus_inst|Selector8~6  & (((B1_ad_ch5[6] & \mcu_bus_inst|address [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector8~6 ),
	.datab(\ad_ctrl_inst|ad_ch7 [6]),
	.datac(\ad_data~combout [6]),
	.datad(\mcu_bus_inst|address [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~7 ),
	.regout(\ad_ctrl_inst|ad_ch5 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[6] .lut_mask = "d8aa";
defparam \ad_ctrl_inst|ad_ch5[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[6] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[6] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \ad_ctrl_inst|ad_ch7[14] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , \ad_data~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[14] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch7[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[14] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[14] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \ad_ctrl_inst|ad_ch1[14] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [14] = DFFEAS((((\ad_data~combout [14]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[14] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch1[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[14] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[14] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \ad_ctrl_inst|ad_ch5[14] (
// Equation(s):
// \mcu_bus_inst|Selector8~4  = (\mcu_bus_inst|address [2] & (\mcu_bus_inst|address [3])) # (!\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3] & (B1_ad_ch5[14])) # (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch1 [14])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [14]),
	.datad(\ad_ctrl_inst|ad_ch1 [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~4 ),
	.regout(\ad_ctrl_inst|ad_ch5 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[14] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch5[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[14] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[14] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \ad_ctrl_inst|ad_ch3[14] (
// Equation(s):
// \mcu_bus_inst|Selector8~5  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector8~4  & (\ad_ctrl_inst|ad_ch7 [14])) # (!\mcu_bus_inst|Selector8~4  & ((B1_ad_ch3[14]))))) # (!\mcu_bus_inst|address [2] & (((\mcu_bus_inst|Selector8~4 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\ad_ctrl_inst|ad_ch7 [14]),
	.datac(\ad_data~combout [14]),
	.datad(\mcu_bus_inst|Selector8~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~5 ),
	.regout(\ad_ctrl_inst|ad_ch3 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[14] .lut_mask = "dda0";
defparam \ad_ctrl_inst|ad_ch3[14] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[14] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[14] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[14] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \mcu_bus_inst|Selector8~8 (
// Equation(s):
// \mcu_bus_inst|Selector8~8_combout  = (\mcu_bus_inst|address [1] & (((\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector8~5 ))) # (!\mcu_bus_inst|address [0] & (\mcu_bus_inst|Selector8~7 
// ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|Selector8~7 ),
	.datac(\mcu_bus_inst|address [0]),
	.datad(\mcu_bus_inst|Selector8~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector8~8 .lut_mask = "f4a4";
defparam \mcu_bus_inst|Selector8~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector8~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector8~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector8~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector8~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \ad_ctrl_inst|ad_ch2[6] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[6] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[6] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[6] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \ad_ctrl_inst|ad_ch4[6] (
// Equation(s):
// \mcu_bus_inst|Selector8~2  = (\mcu_bus_inst|address [2] & ((\mcu_bus_inst|address [3]) # ((B1_ad_ch4[6])))) # (!\mcu_bus_inst|address [2] & (!\mcu_bus_inst|address [3] & ((\ad_ctrl_inst|ad_ch2 [6]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [2]),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\ad_data~combout [6]),
	.datad(\ad_ctrl_inst|ad_ch2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~2 ),
	.regout(\ad_ctrl_inst|ad_ch4 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[6] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch4[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[6] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[6] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \ad_ctrl_inst|ad_ch8[6] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[6] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[6] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[6] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \ad_ctrl_inst|ad_ch6[6] (
// Equation(s):
// \mcu_bus_inst|Selector8~3  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector8~2  & ((\ad_ctrl_inst|ad_ch8 [6]))) # (!\mcu_bus_inst|Selector8~2  & (B1_ad_ch6[6])))) # (!\mcu_bus_inst|address [3] & (\mcu_bus_inst|Selector8~2 ))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [3]),
	.datab(\mcu_bus_inst|Selector8~2 ),
	.datac(\ad_data~combout [6]),
	.datad(\ad_ctrl_inst|ad_ch8 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~3 ),
	.regout(\ad_ctrl_inst|ad_ch6 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[6] .lut_mask = "ec64";
defparam \ad_ctrl_inst|ad_ch6[6] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[6] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[6] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[6] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \mcu_bus_inst|Selector8~11 (
// Equation(s):
// \mcu_bus_inst|Selector8~11_combout  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector8~8_combout  & (\mcu_bus_inst|Selector8~10 )) # (!\mcu_bus_inst|Selector8~8_combout  & ((\mcu_bus_inst|Selector8~3 ))))) # (!\mcu_bus_inst|address [1] & 
// (((\mcu_bus_inst|Selector8~8_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|Selector8~10 ),
	.datac(\mcu_bus_inst|Selector8~8_combout ),
	.datad(\mcu_bus_inst|Selector8~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector8~11 .lut_mask = "dad0";
defparam \mcu_bus_inst|Selector8~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector8~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector8~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector8~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector8~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \mcu_bus_inst|data_regs53[6]~6 (
// Equation(s):
// \mcu_bus_inst|data_regs53[6]~6_combout  = (\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[6]~6 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & (((\mcu_bus_inst|data_regs53[6]~6_combout ))))

	.clk(gnd),
	.dataa(\DB[6]~6 ),
	.datab(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs53[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[6]~6 .lut_mask = "bb88";
defparam \mcu_bus_inst|data_regs53[6]~6 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[6]~6 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[6]~6 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[6]~6 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \mcu_bus_inst|data_regs52[6]~6 (
// Equation(s):
// \mcu_bus_inst|data_regs52[6]~6_combout  = (\mcu_bus_inst|data_regs52[0]~10_combout  & (\DB[6]~6 )) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & (((\mcu_bus_inst|data_regs52[6]~6_combout ))))

	.clk(gnd),
	.dataa(\DB[6]~6 ),
	.datab(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs52[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[6]~6 .lut_mask = "bb88";
defparam \mcu_bus_inst|data_regs52[6]~6 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[6]~6 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[6]~6 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[6]~6 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \mcu_bus_inst|data_regs50[6]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[6]$latch~combout  = (GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[6]~6 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (((\mcu_bus_inst|data_regs50[6]$latch~combout ))))

	.clk(gnd),
	.dataa(\DB[6]~6 ),
	.datab(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[6]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[6]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[6]$latch .lut_mask = "bb88";
defparam \mcu_bus_inst|data_regs50[6]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[6]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[6]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[6]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[6]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \mcu_bus_inst|data_regs51[6]~6 (
// Equation(s):
// \mcu_bus_inst|data_regs51[6]~6_combout  = (\mcu_bus_inst|data_regs51[0]~8_combout  & (\DB[6]~6 )) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & (((\mcu_bus_inst|data_regs51[6]~6_combout ))))

	.clk(gnd),
	.dataa(\DB[6]~6 ),
	.datab(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs51[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[6]~6 .lut_mask = "bb88";
defparam \mcu_bus_inst|data_regs51[6]~6 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[6]~6 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[6]~6 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[6]~6 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \mcu_bus_inst|Selector8~0 (
// Equation(s):
// \mcu_bus_inst|Selector8~0_combout  = (\mcu_bus_inst|address [0] & (((\mcu_bus_inst|address [1]) # (\mcu_bus_inst|data_regs51[6]~6_combout )))) # (!\mcu_bus_inst|address [0] & (\mcu_bus_inst|data_regs50[6]$latch~combout  & (!\mcu_bus_inst|address [1])))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs50[6]$latch~combout ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|data_regs51[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector8~0 .lut_mask = "cec2";
defparam \mcu_bus_inst|Selector8~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector8~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector8~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector8~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \mcu_bus_inst|Selector8~1 (
// Equation(s):
// \mcu_bus_inst|Selector8~1_combout  = (\mcu_bus_inst|Selector8~0_combout  & ((\mcu_bus_inst|data_regs53[6]~6_combout ) # ((!\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|Selector8~0_combout  & (((\mcu_bus_inst|data_regs52[6]~6_combout  & 
// \mcu_bus_inst|address [1]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs53[6]~6_combout ),
	.datab(\mcu_bus_inst|data_regs52[6]~6_combout ),
	.datac(\mcu_bus_inst|Selector8~0_combout ),
	.datad(\mcu_bus_inst|address [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector8~1 .lut_mask = "acf0";
defparam \mcu_bus_inst|Selector8~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector8~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector8~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector8~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \mcu_bus_inst|Selector8~12 (
// Equation(s):
// \mcu_bus_inst|Selector8~12_combout  = (\mcu_bus_inst|Selector0~3_combout  & (((\mcu_bus_inst|Selector0~0_combout ) # (\mcu_bus_inst|Selector8~1_combout )))) # (!\mcu_bus_inst|Selector0~3_combout  & (\mcu_bus_inst|Selector8~11_combout  & 
// (!\mcu_bus_inst|Selector0~0_combout )))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~3_combout ),
	.datab(\mcu_bus_inst|Selector8~11_combout ),
	.datac(\mcu_bus_inst|Selector0~0_combout ),
	.datad(\mcu_bus_inst|Selector8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector8~12 .lut_mask = "aea4";
defparam \mcu_bus_inst|Selector8~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector8~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector8~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector8~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector8~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \mcu_bus_inst|data_regs54[6]~6 (
// Equation(s):
// \mcu_bus_inst|data_regs54[6]~6_combout  = (\mcu_bus_inst|data_regs54[0]~11_combout  & (((\DB[6]~6 )))) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & (((\mcu_bus_inst|data_regs54[6]~6_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.datab(vcc),
	.datac(\DB[6]~6 ),
	.datad(\mcu_bus_inst|data_regs54[6]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[6]~6 .lut_mask = "f5a0";
defparam \mcu_bus_inst|data_regs54[6]~6 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[6]~6 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[6]~6 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[6]~6 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \mcu_bus_inst|check_regs[6] (
// Equation(s):
// \mcu_bus_inst|check_regs [6] = ((\mcu_bus_inst|check_regs[0]~0_combout  & (\DB[6]~6 )) # (!\mcu_bus_inst|check_regs[0]~0_combout  & ((\mcu_bus_inst|check_regs [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datac(\DB[6]~6 ),
	.datad(\mcu_bus_inst|check_regs [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[6] .lut_mask = "f3c0";
defparam \mcu_bus_inst|check_regs[6] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[6] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[6] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[6] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \mcu_bus_inst|Selector8~13 (
// Equation(s):
// \mcu_bus_inst|Selector8~13_combout  = (\mcu_bus_inst|Selector8~12_combout  & ((\mcu_bus_inst|data_regs54[6]~6_combout ) # ((!\mcu_bus_inst|Selector0~0_combout )))) # (!\mcu_bus_inst|Selector8~12_combout  & (((\mcu_bus_inst|Selector0~0_combout  & 
// \mcu_bus_inst|check_regs [6]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector8~12_combout ),
	.datab(\mcu_bus_inst|data_regs54[6]~6_combout ),
	.datac(\mcu_bus_inst|Selector0~0_combout ),
	.datad(\mcu_bus_inst|check_regs [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector8~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector8~13 .lut_mask = "da8a";
defparam \mcu_bus_inst|Selector8~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector8~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector8~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector8~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector8~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \mcu_bus_inst|data_out[6]~5 (
// Equation(s):
// \mcu_bus_inst|data_out[6]~5_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector8~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[6]~5_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector8~13_combout ),
	.datab(vcc),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[6]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[6]~5 .lut_mask = "afa0";
defparam \mcu_bus_inst|data_out[6]~5 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[6]~5 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[6]~5 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[6]~5 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \mcu_bus_inst|data_regs54[7]~7 (
// Equation(s):
// \mcu_bus_inst|data_regs54[7]~7_combout  = (\mcu_bus_inst|data_regs54[0]~11_combout  & (((\DB[7]~7 )))) # (!\mcu_bus_inst|data_regs54[0]~11_combout  & (((\mcu_bus_inst|data_regs54[7]~7_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs54[0]~11_combout ),
	.datab(vcc),
	.datac(\DB[7]~7 ),
	.datad(\mcu_bus_inst|data_regs54[7]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs54[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs54[7]~7 .lut_mask = "f5a0";
defparam \mcu_bus_inst|data_regs54[7]~7 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs54[7]~7 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs54[7]~7 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs54[7]~7 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs54[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \mcu_bus_inst|data_regs53[7]~7 (
// Equation(s):
// \mcu_bus_inst|data_regs53[7]~7_combout  = ((\mcu_bus_inst|data_regs53[0]~8_combout  & (\DB[7]~7 )) # (!\mcu_bus_inst|data_regs53[0]~8_combout  & ((\mcu_bus_inst|data_regs53[7]~7_combout ))))

	.clk(gnd),
	.dataa(\DB[7]~7 ),
	.datab(vcc),
	.datac(\mcu_bus_inst|data_regs53[0]~8_combout ),
	.datad(\mcu_bus_inst|data_regs53[7]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs53[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs53[7]~7 .lut_mask = "afa0";
defparam \mcu_bus_inst|data_regs53[7]~7 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs53[7]~7 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs53[7]~7 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs53[7]~7 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs53[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \mcu_bus_inst|data_regs51[7]~7 (
// Equation(s):
// \mcu_bus_inst|data_regs51[7]~7_combout  = (\mcu_bus_inst|data_regs51[0]~8_combout  & (((\DB[7]~7 )))) # (!\mcu_bus_inst|data_regs51[0]~8_combout  & (((\mcu_bus_inst|data_regs51[7]~7_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs51[0]~8_combout ),
	.datab(vcc),
	.datac(\DB[7]~7 ),
	.datad(\mcu_bus_inst|data_regs51[7]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs51[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs51[7]~7 .lut_mask = "f5a0";
defparam \mcu_bus_inst|data_regs51[7]~7 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs51[7]~7 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs51[7]~7 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs51[7]~7 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs51[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \mcu_bus_inst|data_regs50[7]$latch (
// Equation(s):
// \mcu_bus_inst|data_regs50[7]$latch~combout  = (GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (\DB[7]~7 )) # (!GLOBAL(\mcu_bus_inst|data_regs50[0]~7_combout ) & (((\mcu_bus_inst|data_regs50[7]$latch~combout ))))

	.clk(gnd),
	.dataa(\DB[7]~7 ),
	.datab(\mcu_bus_inst|data_regs50[0]~7_combout ),
	.datac(vcc),
	.datad(\mcu_bus_inst|data_regs50[7]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs50[7]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs50[7]$latch .lut_mask = "bb88";
defparam \mcu_bus_inst|data_regs50[7]$latch .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs50[7]$latch .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs50[7]$latch .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs50[7]$latch .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs50[7]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \mcu_bus_inst|data_regs52[7]~7 (
// Equation(s):
// \mcu_bus_inst|data_regs52[7]~7_combout  = (\mcu_bus_inst|data_regs52[0]~10_combout  & (((\DB[7]~7 )))) # (!\mcu_bus_inst|data_regs52[0]~10_combout  & (((\mcu_bus_inst|data_regs52[7]~7_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs52[0]~10_combout ),
	.datab(vcc),
	.datac(\DB[7]~7 ),
	.datad(\mcu_bus_inst|data_regs52[7]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_regs52[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_regs52[7]~7 .lut_mask = "f5a0";
defparam \mcu_bus_inst|data_regs52[7]~7 .operation_mode = "normal";
defparam \mcu_bus_inst|data_regs52[7]~7 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_regs52[7]~7 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_regs52[7]~7 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_regs52[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \mcu_bus_inst|Selector9~0 (
// Equation(s):
// \mcu_bus_inst|Selector9~0_combout  = (\mcu_bus_inst|address [0] & (((\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & ((\mcu_bus_inst|data_regs52[7]~7_combout ))) # (!\mcu_bus_inst|address [1] & 
// (\mcu_bus_inst|data_regs50[7]$latch~combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|data_regs50[7]$latch~combout ),
	.datac(\mcu_bus_inst|address [1]),
	.datad(\mcu_bus_inst|data_regs52[7]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector9~0 .lut_mask = "f4a4";
defparam \mcu_bus_inst|Selector9~0 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector9~0 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector9~0 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector9~0 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \mcu_bus_inst|Selector9~1 (
// Equation(s):
// \mcu_bus_inst|Selector9~1_combout  = (\mcu_bus_inst|Selector9~0_combout  & ((\mcu_bus_inst|data_regs53[7]~7_combout ) # ((!\mcu_bus_inst|address [0])))) # (!\mcu_bus_inst|Selector9~0_combout  & (((\mcu_bus_inst|data_regs51[7]~7_combout  & 
// \mcu_bus_inst|address [0]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs53[7]~7_combout ),
	.datab(\mcu_bus_inst|data_regs51[7]~7_combout ),
	.datac(\mcu_bus_inst|Selector9~0_combout ),
	.datad(\mcu_bus_inst|address [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector9~1 .lut_mask = "acf0";
defparam \mcu_bus_inst|Selector9~1 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector9~1 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector9~1 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector9~1 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [15]),
	.padio(ad_data[15]));
// synopsys translate_off
defparam \ad_data[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_ch8[15] (
// Equation(s):
// \ad_ctrl_inst|ad_ch8 [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector0~1 , \ad_data~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch8 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[15] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch8[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[15] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch8[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[15] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch8[15] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_data~combout [7]),
	.padio(ad_data[7]));
// synopsys translate_off
defparam \ad_data[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \ad_ctrl_inst|ad_ch7[7] (
// Equation(s):
// \ad_ctrl_inst|ad_ch7 [7] = DFFEAS((((\ad_data~combout [7]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch7 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[7] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch7[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[7] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch7[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[7] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch7[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \ad_ctrl_inst|ad_ch7[15] (
// Equation(s):
// \mcu_bus_inst|Selector9~9  = (\mcu_bus_inst|address [1] & (\mcu_bus_inst|address [0])) # (!\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0] & (B1_ad_ch7[15])) # (!\mcu_bus_inst|address [0] & ((\ad_ctrl_inst|ad_ch7 [7])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [15]),
	.datad(\ad_ctrl_inst|ad_ch7 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~9 ),
	.regout(\ad_ctrl_inst|ad_ch7 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch7[15] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch7[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch7[15] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch7[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch7[15] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch7[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_ch8[7] (
// Equation(s):
// \mcu_bus_inst|Selector9~10  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector9~9  & (\ad_ctrl_inst|ad_ch8 [15])) # (!\mcu_bus_inst|Selector9~9  & ((B1_ad_ch8[7]))))) # (!\mcu_bus_inst|address [1] & (((\mcu_bus_inst|Selector9~9 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\ad_ctrl_inst|ad_ch8 [15]),
	.datac(\ad_data~combout [7]),
	.datad(\mcu_bus_inst|Selector9~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector0~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~10 ),
	.regout(\ad_ctrl_inst|ad_ch8 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch8[7] .lut_mask = "dda0";
defparam \ad_ctrl_inst|ad_ch8[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch8[7] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch8[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch8[7] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch8[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \ad_ctrl_inst|ad_ch1[7] (
// Equation(s):
// \ad_ctrl_inst|ad_ch1 [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|ad_ch1[0]~0_combout , \ad_data~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[7] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch1[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[7] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch1[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[7] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \ad_ctrl_inst|ad_ch2[7] (
// Equation(s):
// \mcu_bus_inst|Selector9~6  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|address [0]) # ((B1_ad_ch2[7])))) # (!\mcu_bus_inst|address [1] & (!\mcu_bus_inst|address [0] & ((\ad_ctrl_inst|ad_ch1 [7]))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [1]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [7]),
	.datad(\ad_ctrl_inst|ad_ch1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~6 ),
	.regout(\ad_ctrl_inst|ad_ch2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[7] .lut_mask = "b9a8";
defparam \ad_ctrl_inst|ad_ch2[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[7] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch2[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[7] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch2[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \ad_ctrl_inst|ad_ch2[15] (
// Equation(s):
// \ad_ctrl_inst|ad_ch2 [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector3~0 , \ad_data~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector3~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch2[15] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch2[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch2[15] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch2[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch2[15] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch2[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \ad_ctrl_inst|ad_ch1[15] (
// Equation(s):
// \mcu_bus_inst|Selector9~7  = (\mcu_bus_inst|Selector9~6  & (((\ad_ctrl_inst|ad_ch2 [15])) # (!\mcu_bus_inst|address [0]))) # (!\mcu_bus_inst|Selector9~6  & (\mcu_bus_inst|address [0] & (B1_ad_ch1[15])))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|Selector9~6 ),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [15]),
	.datad(\ad_ctrl_inst|ad_ch2 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|ad_ch1[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~7 ),
	.regout(\ad_ctrl_inst|ad_ch1 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch1[15] .lut_mask = "ea62";
defparam \ad_ctrl_inst|ad_ch1[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch1[15] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch1[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch1[15] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \ad_ctrl_inst|ad_ch4[15] (
// Equation(s):
// \ad_ctrl_inst|ad_ch4 [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector5~0 , \ad_data~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch4 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[15] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch4[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[15] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch4[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[15] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch4[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \ad_ctrl_inst|ad_ch3[7] (
// Equation(s):
// \ad_ctrl_inst|ad_ch3 [7] = DFFEAS((((\ad_data~combout [7]))), GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector4~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad_data~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch3 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[7] .lut_mask = "ff00";
defparam \ad_ctrl_inst|ad_ch3[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[7] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch3[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[7] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch3[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \ad_ctrl_inst|ad_ch4[7] (
// Equation(s):
// \mcu_bus_inst|Selector9~4  = (\mcu_bus_inst|address [0] & (\mcu_bus_inst|address [1])) # (!\mcu_bus_inst|address [0] & ((\mcu_bus_inst|address [1] & (B1_ad_ch4[7])) # (!\mcu_bus_inst|address [1] & ((\ad_ctrl_inst|ad_ch3 [7])))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\ad_data~combout [7]),
	.datad(\ad_ctrl_inst|ad_ch3 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector5~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~4 ),
	.regout(\ad_ctrl_inst|ad_ch4 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch4[7] .lut_mask = "d9c8";
defparam \ad_ctrl_inst|ad_ch4[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch4[7] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch4[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch4[7] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch4[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \ad_ctrl_inst|ad_ch3[15] (
// Equation(s):
// \mcu_bus_inst|Selector9~5  = (\mcu_bus_inst|address [0] & ((\mcu_bus_inst|Selector9~4  & (\ad_ctrl_inst|ad_ch4 [15])) # (!\mcu_bus_inst|Selector9~4  & ((B1_ad_ch3[15]))))) # (!\mcu_bus_inst|address [0] & (((\mcu_bus_inst|Selector9~4 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_bus_inst|address [0]),
	.datab(\ad_ctrl_inst|ad_ch4 [15]),
	.datac(\ad_data~combout [15]),
	.datad(\mcu_bus_inst|Selector9~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~5 ),
	.regout(\ad_ctrl_inst|ad_ch3 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch3[15] .lut_mask = "dda0";
defparam \ad_ctrl_inst|ad_ch3[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch3[15] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch3[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch3[15] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch3[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \mcu_bus_inst|Selector9~8 (
// Equation(s):
// \mcu_bus_inst|Selector9~8_combout  = (\mcu_bus_inst|address [3] & (((\mcu_bus_inst|address [2])))) # (!\mcu_bus_inst|address [3] & ((\mcu_bus_inst|address [2] & ((\mcu_bus_inst|Selector9~5 ))) # (!\mcu_bus_inst|address [2] & (\mcu_bus_inst|Selector9~7 
// ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector9~7 ),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\mcu_bus_inst|address [2]),
	.datad(\mcu_bus_inst|Selector9~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector9~8 .lut_mask = "f2c2";
defparam \mcu_bus_inst|Selector9~8 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector9~8 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector9~8 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector9~8 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector9~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \ad_ctrl_inst|ad_ch6[15] (
// Equation(s):
// \ad_ctrl_inst|ad_ch6 [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector7~0 , \ad_data~combout [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch6 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[15] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch6[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[15] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch6[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[15] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch6[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \ad_ctrl_inst|ad_ch5[7] (
// Equation(s):
// \ad_ctrl_inst|ad_ch5 [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad_ctrl_inst|Selector6~0 , \ad_data~combout [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_data~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad_ctrl_inst|ad_ch5 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[7] .lut_mask = "0000";
defparam \ad_ctrl_inst|ad_ch5[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[7] .output_mode = "reg_only";
defparam \ad_ctrl_inst|ad_ch5[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[7] .sum_lutc_input = "datac";
defparam \ad_ctrl_inst|ad_ch5[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \ad_ctrl_inst|ad_ch5[15] (
// Equation(s):
// \mcu_bus_inst|Selector9~2  = (\mcu_bus_inst|address [0] & (((B1_ad_ch5[15]) # (\mcu_bus_inst|address [1])))) # (!\mcu_bus_inst|address [0] & (\ad_ctrl_inst|ad_ch5 [7] & ((!\mcu_bus_inst|address [1]))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch5 [7]),
	.datab(\mcu_bus_inst|address [0]),
	.datac(\ad_data~combout [15]),
	.datad(\mcu_bus_inst|address [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~2 ),
	.regout(\ad_ctrl_inst|ad_ch5 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch5[15] .lut_mask = "cce2";
defparam \ad_ctrl_inst|ad_ch5[15] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch5[15] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch5[15] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch5[15] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch5[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \ad_ctrl_inst|ad_ch6[7] (
// Equation(s):
// \mcu_bus_inst|Selector9~3  = (\mcu_bus_inst|address [1] & ((\mcu_bus_inst|Selector9~2  & (\ad_ctrl_inst|ad_ch6 [15])) # (!\mcu_bus_inst|Selector9~2  & ((B1_ad_ch6[7]))))) # (!\mcu_bus_inst|address [1] & (((\mcu_bus_inst|Selector9~2 ))))

	.clk(\clk~combout ),
	.dataa(\ad_ctrl_inst|ad_ch6 [15]),
	.datab(\mcu_bus_inst|address [1]),
	.datac(\ad_data~combout [7]),
	.datad(\mcu_bus_inst|Selector9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad_ctrl_inst|Selector7~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~3 ),
	.regout(\ad_ctrl_inst|ad_ch6 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad_ctrl_inst|ad_ch6[7] .lut_mask = "bbc0";
defparam \ad_ctrl_inst|ad_ch6[7] .operation_mode = "normal";
defparam \ad_ctrl_inst|ad_ch6[7] .output_mode = "comb_only";
defparam \ad_ctrl_inst|ad_ch6[7] .register_cascade_mode = "off";
defparam \ad_ctrl_inst|ad_ch6[7] .sum_lutc_input = "qfbk";
defparam \ad_ctrl_inst|ad_ch6[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \mcu_bus_inst|Selector9~11 (
// Equation(s):
// \mcu_bus_inst|Selector9~11_combout  = (\mcu_bus_inst|address [3] & ((\mcu_bus_inst|Selector9~8_combout  & (\mcu_bus_inst|Selector9~10 )) # (!\mcu_bus_inst|Selector9~8_combout  & ((\mcu_bus_inst|Selector9~3 ))))) # (!\mcu_bus_inst|address [3] & 
// (((\mcu_bus_inst|Selector9~8_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector9~10 ),
	.datab(\mcu_bus_inst|address [3]),
	.datac(\mcu_bus_inst|Selector9~8_combout ),
	.datad(\mcu_bus_inst|Selector9~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector9~11 .lut_mask = "bcb0";
defparam \mcu_bus_inst|Selector9~11 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector9~11 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector9~11 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector9~11 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector9~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \mcu_bus_inst|check_regs[7] (
// Equation(s):
// \mcu_bus_inst|check_regs [7] = (\mcu_bus_inst|check_regs[0]~0_combout  & (((\DB[7]~7 )))) # (!\mcu_bus_inst|check_regs[0]~0_combout  & (((\mcu_bus_inst|check_regs [7]))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|check_regs[0]~0_combout ),
	.datab(vcc),
	.datac(\DB[7]~7 ),
	.datad(\mcu_bus_inst|check_regs [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|check_regs [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|check_regs[7] .lut_mask = "f5a0";
defparam \mcu_bus_inst|check_regs[7] .operation_mode = "normal";
defparam \mcu_bus_inst|check_regs[7] .output_mode = "comb_only";
defparam \mcu_bus_inst|check_regs[7] .register_cascade_mode = "off";
defparam \mcu_bus_inst|check_regs[7] .sum_lutc_input = "datac";
defparam \mcu_bus_inst|check_regs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \mcu_bus_inst|Selector9~12 (
// Equation(s):
// \mcu_bus_inst|Selector9~12_combout  = (\mcu_bus_inst|Selector0~0_combout  & ((\mcu_bus_inst|Selector0~3_combout ) # ((\mcu_bus_inst|check_regs [7])))) # (!\mcu_bus_inst|Selector0~0_combout  & (!\mcu_bus_inst|Selector0~3_combout  & 
// (\mcu_bus_inst|Selector9~11_combout )))

	.clk(gnd),
	.dataa(\mcu_bus_inst|Selector0~0_combout ),
	.datab(\mcu_bus_inst|Selector0~3_combout ),
	.datac(\mcu_bus_inst|Selector9~11_combout ),
	.datad(\mcu_bus_inst|check_regs [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector9~12 .lut_mask = "ba98";
defparam \mcu_bus_inst|Selector9~12 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector9~12 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector9~12 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector9~12 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector9~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \mcu_bus_inst|Selector9~13 (
// Equation(s):
// \mcu_bus_inst|Selector9~13_combout  = (\mcu_bus_inst|Selector0~3_combout  & ((\mcu_bus_inst|Selector9~12_combout  & (\mcu_bus_inst|data_regs54[7]~7_combout )) # (!\mcu_bus_inst|Selector9~12_combout  & ((\mcu_bus_inst|Selector9~1_combout ))))) # 
// (!\mcu_bus_inst|Selector0~3_combout  & (((\mcu_bus_inst|Selector9~12_combout ))))

	.clk(gnd),
	.dataa(\mcu_bus_inst|data_regs54[7]~7_combout ),
	.datab(\mcu_bus_inst|Selector0~3_combout ),
	.datac(\mcu_bus_inst|Selector9~1_combout ),
	.datad(\mcu_bus_inst|Selector9~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|Selector9~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|Selector9~13 .lut_mask = "bbc0";
defparam \mcu_bus_inst|Selector9~13 .operation_mode = "normal";
defparam \mcu_bus_inst|Selector9~13 .output_mode = "comb_only";
defparam \mcu_bus_inst|Selector9~13 .register_cascade_mode = "off";
defparam \mcu_bus_inst|Selector9~13 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|Selector9~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \mcu_bus_inst|data_out[7]~6 (
// Equation(s):
// \mcu_bus_inst|data_out[7]~6_combout  = ((GLOBAL(\mcu_bus_inst|always1~0_combout ) & (\mcu_bus_inst|Selector9~13_combout )) # (!GLOBAL(\mcu_bus_inst|always1~0_combout ) & ((\mcu_bus_inst|data_out[7]~6_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_bus_inst|Selector9~13_combout ),
	.datac(\mcu_bus_inst|always1~0_combout ),
	.datad(\mcu_bus_inst|data_out[7]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mcu_bus_inst|data_out[7]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mcu_bus_inst|data_out[7]~6 .lut_mask = "cfc0";
defparam \mcu_bus_inst|data_out[7]~6 .operation_mode = "normal";
defparam \mcu_bus_inst|data_out[7]~6 .output_mode = "comb_only";
defparam \mcu_bus_inst|data_out[7]~6 .register_cascade_mode = "off";
defparam \mcu_bus_inst|data_out[7]~6 .sum_lutc_input = "datac";
defparam \mcu_bus_inst|data_out[7]~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[0]~I (
	.datain(\dds_inst|sine_out [0]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[0]));
// synopsys translate_off
defparam \sine_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[1]~I (
	.datain(\dds_inst|sine_out [1]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[1]));
// synopsys translate_off
defparam \sine_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[2]~I (
	.datain(\dds_inst|sine_out [2]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[2]));
// synopsys translate_off
defparam \sine_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[3]~I (
	.datain(\dds_inst|sine_out [3]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[3]));
// synopsys translate_off
defparam \sine_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[4]~I (
	.datain(\dds_inst|sine_out [4]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[4]));
// synopsys translate_off
defparam \sine_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[5]~I (
	.datain(\dds_inst|sine_out [5]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[5]));
// synopsys translate_off
defparam \sine_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[6]~I (
	.datain(\dds_inst|sine_out [6]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[6]));
// synopsys translate_off
defparam \sine_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[7]~I (
	.datain(\dds_inst|sine_out [7]),
	.oe(vcc),
	.combout(),
	.padio(sine_out[7]));
// synopsys translate_off
defparam \sine_out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sine_out[8]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(sine_out[8]));
// synopsys translate_off
defparam \sine_out[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_busy~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ad_busy));
// synopsys translate_off
defparam \ad_busy~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_os[0]~I (
	.datain(\mcu_bus_inst|data_regs50[0]$latch~combout ),
	.oe(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.combout(),
	.padio(ad_os[0]));
// synopsys translate_off
defparam \ad_os[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_os[1]~I (
	.datain(\mcu_bus_inst|data_regs50[1]$latch~combout ),
	.oe(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.combout(),
	.padio(ad_os[1]));
// synopsys translate_off
defparam \ad_os[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_os[2]~I (
	.datain(\mcu_bus_inst|data_regs50[2]$latch~combout ),
	.oe(\mcu_bus_inst|data_regs50[0]_1072~combout ),
	.combout(),
	.padio(ad_os[2]));
// synopsys translate_off
defparam \ad_os[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_cs~I (
	.datain(\dds_inst|wave_start~regout ),
	.oe(vcc),
	.combout(),
	.padio(ad_cs));
// synopsys translate_off
defparam \ad_cs~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_rd~I (
	.datain(\ad_ctrl_inst|ad_rd~regout ),
	.oe(vcc),
	.combout(),
	.padio(ad_rd));
// synopsys translate_off
defparam \ad_rd~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_reset~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ad_reset));
// synopsys translate_off
defparam \ad_reset~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_convstb~I (
	.datain(\ad_ctrl_inst|ad_convstb~regout ),
	.oe(vcc),
	.combout(),
	.padio(ad_convstb));
// synopsys translate_off
defparam \ad_convstb~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_convsta~I (
	.datain(\ad_ctrl_inst|ad_convsta~regout ),
	.oe(vcc),
	.combout(),
	.padio(ad_convsta));
// synopsys translate_off
defparam \ad_convsta~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_stby~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(ad_stby));
// synopsys translate_off
defparam \ad_stby~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ad_range~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(ad_range));
// synopsys translate_off
defparam \ad_range~I .operation_mode = "output";
// synopsys translate_on

endmodule
