

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Mon Jul  1 18:53:04 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 13 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 14 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z_j_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_j"   --->   Operation 16 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_i"   --->   Operation 17 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i32 %j_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.49ns)   --->   "%icmp_ln118 = icmp_eq  i3 %i_read, i3 0" [patchMaker.cpp:118]   --->   Operation 19 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln124 = add i3 %i_read, i3 7" [patchMaker.cpp:124]   --->   Operation 20 'add' 'add_ln124' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %add_ln124" [patchMaker.cpp:124]   --->   Operation 21 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln124" [patchMaker.cpp:124]   --->   Operation 22 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:124]   --->   Operation 23 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln126 = icmp_eq  i32 %j_read, i32 0" [patchMaker.cpp:126]   --->   Operation 24 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.57ns)   --->   "%add_ln132 = add i3 %empty, i3 7" [patchMaker.cpp:132]   --->   Operation 25 'add' 'add_ln132' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i3 %add_ln132" [patchMaker.cpp:132]   --->   Operation 26 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%radii_addr_1 = getelementptr i25 %radii, i64 0, i64 %zext_ln132" [patchMaker.cpp:132]   --->   Operation 27 'getelementptr' 'radii_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:132]   --->   Operation 28 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln134 = icmp_eq  i3 %k_read, i3 0" [patchMaker.cpp:134]   --->   Operation 29 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln140 = add i3 %k_read, i3 7" [patchMaker.cpp:140]   --->   Operation 30 'add' 'add_ln140' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i3 %add_ln140" [patchMaker.cpp:140]   --->   Operation 31 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%radii_addr_2 = getelementptr i25 %radii, i64 0, i64 %zext_ln140" [patchMaker.cpp:140]   --->   Operation 32 'getelementptr' 'radii_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:140]   --->   Operation 33 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 34 [2/2] (4.35ns)   --->   "%conv2 = sitofp i64 %z_j_read" [patchMaker.cpp:145]   --->   Operation 34 'sitofp' 'conv2' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 35 [2/2] (4.35ns)   --->   "%conv3 = sitofp i64 %z_i_read" [patchMaker.cpp:145]   --->   Operation 35 'sitofp' 'conv3' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.24>
ST_2 : Operation 36 [1/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:124]   --->   Operation 36 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 37 [1/1] (0.35ns)   --->   "%radius_i_1 = select i1 %icmp_ln118, i25 0, i25 %radius_i" [patchMaker.cpp:118]   --->   Operation 37 'select' 'radius_i_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i25 %radius_i_1" [patchMaker.cpp:114]   --->   Operation 38 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:132]   --->   Operation 39 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143_1)   --->   "%radius_j_1 = select i1 %icmp_ln126, i25 0, i25 %radius_j" [patchMaker.cpp:126]   --->   Operation 40 'select' 'radius_j_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143_1)   --->   "%zext_ln115 = zext i25 %radius_j_1" [patchMaker.cpp:115]   --->   Operation 41 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:140]   --->   Operation 42 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143)   --->   "%radius_k_1 = select i1 %icmp_ln134, i25 0, i25 %radius_k" [patchMaker.cpp:134]   --->   Operation 43 'select' 'radius_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143)   --->   "%zext_ln116 = zext i25 %radius_k_1" [patchMaker.cpp:116]   --->   Operation 44 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln143 = sub i26 %zext_ln116, i26 %zext_ln114" [patchMaker.cpp:143]   --->   Operation 45 'sub' 'sub_ln143' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i26 %sub_ln143" [patchMaker.cpp:143]   --->   Operation 46 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln143" [patchMaker.cpp:143]   --->   Operation 47 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln143_1 = sub i26 %zext_ln115, i26 %zext_ln114" [patchMaker.cpp:143]   --->   Operation 48 'sub' 'sub_ln143_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i26 %sub_ln143_1" [patchMaker.cpp:143]   --->   Operation 49 'sext' 'sext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln143_1" [patchMaker.cpp:143]   --->   Operation 50 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (4.35ns)   --->   "%conv2 = sitofp i64 %z_j_read" [patchMaker.cpp:145]   --->   Operation 51 'sitofp' 'conv2' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (4.35ns)   --->   "%conv3 = sitofp i64 %z_i_read" [patchMaker.cpp:145]   --->   Operation 52 'sitofp' 'conv3' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 53 [1/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln143" [patchMaker.cpp:143]   --->   Operation 53 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln143_1" [patchMaker.cpp:143]   --->   Operation 54 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 55 [6/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 55 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 56 [5/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 56 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 57 [4/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 57 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 58 [3/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 58 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 59 [2/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 59 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.06>
ST_9 : Operation 60 [1/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 60 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.90>
ST_10 : Operation 61 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv2, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [2/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv3, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 62 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 63 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv2, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 63 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv3, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 64 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.46>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 65 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 66 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 67 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %data_V"   --->   Operation 68 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_10, i1 0"   --->   Operation 69 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 70 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 71 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 72 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 73 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_9"   --->   Operation 74 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 75 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 76 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 77 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 78 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 79 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 80 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 81 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 82 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_1, i32 24, i32 87"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 84 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (1.14ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 85 'sub' 'result_V_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.41ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 86 'select' 'result_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 87 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 88 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 89 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %data_V_1"   --->   Operation 90 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_12, i1 0"   --->   Operation 91 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 92 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_11" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 93 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 94 'add' 'add_ln341_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 95 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.70ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_11"   --->   Operation 96 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 97 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 98 'select' 'ush_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i9 %ush_1"   --->   Operation 99 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 100 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 101 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 102 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 103 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 104 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_3, i32 24, i32 87"   --->   Operation 105 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i64 %zext_ln662_1, i64 %tmp_6"   --->   Operation 106 'select' 'val_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (1.14ns)   --->   "%result_V_6 = sub i64 0, i64 %val_1"   --->   Operation 107 'sub' 'result_V_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.41ns)   --->   "%result_V_7 = select i1 %p_Result_1, i64 %result_V_6, i64 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 108 'select' 'result_V_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145 = add i64 %result_V, i64 %z_i_read" [patchMaker.cpp:145]   --->   Operation 109 'add' 'add_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 110 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%sub_ln145 = sub i64 %add_ln145, i64 %result_V_7" [patchMaker.cpp:145]   --->   Operation 110 'sub' 'sub_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln145 = ret i64 %sub_ln145" [patchMaker.cpp:145]   --->   Operation 111 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ radii]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                                  (read          ) [ 0000000000000]
j_read                                  (read          ) [ 0000000000000]
i_read                                  (read          ) [ 0000000000000]
z_j_read                                (read          ) [ 0110000000000]
z_i_read                                (read          ) [ 0111111111111]
empty                                   (trunc         ) [ 0000000000000]
icmp_ln118                              (icmp          ) [ 0110000000000]
add_ln124                               (add           ) [ 0000000000000]
zext_ln124                              (zext          ) [ 0000000000000]
radii_addr                              (getelementptr ) [ 0110000000000]
icmp_ln126                              (icmp          ) [ 0110000000000]
add_ln132                               (add           ) [ 0000000000000]
zext_ln132                              (zext          ) [ 0000000000000]
radii_addr_1                            (getelementptr ) [ 0110000000000]
icmp_ln134                              (icmp          ) [ 0110000000000]
add_ln140                               (add           ) [ 0000000000000]
zext_ln140                              (zext          ) [ 0000000000000]
radii_addr_2                            (getelementptr ) [ 0110000000000]
radius_i                                (load          ) [ 0000000000000]
radius_i_1                              (select        ) [ 0000000000000]
zext_ln114                              (zext          ) [ 0000000000000]
radius_j                                (load          ) [ 0000000000000]
radius_j_1                              (select        ) [ 0000000000000]
zext_ln115                              (zext          ) [ 0000000000000]
radius_k                                (load          ) [ 0000000000000]
radius_k_1                              (select        ) [ 0000000000000]
zext_ln116                              (zext          ) [ 0000000000000]
sub_ln143                               (sub           ) [ 0000000000000]
sext_ln143                              (sext          ) [ 0101000000000]
sub_ln143_1                             (sub           ) [ 0000000000000]
sext_ln143_1                            (sext          ) [ 0101000000000]
conv2                                   (sitofp        ) [ 0101111111110]
conv3                                   (sitofp        ) [ 0101111111110]
conv                                    (sitofp        ) [ 0100111111000]
conv1                                   (sitofp        ) [ 0100111111000]
radii_leverArmF                         (fdiv          ) [ 0100000000110]
dc                                      (fmul          ) [ 0100000000001]
dc_1                                    (fmul          ) [ 0100000000001]
data_V                                  (bitcast       ) [ 0000000000000]
p_Result_s                              (bitselect     ) [ 0000000000000]
tmp_9                                   (partselect    ) [ 0000000000000]
tmp_10                                  (trunc         ) [ 0000000000000]
mantissa                                (bitconcatenate) [ 0000000000000]
zext_ln15                               (zext          ) [ 0000000000000]
zext_ln341                              (zext          ) [ 0000000000000]
add_ln341                               (add           ) [ 0000000000000]
isNeg                                   (bitselect     ) [ 0000000000000]
sub_ln1311                              (sub           ) [ 0000000000000]
sext_ln1311                             (sext          ) [ 0000000000000]
ush                                     (select        ) [ 0000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 0000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 0000000000000]
r_V                                     (lshr          ) [ 0000000000000]
r_V_1                                   (shl           ) [ 0000000000000]
tmp                                     (bitselect     ) [ 0000000000000]
zext_ln662                              (zext          ) [ 0000000000000]
tmp_1                                   (partselect    ) [ 0000000000000]
val                                     (select        ) [ 0000000000000]
result_V_2                              (sub           ) [ 0000000000000]
result_V                                (select        ) [ 0000000000000]
data_V_1                                (bitcast       ) [ 0000000000000]
p_Result_1                              (bitselect     ) [ 0000000000000]
tmp_11                                  (partselect    ) [ 0000000000000]
tmp_12                                  (trunc         ) [ 0000000000000]
mantissa_1                              (bitconcatenate) [ 0000000000000]
zext_ln15_1                             (zext          ) [ 0000000000000]
zext_ln341_1                            (zext          ) [ 0000000000000]
add_ln341_1                             (add           ) [ 0000000000000]
isNeg_1                                 (bitselect     ) [ 0000000000000]
sub_ln1311_1                            (sub           ) [ 0000000000000]
sext_ln1311_1                           (sext          ) [ 0000000000000]
ush_1                                   (select        ) [ 0000000000000]
sh_prom_i_i_i_i_i26_cast_cast_cast      (sext          ) [ 0000000000000]
sh_prom_i_i_i_i_i26_cast_cast_cast_cast (zext          ) [ 0000000000000]
r_V_2                                   (lshr          ) [ 0000000000000]
r_V_3                                   (shl           ) [ 0000000000000]
tmp_8                                   (bitselect     ) [ 0000000000000]
zext_ln662_1                            (zext          ) [ 0000000000000]
tmp_6                                   (partselect    ) [ 0000000000000]
val_1                                   (select        ) [ 0000000000000]
result_V_6                              (sub           ) [ 0000000000000]
result_V_7                              (select        ) [ 0000000000000]
add_ln145                               (add           ) [ 0000000000000]
sub_ln145                               (sub           ) [ 0000000000000]
ret_ln145                               (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_j">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_j"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="radii">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radii"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="k_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="3" slack="0"/>
<pin id="63" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="z_j_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_j_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="z_i_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_i_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="radii_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="25" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radii_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="25" slack="0"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="8" bw="3" slack="2147483647"/>
<pin id="107" dir="0" index="9" bw="25" slack="2147483647"/>
<pin id="108" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="25" slack="0"/>
<pin id="105" dir="1" index="7" bw="25" slack="0"/>
<pin id="109" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radius_i/1 radius_j/1 radius_k/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="radii_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="25" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radii_addr_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="radii_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="25" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radii_addr_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="8"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="8"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_1/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="radii_leverArmF/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv3/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="26" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="26" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="empty_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln118_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln124_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln124_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln126_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln132_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln132_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln134_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln140_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln140_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="radius_i_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="25" slack="0"/>
<pin id="212" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="radius_i_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln114_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="25" slack="0"/>
<pin id="217" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="radius_j_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="25" slack="0"/>
<pin id="223" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="radius_j_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln115_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="25" slack="0"/>
<pin id="228" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="radius_k_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="25" slack="0"/>
<pin id="234" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="radius_k_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln116_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="25" slack="0"/>
<pin id="239" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln143_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="25" slack="0"/>
<pin id="243" dir="0" index="1" bw="25" slack="0"/>
<pin id="244" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln143_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="26" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln143_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="25" slack="0"/>
<pin id="254" dir="0" index="1" bw="25" slack="0"/>
<pin id="255" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln143_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="26" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="data_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_10_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mantissa_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="23" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln15_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="25" slack="0"/>
<pin id="300" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln341_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln341_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="isNeg_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln1311_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln1311_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ush_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_V_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="25" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="111" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln662_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="111" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="8" slack="0"/>
<pin id="375" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="val_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="64" slack="0"/>
<pin id="384" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="result_V_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="result_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="64" slack="0"/>
<pin id="398" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="data_V_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_11_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="mantissa_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="25" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="23" slack="0"/>
<pin id="431" dir="0" index="3" bw="1" slack="0"/>
<pin id="432" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln15_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="25" slack="0"/>
<pin id="439" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln341_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_1/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln341_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_1/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="isNeg_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="9" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln1311_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln1311_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="ush_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="9" slack="0"/>
<pin id="473" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sh_prom_i_i_i_i_i26_cast_cast_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i26_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sh_prom_i_i_i_i_i26_cast_cast_cast_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i26_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="r_V_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="25" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="r_V_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="25" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="111" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln662_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="111" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="8" slack="0"/>
<pin id="514" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="val_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="64" slack="0"/>
<pin id="523" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/12 "/>
</bind>
</comp>

<comp id="527" class="1004" name="result_V_6_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="result_V_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="0" index="2" bw="64" slack="0"/>
<pin id="537" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_7/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln145_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="11"/>
<pin id="544" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln145_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/12 "/>
</bind>
</comp>

<comp id="552" class="1005" name="z_j_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_j_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="z_i_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_i_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="icmp_ln118_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="568" class="1005" name="radii_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="radii_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln126_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="578" class="1005" name="radii_addr_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="1"/>
<pin id="580" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="radii_addr_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln134_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="588" class="1005" name="radii_addr_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="1"/>
<pin id="590" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="radii_addr_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="sext_ln143_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln143 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sext_ln143_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln143_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="conv2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="8"/>
<pin id="605" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="conv3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="8"/>
<pin id="610" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="conv3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="conv_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="618" class="1005" name="conv1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="radii_leverArmF_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="radii_leverArmF "/>
</bind>
</comp>

<comp id="629" class="1005" name="dc_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="634" class="1005" name="dc_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="110"><net_src comp="90" pin="3"/><net_sink comp="97" pin=5"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="84" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="66" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="72" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="72" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="178"><net_src comp="66" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="153" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="195"><net_src comp="60" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="60" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="97" pin="11"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="97" pin="7"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="97" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="215" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="256"><net_src comp="226" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="215" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="263" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="263" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="274" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="274" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="312" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="306" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="298" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="298" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="352" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="385"><net_src comp="312" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="366" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="370" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="380" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="266" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="380" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="402" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="402" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="413" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="413" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="451" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="445" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="437" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="437" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="481" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="485" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="491" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="451" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="505" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="509" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="22" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="405" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="519" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="394" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="533" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="78" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="560"><net_src comp="84" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="566"><net_src comp="157" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="571"><net_src comp="90" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="576"><net_src comp="174" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="581"><net_src comp="111" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="586"><net_src comp="191" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="591"><net_src comp="119" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="596"><net_src comp="247" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="601"><net_src comp="258" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="606"><net_src comp="139" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="611"><net_src comp="143" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="616"><net_src comp="147" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="621"><net_src comp="150" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="626"><net_src comp="135" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="632"><net_src comp="127" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="637"><net_src comp="131" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="402" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: straightLineProjectorFromLayerIJtoK : z_i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : z_j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : k | {1 }
	Port: straightLineProjectorFromLayerIJtoK : radii | {1 2 }
  - Chain level:
	State 1
		zext_ln124 : 1
		radii_addr : 2
		radius_i : 3
		add_ln132 : 1
		zext_ln132 : 2
		radii_addr_1 : 3
		radius_j : 4
		zext_ln140 : 1
		radii_addr_2 : 2
		radius_k : 3
	State 2
		radius_i_1 : 1
		zext_ln114 : 2
		radius_j_1 : 1
		zext_ln115 : 2
		radius_k_1 : 1
		zext_ln116 : 2
		sub_ln143 : 3
		sext_ln143 : 4
		conv : 5
		sub_ln143_1 : 3
		sext_ln143_1 : 4
		conv1 : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		tmp_9 : 1
		tmp_10 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_1 : 9
		val : 11
		result_V_2 : 12
		result_V : 13
		p_Result_1 : 1
		tmp_11 : 1
		tmp_12 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln341_1 : 2
		add_ln341_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_1 : 3
		ush_1 : 5
		sh_prom_i_i_i_i_i26_cast_cast_cast : 6
		sh_prom_i_i_i_i_i26_cast_cast_cast_cast : 7
		r_V_2 : 8
		r_V_3 : 8
		tmp_8 : 9
		zext_ln662_1 : 10
		tmp_6 : 9
		val_1 : 11
		result_V_6 : 12
		result_V_7 : 13
		add_ln145 : 14
		sub_ln145 : 15
		ret_ln145 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   fmul   |                   grp_fu_127                   |    3    |   128   |    77   |
|          |                   grp_fu_131                   |    3    |   128   |    77   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                radius_i_1_fu_208               |    0    |    0    |    25   |
|          |                radius_j_1_fu_219               |    0    |    0    |    25   |
|          |                radius_k_1_fu_230               |    0    |    0    |    25   |
|          |                   ush_fu_330                   |    0    |    0    |    9    |
|  select  |                   val_fu_380                   |    0    |    0    |    63   |
|          |                 result_V_fu_394                |    0    |    0    |    63   |
|          |                  ush_1_fu_469                  |    0    |    0    |    9    |
|          |                  val_1_fu_519                  |    0    |    0    |    63   |
|          |                result_V_7_fu_533               |    0    |    0    |    63   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln143_fu_241                |    0    |    0    |    32   |
|          |               sub_ln143_1_fu_252               |    0    |    0    |    32   |
|          |                sub_ln1311_fu_320               |    0    |    0    |    15   |
|    sub   |                result_V_2_fu_388               |    0    |    0    |    71   |
|          |               sub_ln1311_1_fu_459              |    0    |    0    |    15   |
|          |                result_V_6_fu_527               |    0    |    0    |    71   |
|          |                sub_ln145_fu_546                |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_346                   |    0    |    0    |    92   |
|          |                  r_V_2_fu_485                  |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_352                  |    0    |    0    |    92   |
|          |                  r_V_3_fu_491                  |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                add_ln124_fu_163                |    0    |    0    |    10   |
|          |                add_ln132_fu_180                |    0    |    0    |    10   |
|    add   |                add_ln140_fu_197                |    0    |    0    |    10   |
|          |                add_ln341_fu_306                |    0    |    0    |    15   |
|          |               add_ln341_1_fu_445               |    0    |    0    |    15   |
|          |                add_ln145_fu_541                |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                icmp_ln118_fu_157               |    0    |    0    |    8    |
|   icmp   |                icmp_ln126_fu_174               |    0    |    0    |    20   |
|          |                icmp_ln134_fu_191               |    0    |    0    |    8    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                k_read_read_fu_60               |    0    |    0    |    0    |
|          |                j_read_read_fu_66               |    0    |    0    |    0    |
|   read   |                i_read_read_fu_72               |    0    |    0    |    0    |
|          |               z_j_read_read_fu_78              |    0    |    0    |    0    |
|          |               z_i_read_read_fu_84              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   fdiv   |                   grp_fu_135                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   grp_fu_139                   |    0    |    0    |    0    |
|  sitofp  |                   grp_fu_143                   |    0    |    0    |    0    |
|          |                   grp_fu_147                   |    0    |    0    |    0    |
|          |                   grp_fu_150                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  empty_fu_153                  |    0    |    0    |    0    |
|   trunc  |                  tmp_10_fu_284                 |    0    |    0    |    0    |
|          |                  tmp_12_fu_423                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln124_fu_169               |    0    |    0    |    0    |
|          |                zext_ln132_fu_186               |    0    |    0    |    0    |
|          |                zext_ln140_fu_203               |    0    |    0    |    0    |
|          |                zext_ln114_fu_215               |    0    |    0    |    0    |
|          |                zext_ln115_fu_226               |    0    |    0    |    0    |
|          |                zext_ln116_fu_237               |    0    |    0    |    0    |
|   zext   |                zext_ln15_fu_298                |    0    |    0    |    0    |
|          |                zext_ln341_fu_302               |    0    |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_342  |    0    |    0    |    0    |
|          |                zext_ln662_fu_366               |    0    |    0    |    0    |
|          |               zext_ln15_1_fu_437               |    0    |    0    |    0    |
|          |               zext_ln341_1_fu_441              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i26_cast_cast_cast_cast_fu_481 |    0    |    0    |    0    |
|          |               zext_ln662_1_fu_505              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln143_fu_247               |    0    |    0    |    0    |
|          |               sext_ln143_1_fu_258              |    0    |    0    |    0    |
|   sext   |               sext_ln1311_fu_326               |    0    |    0    |    0    |
|          |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_338    |    0    |    0    |    0    |
|          |              sext_ln1311_1_fu_465              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i26_cast_cast_cast_fu_477   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                p_Result_s_fu_266               |    0    |    0    |    0    |
|          |                  isNeg_fu_312                  |    0    |    0    |    0    |
| bitselect|                   tmp_fu_358                   |    0    |    0    |    0    |
|          |                p_Result_1_fu_405               |    0    |    0    |    0    |
|          |                 isNeg_1_fu_451                 |    0    |    0    |    0    |
|          |                  tmp_8_fu_497                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_9_fu_274                  |    0    |    0    |    0    |
|partselect|                  tmp_1_fu_370                  |    0    |    0    |    0    |
|          |                  tmp_11_fu_413                 |    0    |    0    |    0    |
|          |                  tmp_6_fu_509                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 mantissa_fu_288                |    0    |    0    |    0    |
|          |                mantissa_1_fu_427               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    6    |   256   |   1327  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     conv1_reg_618     |   32   |
|     conv2_reg_603     |   32   |
|     conv3_reg_608     |   32   |
|      conv_reg_613     |   32   |
|      dc_1_reg_634     |   32   |
|       dc_reg_629      |   32   |
|   icmp_ln118_reg_563  |    1   |
|   icmp_ln126_reg_573  |    1   |
|   icmp_ln134_reg_583  |    1   |
|  radii_addr_1_reg_578 |    3   |
|  radii_addr_2_reg_588 |    3   |
|   radii_addr_reg_568  |    3   |
|radii_leverArmF_reg_623|   32   |
|  sext_ln143_1_reg_598 |   32   |
|   sext_ln143_reg_593  |   32   |
|    z_i_read_reg_557   |   64   |
|    z_j_read_reg_552   |   64   |
+-----------------------+--------+
|         Total         |   428  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_97 |  p5  |   2  |  25  |   50   ||    9    |
|    grp_fu_139    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_143    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_147    |  p0  |   2  |  26  |   52   ||    9    |
|    grp_fu_150    |  p0  |   2  |  26  |   52   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   416  ||  2.709  ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   256  |  1327  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   428  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   684  |  1390  |
+-----------+--------+--------+--------+--------+
