
jjj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002aa8  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08002aa8  0c002aa8  0000aaa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000014  08002ab8  0c002ab8  0000aab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          00000028  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         00000034  20000830  0c002ad0  00010830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000380  00000000  00000000  00010868  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000044c3  00000000  00000000  00010be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ee7  00000000  00000000  000150ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005e29  00000000  00000000  00015f92  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000007d8  00000000  00000000  0001bdbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00096e29  00000000  00000000  0001c594  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000d08  00000000  00000000  000b33bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000278  00000000  00000000  000b40c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000373  00000000  00000000  000b4340  2**0
                  CONTENTS, READONLY
 15 .debug_macro  00019575  00000000  00000000  000b46b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 cb 02 00 08 db 02 00 08     ... ............
 8000010:	eb 02 00 08 fb 02 00 08 0b 03 00 08 00 00 00 00     ................
	...
 800002c:	1b 03 00 08 2b 03 00 08 00 00 00 00 3b 03 00 08     ....+.......;...
 800003c:	4b 03 00 08 5b 03 00 08 6b 03 00 08 7b 03 00 08     K...[...k...{...
 800004c:	8b 03 00 08 9b 03 00 08 ab 03 00 08 bb 03 00 08     ................
 800005c:	cb 03 00 08 db 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 eb 03 00 08 00 00 00 00 fb 03 00 08     ................
 800007c:	0b 04 00 08 1b 04 00 08 2b 04 00 08 3b 04 00 08     ........+...;...
 800008c:	4b 04 00 08 5b 04 00 08 6b 04 00 08 7b 04 00 08     K...[...k...{...
 800009c:	8b 04 00 08 9b 04 00 08 ab 04 00 08 bb 04 00 08     ................
 80000ac:	cb 04 00 08 db 04 00 08 eb 04 00 08 fb 04 00 08     ................
 80000bc:	0b 05 00 08 1b 05 00 08 2b 05 00 08 3b 05 00 08     ........+...;...
 80000cc:	4b 05 00 08 5b 05 00 08 6b 05 00 08 7b 05 00 08     K...[...k...{...
 80000dc:	8b 05 00 08 9b 05 00 08 ab 05 00 08 bb 05 00 08     ................
 80000ec:	cb 05 00 08 db 05 00 08 eb 05 00 08 fb 05 00 08     ................
 80000fc:	0b 06 00 08 1b 06 00 08 29 06 00 08 37 06 00 08     ........)...7...
 800010c:	45 06 00 08 53 06 00 08 61 06 00 08 6f 06 00 08     E...S...a...o...
 800011c:	7d 06 00 08 8b 06 00 08 99 06 00 08 a7 06 00 08     }...............
 800012c:	b5 06 00 08 c3 06 00 08 d1 06 00 08 df 06 00 08     ................
 800013c:	ed 06 00 08 fb 06 00 08 09 07 00 08 17 07 00 08     ................
 800014c:	25 07 00 08 33 07 00 08 41 07 00 08 4f 07 00 08     %...3...A...O...
 800015c:	5d 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ]...............
 800016c:	00 00 00 00 6b 07 00 08 79 07 00 08 87 07 00 08     ....k...y.......
 800017c:	95 07 00 08 a3 07 00 08 b1 07 00 08 bf 07 00 08     ................
 800018c:	cd 07 00 08 db 07 00 08 e9 07 00 08 f7 07 00 08     ................
 800019c:	05 08 00 08 13 08 00 08 21 08 00 08 2f 08 00 08     ........!.../...
 80001ac:	3d 08 00 08 4b 08 00 08 59 08 00 08 67 08 00 08     =...K...Y...g...
 80001bc:	75 08 00 08 83 08 00 08 91 08 00 08 9f 08 00 08     u...............
 80001cc:	ad 08 00 08 bb 08 00 08 c9 08 00 08 d7 08 00 08     ................
 80001dc:	00 00 00 00 e5 08 00 08 f3 08 00 08 01 09 00 08     ................
 80001ec:	0f 09 00 08 1d 09 00 08 00 00 00 00 2b 09 00 08     ............+...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000af5 	.word	0x08000af5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08001815 	.word	0x08001815

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c002ad0 	.word	0x0c002ad0
   LDR R1, =__Xmc4500_sData
 800029c:	20000830 	.word	0x20000830
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	00000034 	.word	0x00000034
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	00000028 	.word	0x00000028
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000b91 	.word	0x08000b91
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08002a15 	.word	0x08002a15
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	0800121d 	.word	0x0800121d
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <NMI_Handler_Veneer>:
 80002ca:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 800093c <GPDMA1_0_IRQHandler_Veneer+0x12>
 80002ce:	b500      	push	{lr}
 80002d0:	b081      	sub	sp, #4
 80002d2:	4780      	blx	r0
 80002d4:	b001      	add	sp, #4
 80002d6:	bd00      	pop	{pc}

080002d8 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002d8:	e7fe      	b.n	80002d8 <HardFault_Handler>

080002da <HardFault_Handler_Veneer>:
 80002da:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000940 <GPDMA1_0_IRQHandler_Veneer+0x16>
 80002de:	b500      	push	{lr}
 80002e0:	b081      	sub	sp, #4
 80002e2:	4780      	blx	r0
 80002e4:	b001      	add	sp, #4
 80002e6:	bd00      	pop	{pc}

080002e8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler>

080002ea <MemManage_Handler_Veneer>:
 80002ea:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000944 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 80002ee:	b500      	push	{lr}
 80002f0:	b081      	sub	sp, #4
 80002f2:	4780      	blx	r0
 80002f4:	b001      	add	sp, #4
 80002f6:	bd00      	pop	{pc}

080002f8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002f8:	e7fe      	b.n	80002f8 <BusFault_Handler>

080002fa <BusFault_Handler_Veneer>:
 80002fa:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000948 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 80002fe:	b500      	push	{lr}
 8000300:	b081      	sub	sp, #4
 8000302:	4780      	blx	r0
 8000304:	b001      	add	sp, #4
 8000306:	bd00      	pop	{pc}

08000308 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000308:	e7fe      	b.n	8000308 <UsageFault_Handler>

0800030a <UsageFault_Handler_Veneer>:
 800030a:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 800094c <GPDMA1_0_IRQHandler_Veneer+0x22>
 800030e:	b500      	push	{lr}
 8000310:	b081      	sub	sp, #4
 8000312:	4780      	blx	r0
 8000314:	b001      	add	sp, #4
 8000316:	bd00      	pop	{pc}

08000318 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000318:	e7fe      	b.n	8000318 <SVC_Handler>

0800031a <SVC_Handler_Veneer>:
 800031a:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000950 <GPDMA1_0_IRQHandler_Veneer+0x26>
 800031e:	b500      	push	{lr}
 8000320:	b081      	sub	sp, #4
 8000322:	4780      	blx	r0
 8000324:	b001      	add	sp, #4
 8000326:	bd00      	pop	{pc}

08000328 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000328:	e7fe      	b.n	8000328 <DebugMon_Handler>

0800032a <DebugMon_Handler_Veneer>:
 800032a:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000954 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 800032e:	b500      	push	{lr}
 8000330:	b081      	sub	sp, #4
 8000332:	4780      	blx	r0
 8000334:	b001      	add	sp, #4
 8000336:	bd00      	pop	{pc}

08000338 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000338:	e7fe      	b.n	8000338 <PendSV_Handler>

0800033a <PendSV_Handler_Veneer>:
 800033a:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000958 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 800033e:	b500      	push	{lr}
 8000340:	b081      	sub	sp, #4
 8000342:	4780      	blx	r0
 8000344:	b001      	add	sp, #4
 8000346:	bd00      	pop	{pc}

08000348 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000348:	e7fe      	b.n	8000348 <SysTick_Handler>

0800034a <SysTick_Handler_Veneer>:
 800034a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 800095c <GPDMA1_0_IRQHandler_Veneer+0x32>
 800034e:	b500      	push	{lr}
 8000350:	b081      	sub	sp, #4
 8000352:	4780      	blx	r0
 8000354:	b001      	add	sp, #4
 8000356:	bd00      	pop	{pc}

08000358 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000358:	e7fe      	b.n	8000358 <SCU_0_IRQHandler>

0800035a <SCU_0_IRQHandler_Veneer>:
 800035a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000960 <GPDMA1_0_IRQHandler_Veneer+0x36>
 800035e:	b500      	push	{lr}
 8000360:	b081      	sub	sp, #4
 8000362:	4780      	blx	r0
 8000364:	b001      	add	sp, #4
 8000366:	bd00      	pop	{pc}

08000368 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000368:	e7fe      	b.n	8000368 <ERU0_0_IRQHandler>

0800036a <ERU0_0_IRQHandler_Veneer>:
 800036a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000964 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 800036e:	b500      	push	{lr}
 8000370:	b081      	sub	sp, #4
 8000372:	4780      	blx	r0
 8000374:	b001      	add	sp, #4
 8000376:	bd00      	pop	{pc}

08000378 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000378:	e7fe      	b.n	8000378 <ERU0_1_IRQHandler>

0800037a <ERU0_1_IRQHandler_Veneer>:
 800037a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000968 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 800037e:	b500      	push	{lr}
 8000380:	b081      	sub	sp, #4
 8000382:	4780      	blx	r0
 8000384:	b001      	add	sp, #4
 8000386:	bd00      	pop	{pc}

08000388 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000388:	e7fe      	b.n	8000388 <ERU0_2_IRQHandler>

0800038a <ERU0_2_IRQHandler_Veneer>:
 800038a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 800096c <GPDMA1_0_IRQHandler_Veneer+0x42>
 800038e:	b500      	push	{lr}
 8000390:	b081      	sub	sp, #4
 8000392:	4780      	blx	r0
 8000394:	b001      	add	sp, #4
 8000396:	bd00      	pop	{pc}

08000398 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000398:	e7fe      	b.n	8000398 <ERU0_3_IRQHandler>

0800039a <ERU0_3_IRQHandler_Veneer>:
 800039a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000970 <GPDMA1_0_IRQHandler_Veneer+0x46>
 800039e:	b500      	push	{lr}
 80003a0:	b081      	sub	sp, #4
 80003a2:	4780      	blx	r0
 80003a4:	b001      	add	sp, #4
 80003a6:	bd00      	pop	{pc}

080003a8 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80003a8:	e7fe      	b.n	80003a8 <ERU1_0_IRQHandler>

080003aa <ERU1_0_IRQHandler_Veneer>:
 80003aa:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000974 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 80003ae:	b500      	push	{lr}
 80003b0:	b081      	sub	sp, #4
 80003b2:	4780      	blx	r0
 80003b4:	b001      	add	sp, #4
 80003b6:	bd00      	pop	{pc}

080003b8 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003b8:	e7fe      	b.n	80003b8 <ERU1_1_IRQHandler>

080003ba <ERU1_1_IRQHandler_Veneer>:
 80003ba:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000978 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 80003be:	b500      	push	{lr}
 80003c0:	b081      	sub	sp, #4
 80003c2:	4780      	blx	r0
 80003c4:	b001      	add	sp, #4
 80003c6:	bd00      	pop	{pc}

080003c8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003c8:	e7fe      	b.n	80003c8 <ERU1_2_IRQHandler>

080003ca <ERU1_2_IRQHandler_Veneer>:
 80003ca:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 800097c <GPDMA1_0_IRQHandler_Veneer+0x52>
 80003ce:	b500      	push	{lr}
 80003d0:	b081      	sub	sp, #4
 80003d2:	4780      	blx	r0
 80003d4:	b001      	add	sp, #4
 80003d6:	bd00      	pop	{pc}

080003d8 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003d8:	e7fe      	b.n	80003d8 <ERU1_3_IRQHandler>

080003da <ERU1_3_IRQHandler_Veneer>:
 80003da:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000980 <GPDMA1_0_IRQHandler_Veneer+0x56>
 80003de:	b500      	push	{lr}
 80003e0:	b081      	sub	sp, #4
 80003e2:	4780      	blx	r0
 80003e4:	b001      	add	sp, #4
 80003e6:	bd00      	pop	{pc}

080003e8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003e8:	e7fe      	b.n	80003e8 <PMU0_0_IRQHandler>

080003ea <PMU0_0_IRQHandler_Veneer>:
 80003ea:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000984 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 80003ee:	b500      	push	{lr}
 80003f0:	b081      	sub	sp, #4
 80003f2:	4780      	blx	r0
 80003f4:	b001      	add	sp, #4
 80003f6:	bd00      	pop	{pc}

080003f8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003f8:	e7fe      	b.n	80003f8 <VADC0_C0_0_IRQHandler>

080003fa <VADC0_C0_0_IRQHandler_Veneer>:
 80003fa:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000988 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 80003fe:	b500      	push	{lr}
 8000400:	b081      	sub	sp, #4
 8000402:	4780      	blx	r0
 8000404:	b001      	add	sp, #4
 8000406:	bd00      	pop	{pc}

08000408 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000408:	e7fe      	b.n	8000408 <VADC0_C0_1_IRQHandler>

0800040a <VADC0_C0_1_IRQHandler_Veneer>:
 800040a:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 800098c <GPDMA1_0_IRQHandler_Veneer+0x62>
 800040e:	b500      	push	{lr}
 8000410:	b081      	sub	sp, #4
 8000412:	4780      	blx	r0
 8000414:	b001      	add	sp, #4
 8000416:	bd00      	pop	{pc}

08000418 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000418:	e7fe      	b.n	8000418 <VADC0_C0_2_IRQHandler>

0800041a <VADC0_C0_2_IRQHandler_Veneer>:
 800041a:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000990 <GPDMA1_0_IRQHandler_Veneer+0x66>
 800041e:	b500      	push	{lr}
 8000420:	b081      	sub	sp, #4
 8000422:	4780      	blx	r0
 8000424:	b001      	add	sp, #4
 8000426:	bd00      	pop	{pc}

08000428 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000428:	e7fe      	b.n	8000428 <VADC0_C0_3_IRQHandler>

0800042a <VADC0_C0_3_IRQHandler_Veneer>:
 800042a:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000994 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 800042e:	b500      	push	{lr}
 8000430:	b081      	sub	sp, #4
 8000432:	4780      	blx	r0
 8000434:	b001      	add	sp, #4
 8000436:	bd00      	pop	{pc}

08000438 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000438:	e7fe      	b.n	8000438 <VADC0_G0_0_IRQHandler>

0800043a <VADC0_G0_0_IRQHandler_Veneer>:
 800043a:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000998 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 800043e:	b500      	push	{lr}
 8000440:	b081      	sub	sp, #4
 8000442:	4780      	blx	r0
 8000444:	b001      	add	sp, #4
 8000446:	bd00      	pop	{pc}

08000448 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000448:	e7fe      	b.n	8000448 <VADC0_G0_1_IRQHandler>

0800044a <VADC0_G0_1_IRQHandler_Veneer>:
 800044a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 800099c <GPDMA1_0_IRQHandler_Veneer+0x72>
 800044e:	b500      	push	{lr}
 8000450:	b081      	sub	sp, #4
 8000452:	4780      	blx	r0
 8000454:	b001      	add	sp, #4
 8000456:	bd00      	pop	{pc}

08000458 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000458:	e7fe      	b.n	8000458 <VADC0_G0_2_IRQHandler>

0800045a <VADC0_G0_2_IRQHandler_Veneer>:
 800045a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 80009a0 <GPDMA1_0_IRQHandler_Veneer+0x76>
 800045e:	b500      	push	{lr}
 8000460:	b081      	sub	sp, #4
 8000462:	4780      	blx	r0
 8000464:	b001      	add	sp, #4
 8000466:	bd00      	pop	{pc}

08000468 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000468:	e7fe      	b.n	8000468 <VADC0_G0_3_IRQHandler>

0800046a <VADC0_G0_3_IRQHandler_Veneer>:
 800046a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 80009a4 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 800046e:	b500      	push	{lr}
 8000470:	b081      	sub	sp, #4
 8000472:	4780      	blx	r0
 8000474:	b001      	add	sp, #4
 8000476:	bd00      	pop	{pc}

08000478 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000478:	e7fe      	b.n	8000478 <VADC0_G1_0_IRQHandler>

0800047a <VADC0_G1_0_IRQHandler_Veneer>:
 800047a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 80009a8 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 800047e:	b500      	push	{lr}
 8000480:	b081      	sub	sp, #4
 8000482:	4780      	blx	r0
 8000484:	b001      	add	sp, #4
 8000486:	bd00      	pop	{pc}

08000488 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000488:	e7fe      	b.n	8000488 <VADC0_G1_1_IRQHandler>

0800048a <VADC0_G1_1_IRQHandler_Veneer>:
 800048a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 80009ac <GPDMA1_0_IRQHandler_Veneer+0x82>
 800048e:	b500      	push	{lr}
 8000490:	b081      	sub	sp, #4
 8000492:	4780      	blx	r0
 8000494:	b001      	add	sp, #4
 8000496:	bd00      	pop	{pc}

08000498 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000498:	e7fe      	b.n	8000498 <VADC0_G1_2_IRQHandler>

0800049a <VADC0_G1_2_IRQHandler_Veneer>:
 800049a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 80009b0 <GPDMA1_0_IRQHandler_Veneer+0x86>
 800049e:	b500      	push	{lr}
 80004a0:	b081      	sub	sp, #4
 80004a2:	4780      	blx	r0
 80004a4:	b001      	add	sp, #4
 80004a6:	bd00      	pop	{pc}

080004a8 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80004a8:	e7fe      	b.n	80004a8 <VADC0_G1_3_IRQHandler>

080004aa <VADC0_G1_3_IRQHandler_Veneer>:
 80004aa:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009b4 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 80004ae:	b500      	push	{lr}
 80004b0:	b081      	sub	sp, #4
 80004b2:	4780      	blx	r0
 80004b4:	b001      	add	sp, #4
 80004b6:	bd00      	pop	{pc}

080004b8 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004b8:	e7fe      	b.n	80004b8 <VADC0_G2_0_IRQHandler>

080004ba <VADC0_G2_0_IRQHandler_Veneer>:
 80004ba:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009b8 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 80004be:	b500      	push	{lr}
 80004c0:	b081      	sub	sp, #4
 80004c2:	4780      	blx	r0
 80004c4:	b001      	add	sp, #4
 80004c6:	bd00      	pop	{pc}

080004c8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004c8:	e7fe      	b.n	80004c8 <VADC0_G2_1_IRQHandler>

080004ca <VADC0_G2_1_IRQHandler_Veneer>:
 80004ca:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009bc <GPDMA1_0_IRQHandler_Veneer+0x92>
 80004ce:	b500      	push	{lr}
 80004d0:	b081      	sub	sp, #4
 80004d2:	4780      	blx	r0
 80004d4:	b001      	add	sp, #4
 80004d6:	bd00      	pop	{pc}

080004d8 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004d8:	e7fe      	b.n	80004d8 <VADC0_G2_2_IRQHandler>

080004da <VADC0_G2_2_IRQHandler_Veneer>:
 80004da:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009c0 <GPDMA1_0_IRQHandler_Veneer+0x96>
 80004de:	b500      	push	{lr}
 80004e0:	b081      	sub	sp, #4
 80004e2:	4780      	blx	r0
 80004e4:	b001      	add	sp, #4
 80004e6:	bd00      	pop	{pc}

080004e8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004e8:	e7fe      	b.n	80004e8 <VADC0_G2_3_IRQHandler>

080004ea <VADC0_G2_3_IRQHandler_Veneer>:
 80004ea:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009c4 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 80004ee:	b500      	push	{lr}
 80004f0:	b081      	sub	sp, #4
 80004f2:	4780      	blx	r0
 80004f4:	b001      	add	sp, #4
 80004f6:	bd00      	pop	{pc}

080004f8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004f8:	e7fe      	b.n	80004f8 <VADC0_G3_0_IRQHandler>

080004fa <VADC0_G3_0_IRQHandler_Veneer>:
 80004fa:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009c8 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 80004fe:	b500      	push	{lr}
 8000500:	b081      	sub	sp, #4
 8000502:	4780      	blx	r0
 8000504:	b001      	add	sp, #4
 8000506:	bd00      	pop	{pc}

08000508 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000508:	e7fe      	b.n	8000508 <VADC0_G3_1_IRQHandler>

0800050a <VADC0_G3_1_IRQHandler_Veneer>:
 800050a:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009cc <GPDMA1_0_IRQHandler_Veneer+0xa2>
 800050e:	b500      	push	{lr}
 8000510:	b081      	sub	sp, #4
 8000512:	4780      	blx	r0
 8000514:	b001      	add	sp, #4
 8000516:	bd00      	pop	{pc}

08000518 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000518:	e7fe      	b.n	8000518 <VADC0_G3_2_IRQHandler>

0800051a <VADC0_G3_2_IRQHandler_Veneer>:
 800051a:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009d0 <GPDMA1_0_IRQHandler_Veneer+0xa6>
 800051e:	b500      	push	{lr}
 8000520:	b081      	sub	sp, #4
 8000522:	4780      	blx	r0
 8000524:	b001      	add	sp, #4
 8000526:	bd00      	pop	{pc}

08000528 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000528:	e7fe      	b.n	8000528 <VADC0_G3_3_IRQHandler>

0800052a <VADC0_G3_3_IRQHandler_Veneer>:
 800052a:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009d4 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 800052e:	b500      	push	{lr}
 8000530:	b081      	sub	sp, #4
 8000532:	4780      	blx	r0
 8000534:	b001      	add	sp, #4
 8000536:	bd00      	pop	{pc}

08000538 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000538:	e7fe      	b.n	8000538 <DSD0_0_IRQHandler>

0800053a <DSD0_0_IRQHandler_Veneer>:
 800053a:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009d8 <GPDMA1_0_IRQHandler_Veneer+0xae>
 800053e:	b500      	push	{lr}
 8000540:	b081      	sub	sp, #4
 8000542:	4780      	blx	r0
 8000544:	b001      	add	sp, #4
 8000546:	bd00      	pop	{pc}

08000548 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000548:	e7fe      	b.n	8000548 <DSD0_1_IRQHandler>

0800054a <DSD0_1_IRQHandler_Veneer>:
 800054a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009dc <GPDMA1_0_IRQHandler_Veneer+0xb2>
 800054e:	b500      	push	{lr}
 8000550:	b081      	sub	sp, #4
 8000552:	4780      	blx	r0
 8000554:	b001      	add	sp, #4
 8000556:	bd00      	pop	{pc}

08000558 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000558:	e7fe      	b.n	8000558 <DSD0_2_IRQHandler>

0800055a <DSD0_2_IRQHandler_Veneer>:
 800055a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009e0 <GPDMA1_0_IRQHandler_Veneer+0xb6>
 800055e:	b500      	push	{lr}
 8000560:	b081      	sub	sp, #4
 8000562:	4780      	blx	r0
 8000564:	b001      	add	sp, #4
 8000566:	bd00      	pop	{pc}

08000568 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000568:	e7fe      	b.n	8000568 <DSD0_3_IRQHandler>

0800056a <DSD0_3_IRQHandler_Veneer>:
 800056a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009e4 <GPDMA1_0_IRQHandler_Veneer+0xba>
 800056e:	b500      	push	{lr}
 8000570:	b081      	sub	sp, #4
 8000572:	4780      	blx	r0
 8000574:	b001      	add	sp, #4
 8000576:	bd00      	pop	{pc}

08000578 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000578:	e7fe      	b.n	8000578 <DSD0_4_IRQHandler>

0800057a <DSD0_4_IRQHandler_Veneer>:
 800057a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009e8 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 800057e:	b500      	push	{lr}
 8000580:	b081      	sub	sp, #4
 8000582:	4780      	blx	r0
 8000584:	b001      	add	sp, #4
 8000586:	bd00      	pop	{pc}

08000588 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000588:	e7fe      	b.n	8000588 <DSD0_5_IRQHandler>

0800058a <DSD0_5_IRQHandler_Veneer>:
 800058a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009ec <GPDMA1_0_IRQHandler_Veneer+0xc2>
 800058e:	b500      	push	{lr}
 8000590:	b081      	sub	sp, #4
 8000592:	4780      	blx	r0
 8000594:	b001      	add	sp, #4
 8000596:	bd00      	pop	{pc}

08000598 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000598:	e7fe      	b.n	8000598 <DSD0_6_IRQHandler>

0800059a <DSD0_6_IRQHandler_Veneer>:
 800059a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009f0 <GPDMA1_0_IRQHandler_Veneer+0xc6>
 800059e:	b500      	push	{lr}
 80005a0:	b081      	sub	sp, #4
 80005a2:	4780      	blx	r0
 80005a4:	b001      	add	sp, #4
 80005a6:	bd00      	pop	{pc}

080005a8 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80005a8:	e7fe      	b.n	80005a8 <DSD0_7_IRQHandler>

080005aa <DSD0_7_IRQHandler_Veneer>:
 80005aa:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009f4 <GPDMA1_0_IRQHandler_Veneer+0xca>
 80005ae:	b500      	push	{lr}
 80005b0:	b081      	sub	sp, #4
 80005b2:	4780      	blx	r0
 80005b4:	b001      	add	sp, #4
 80005b6:	bd00      	pop	{pc}

080005b8 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005b8:	e7fe      	b.n	80005b8 <DAC0_0_IRQHandler>

080005ba <DAC0_0_IRQHandler_Veneer>:
 80005ba:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009f8 <GPDMA1_0_IRQHandler_Veneer+0xce>
 80005be:	b500      	push	{lr}
 80005c0:	b081      	sub	sp, #4
 80005c2:	4780      	blx	r0
 80005c4:	b001      	add	sp, #4
 80005c6:	bd00      	pop	{pc}

080005c8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005c8:	e7fe      	b.n	80005c8 <DAC0_1_IRQHandler>

080005ca <DAC0_1_IRQHandler_Veneer>:
 80005ca:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009fc <GPDMA1_0_IRQHandler_Veneer+0xd2>
 80005ce:	b500      	push	{lr}
 80005d0:	b081      	sub	sp, #4
 80005d2:	4780      	blx	r0
 80005d4:	b001      	add	sp, #4
 80005d6:	bd00      	pop	{pc}

080005d8 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005d8:	e7fe      	b.n	80005d8 <CCU40_0_IRQHandler>

080005da <CCU40_0_IRQHandler_Veneer>:
 80005da:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000a00 <GPDMA1_0_IRQHandler_Veneer+0xd6>
 80005de:	b500      	push	{lr}
 80005e0:	b081      	sub	sp, #4
 80005e2:	4780      	blx	r0
 80005e4:	b001      	add	sp, #4
 80005e6:	bd00      	pop	{pc}

080005e8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005e8:	e7fe      	b.n	80005e8 <CCU40_1_IRQHandler>

080005ea <CCU40_1_IRQHandler_Veneer>:
 80005ea:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000a04 <GPDMA1_0_IRQHandler_Veneer+0xda>
 80005ee:	b500      	push	{lr}
 80005f0:	b081      	sub	sp, #4
 80005f2:	4780      	blx	r0
 80005f4:	b001      	add	sp, #4
 80005f6:	bd00      	pop	{pc}

080005f8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005f8:	e7fe      	b.n	80005f8 <CCU40_2_IRQHandler>

080005fa <CCU40_2_IRQHandler_Veneer>:
 80005fa:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000a08 <GPDMA1_0_IRQHandler_Veneer+0xde>
 80005fe:	b500      	push	{lr}
 8000600:	b081      	sub	sp, #4
 8000602:	4780      	blx	r0
 8000604:	b001      	add	sp, #4
 8000606:	bd00      	pop	{pc}

08000608 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000608:	e7fe      	b.n	8000608 <CCU40_3_IRQHandler>

0800060a <CCU40_3_IRQHandler_Veneer>:
 800060a:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000a0c <GPDMA1_0_IRQHandler_Veneer+0xe2>
 800060e:	b500      	push	{lr}
 8000610:	b081      	sub	sp, #4
 8000612:	4780      	blx	r0
 8000614:	b001      	add	sp, #4
 8000616:	bd00      	pop	{pc}

08000618 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000618:	e7fe      	b.n	8000618 <CCU41_0_IRQHandler>

0800061a <CCU41_0_IRQHandler_Veneer>:
 800061a:	48fd      	ldr	r0, [pc, #1012]	; (8000a10 <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 800061c:	b500      	push	{lr}
 800061e:	b081      	sub	sp, #4
 8000620:	4780      	blx	r0
 8000622:	b001      	add	sp, #4
 8000624:	bd00      	pop	{pc}

08000626 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000626:	e7fe      	b.n	8000626 <CCU41_1_IRQHandler>

08000628 <CCU41_1_IRQHandler_Veneer>:
 8000628:	48fa      	ldr	r0, [pc, #1000]	; (8000a14 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000634:	e7fe      	b.n	8000634 <CCU41_2_IRQHandler>

08000636 <CCU41_2_IRQHandler_Veneer>:
 8000636:	48f8      	ldr	r0, [pc, #992]	; (8000a18 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8000638:	b500      	push	{lr}
 800063a:	b081      	sub	sp, #4
 800063c:	4780      	blx	r0
 800063e:	b001      	add	sp, #4
 8000640:	bd00      	pop	{pc}

08000642 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000642:	e7fe      	b.n	8000642 <CCU41_3_IRQHandler>

08000644 <CCU41_3_IRQHandler_Veneer>:
 8000644:	48f5      	ldr	r0, [pc, #980]	; (8000a1c <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8000646:	b500      	push	{lr}
 8000648:	b081      	sub	sp, #4
 800064a:	4780      	blx	r0
 800064c:	b001      	add	sp, #4
 800064e:	bd00      	pop	{pc}

08000650 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000650:	e7fe      	b.n	8000650 <CCU42_0_IRQHandler>

08000652 <CCU42_0_IRQHandler_Veneer>:
 8000652:	48f3      	ldr	r0, [pc, #972]	; (8000a20 <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8000654:	b500      	push	{lr}
 8000656:	b081      	sub	sp, #4
 8000658:	4780      	blx	r0
 800065a:	b001      	add	sp, #4
 800065c:	bd00      	pop	{pc}

0800065e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800065e:	e7fe      	b.n	800065e <CCU42_1_IRQHandler>

08000660 <CCU42_1_IRQHandler_Veneer>:
 8000660:	48f0      	ldr	r0, [pc, #960]	; (8000a24 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800066c:	e7fe      	b.n	800066c <CCU42_2_IRQHandler>

0800066e <CCU42_2_IRQHandler_Veneer>:
 800066e:	48ee      	ldr	r0, [pc, #952]	; (8000a28 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 8000670:	b500      	push	{lr}
 8000672:	b081      	sub	sp, #4
 8000674:	4780      	blx	r0
 8000676:	b001      	add	sp, #4
 8000678:	bd00      	pop	{pc}

0800067a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800067a:	e7fe      	b.n	800067a <CCU42_3_IRQHandler>

0800067c <CCU42_3_IRQHandler_Veneer>:
 800067c:	48eb      	ldr	r0, [pc, #940]	; (8000a2c <GPDMA1_0_IRQHandler_Veneer+0x102>)
 800067e:	b500      	push	{lr}
 8000680:	b081      	sub	sp, #4
 8000682:	4780      	blx	r0
 8000684:	b001      	add	sp, #4
 8000686:	bd00      	pop	{pc}

08000688 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000688:	e7fe      	b.n	8000688 <CCU43_0_IRQHandler>

0800068a <CCU43_0_IRQHandler_Veneer>:
 800068a:	48e9      	ldr	r0, [pc, #932]	; (8000a30 <GPDMA1_0_IRQHandler_Veneer+0x106>)
 800068c:	b500      	push	{lr}
 800068e:	b081      	sub	sp, #4
 8000690:	4780      	blx	r0
 8000692:	b001      	add	sp, #4
 8000694:	bd00      	pop	{pc}

08000696 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000696:	e7fe      	b.n	8000696 <CCU43_1_IRQHandler>

08000698 <CCU43_1_IRQHandler_Veneer>:
 8000698:	48e6      	ldr	r0, [pc, #920]	; (8000a34 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <CCU43_2_IRQHandler>

080006a6 <CCU43_2_IRQHandler_Veneer>:
 80006a6:	48e4      	ldr	r0, [pc, #912]	; (8000a38 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 80006a8:	b500      	push	{lr}
 80006aa:	b081      	sub	sp, #4
 80006ac:	4780      	blx	r0
 80006ae:	b001      	add	sp, #4
 80006b0:	bd00      	pop	{pc}

080006b2 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80006b2:	e7fe      	b.n	80006b2 <CCU43_3_IRQHandler>

080006b4 <CCU43_3_IRQHandler_Veneer>:
 80006b4:	48e1      	ldr	r0, [pc, #900]	; (8000a3c <GPDMA1_0_IRQHandler_Veneer+0x112>)
 80006b6:	b500      	push	{lr}
 80006b8:	b081      	sub	sp, #4
 80006ba:	4780      	blx	r0
 80006bc:	b001      	add	sp, #4
 80006be:	bd00      	pop	{pc}

080006c0 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006c0:	e7fe      	b.n	80006c0 <CCU80_0_IRQHandler>

080006c2 <CCU80_0_IRQHandler_Veneer>:
 80006c2:	48df      	ldr	r0, [pc, #892]	; (8000a40 <GPDMA1_0_IRQHandler_Veneer+0x116>)
 80006c4:	b500      	push	{lr}
 80006c6:	b081      	sub	sp, #4
 80006c8:	4780      	blx	r0
 80006ca:	b001      	add	sp, #4
 80006cc:	bd00      	pop	{pc}

080006ce <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ce:	e7fe      	b.n	80006ce <CCU80_1_IRQHandler>

080006d0 <CCU80_1_IRQHandler_Veneer>:
 80006d0:	48dc      	ldr	r0, [pc, #880]	; (8000a44 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <CCU80_2_IRQHandler>

080006de <CCU80_2_IRQHandler_Veneer>:
 80006de:	48da      	ldr	r0, [pc, #872]	; (8000a48 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 80006e0:	b500      	push	{lr}
 80006e2:	b081      	sub	sp, #4
 80006e4:	4780      	blx	r0
 80006e6:	b001      	add	sp, #4
 80006e8:	bd00      	pop	{pc}

080006ea <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006ea:	e7fe      	b.n	80006ea <CCU80_3_IRQHandler>

080006ec <CCU80_3_IRQHandler_Veneer>:
 80006ec:	48d7      	ldr	r0, [pc, #860]	; (8000a4c <GPDMA1_0_IRQHandler_Veneer+0x122>)
 80006ee:	b500      	push	{lr}
 80006f0:	b081      	sub	sp, #4
 80006f2:	4780      	blx	r0
 80006f4:	b001      	add	sp, #4
 80006f6:	bd00      	pop	{pc}

080006f8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006f8:	e7fe      	b.n	80006f8 <CCU81_0_IRQHandler>

080006fa <CCU81_0_IRQHandler_Veneer>:
 80006fa:	48d5      	ldr	r0, [pc, #852]	; (8000a50 <GPDMA1_0_IRQHandler_Veneer+0x126>)
 80006fc:	b500      	push	{lr}
 80006fe:	b081      	sub	sp, #4
 8000700:	4780      	blx	r0
 8000702:	b001      	add	sp, #4
 8000704:	bd00      	pop	{pc}

08000706 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000706:	e7fe      	b.n	8000706 <CCU81_1_IRQHandler>

08000708 <CCU81_1_IRQHandler_Veneer>:
 8000708:	48d2      	ldr	r0, [pc, #840]	; (8000a54 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000714:	e7fe      	b.n	8000714 <CCU81_2_IRQHandler>

08000716 <CCU81_2_IRQHandler_Veneer>:
 8000716:	48d0      	ldr	r0, [pc, #832]	; (8000a58 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8000718:	b500      	push	{lr}
 800071a:	b081      	sub	sp, #4
 800071c:	4780      	blx	r0
 800071e:	b001      	add	sp, #4
 8000720:	bd00      	pop	{pc}

08000722 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000722:	e7fe      	b.n	8000722 <CCU81_3_IRQHandler>

08000724 <CCU81_3_IRQHandler_Veneer>:
 8000724:	48cd      	ldr	r0, [pc, #820]	; (8000a5c <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8000726:	b500      	push	{lr}
 8000728:	b081      	sub	sp, #4
 800072a:	4780      	blx	r0
 800072c:	b001      	add	sp, #4
 800072e:	bd00      	pop	{pc}

08000730 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000730:	e7fe      	b.n	8000730 <POSIF0_0_IRQHandler>

08000732 <POSIF0_0_IRQHandler_Veneer>:
 8000732:	48cb      	ldr	r0, [pc, #812]	; (8000a60 <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8000734:	b500      	push	{lr}
 8000736:	b081      	sub	sp, #4
 8000738:	4780      	blx	r0
 800073a:	b001      	add	sp, #4
 800073c:	bd00      	pop	{pc}

0800073e <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800073e:	e7fe      	b.n	800073e <POSIF0_1_IRQHandler>

08000740 <POSIF0_1_IRQHandler_Veneer>:
 8000740:	48c8      	ldr	r0, [pc, #800]	; (8000a64 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800074c:	e7fe      	b.n	800074c <POSIF1_0_IRQHandler>

0800074e <POSIF1_0_IRQHandler_Veneer>:
 800074e:	48c6      	ldr	r0, [pc, #792]	; (8000a68 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 8000750:	b500      	push	{lr}
 8000752:	b081      	sub	sp, #4
 8000754:	4780      	blx	r0
 8000756:	b001      	add	sp, #4
 8000758:	bd00      	pop	{pc}

0800075a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800075a:	e7fe      	b.n	800075a <POSIF1_1_IRQHandler>

0800075c <POSIF1_1_IRQHandler_Veneer>:
 800075c:	48c3      	ldr	r0, [pc, #780]	; (8000a6c <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800075e:	b500      	push	{lr}
 8000760:	b081      	sub	sp, #4
 8000762:	4780      	blx	r0
 8000764:	b001      	add	sp, #4
 8000766:	bd00      	pop	{pc}

08000768 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000768:	e7fe      	b.n	8000768 <CAN0_0_IRQHandler>

0800076a <CAN0_0_IRQHandler_Veneer>:
 800076a:	48c1      	ldr	r0, [pc, #772]	; (8000a70 <GPDMA1_0_IRQHandler_Veneer+0x146>)
 800076c:	b500      	push	{lr}
 800076e:	b081      	sub	sp, #4
 8000770:	4780      	blx	r0
 8000772:	b001      	add	sp, #4
 8000774:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000776:	e7fe      	b.n	8000776 <CAN0_0_IRQHandler_Veneer+0xc>

08000778 <CAN0_1_IRQHandler_Veneer>:
 8000778:	48be      	ldr	r0, [pc, #760]	; (8000a74 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000784:	e7fe      	b.n	8000784 <CAN0_2_IRQHandler>

08000786 <CAN0_2_IRQHandler_Veneer>:
 8000786:	48bc      	ldr	r0, [pc, #752]	; (8000a78 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 8000788:	b500      	push	{lr}
 800078a:	b081      	sub	sp, #4
 800078c:	4780      	blx	r0
 800078e:	b001      	add	sp, #4
 8000790:	bd00      	pop	{pc}

08000792 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000792:	e7fe      	b.n	8000792 <CAN0_3_IRQHandler>

08000794 <CAN0_3_IRQHandler_Veneer>:
 8000794:	48b9      	ldr	r0, [pc, #740]	; (8000a7c <GPDMA1_0_IRQHandler_Veneer+0x152>)
 8000796:	b500      	push	{lr}
 8000798:	b081      	sub	sp, #4
 800079a:	4780      	blx	r0
 800079c:	b001      	add	sp, #4
 800079e:	bd00      	pop	{pc}

080007a0 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80007a0:	e7fe      	b.n	80007a0 <CAN0_4_IRQHandler>

080007a2 <CAN0_4_IRQHandler_Veneer>:
 80007a2:	48b7      	ldr	r0, [pc, #732]	; (8000a80 <GPDMA1_0_IRQHandler_Veneer+0x156>)
 80007a4:	b500      	push	{lr}
 80007a6:	b081      	sub	sp, #4
 80007a8:	4780      	blx	r0
 80007aa:	b001      	add	sp, #4
 80007ac:	bd00      	pop	{pc}

080007ae <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80007ae:	e7fe      	b.n	80007ae <CAN0_5_IRQHandler>

080007b0 <CAN0_5_IRQHandler_Veneer>:
 80007b0:	48b4      	ldr	r0, [pc, #720]	; (8000a84 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CAN0_6_IRQHandler>

080007be <CAN0_6_IRQHandler_Veneer>:
 80007be:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80007c0:	b500      	push	{lr}
 80007c2:	b081      	sub	sp, #4
 80007c4:	4780      	blx	r0
 80007c6:	b001      	add	sp, #4
 80007c8:	bd00      	pop	{pc}

080007ca <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007ca:	e7fe      	b.n	80007ca <CAN0_7_IRQHandler>

080007cc <CAN0_7_IRQHandler_Veneer>:
 80007cc:	48af      	ldr	r0, [pc, #700]	; (8000a8c <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80007ce:	b500      	push	{lr}
 80007d0:	b081      	sub	sp, #4
 80007d2:	4780      	blx	r0
 80007d4:	b001      	add	sp, #4
 80007d6:	bd00      	pop	{pc}

080007d8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007d8:	e7fe      	b.n	80007d8 <USIC0_0_IRQHandler>

080007da <USIC0_0_IRQHandler_Veneer>:
 80007da:	48ad      	ldr	r0, [pc, #692]	; (8000a90 <GPDMA1_0_IRQHandler_Veneer+0x166>)
 80007dc:	b500      	push	{lr}
 80007de:	b081      	sub	sp, #4
 80007e0:	4780      	blx	r0
 80007e2:	b001      	add	sp, #4
 80007e4:	bd00      	pop	{pc}

080007e6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007e6:	e7fe      	b.n	80007e6 <USIC0_1_IRQHandler>

080007e8 <USIC0_1_IRQHandler_Veneer>:
 80007e8:	48aa      	ldr	r0, [pc, #680]	; (8000a94 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <USIC0_2_IRQHandler>

080007f6 <USIC0_2_IRQHandler_Veneer>:
 80007f6:	48a8      	ldr	r0, [pc, #672]	; (8000a98 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 80007f8:	b500      	push	{lr}
 80007fa:	b081      	sub	sp, #4
 80007fc:	4780      	blx	r0
 80007fe:	b001      	add	sp, #4
 8000800:	bd00      	pop	{pc}

08000802 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000802:	e7fe      	b.n	8000802 <USIC0_3_IRQHandler>

08000804 <USIC0_3_IRQHandler_Veneer>:
 8000804:	48a5      	ldr	r0, [pc, #660]	; (8000a9c <GPDMA1_0_IRQHandler_Veneer+0x172>)
 8000806:	b500      	push	{lr}
 8000808:	b081      	sub	sp, #4
 800080a:	4780      	blx	r0
 800080c:	b001      	add	sp, #4
 800080e:	bd00      	pop	{pc}

08000810 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000810:	e7fe      	b.n	8000810 <USIC0_4_IRQHandler>

08000812 <USIC0_4_IRQHandler_Veneer>:
 8000812:	48a3      	ldr	r0, [pc, #652]	; (8000aa0 <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8000814:	b500      	push	{lr}
 8000816:	b081      	sub	sp, #4
 8000818:	4780      	blx	r0
 800081a:	b001      	add	sp, #4
 800081c:	bd00      	pop	{pc}

0800081e <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800081e:	e7fe      	b.n	800081e <USIC0_5_IRQHandler>

08000820 <USIC0_5_IRQHandler_Veneer>:
 8000820:	48a0      	ldr	r0, [pc, #640]	; (8000aa4 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8000822:	b500      	push	{lr}
 8000824:	b081      	sub	sp, #4
 8000826:	4780      	blx	r0
 8000828:	b001      	add	sp, #4
 800082a:	bd00      	pop	{pc}

0800082c <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800082c:	e7fe      	b.n	800082c <USIC1_0_IRQHandler>

0800082e <USIC1_0_IRQHandler_Veneer>:
 800082e:	489e      	ldr	r0, [pc, #632]	; (8000aa8 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8000830:	b500      	push	{lr}
 8000832:	b081      	sub	sp, #4
 8000834:	4780      	blx	r0
 8000836:	b001      	add	sp, #4
 8000838:	bd00      	pop	{pc}

0800083a <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800083a:	e7fe      	b.n	800083a <USIC1_1_IRQHandler>

0800083c <USIC1_1_IRQHandler_Veneer>:
 800083c:	489b      	ldr	r0, [pc, #620]	; (8000aac <GPDMA1_0_IRQHandler_Veneer+0x182>)
 800083e:	b500      	push	{lr}
 8000840:	b081      	sub	sp, #4
 8000842:	4780      	blx	r0
 8000844:	b001      	add	sp, #4
 8000846:	bd00      	pop	{pc}

08000848 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000848:	e7fe      	b.n	8000848 <USIC1_2_IRQHandler>

0800084a <USIC1_2_IRQHandler_Veneer>:
 800084a:	4899      	ldr	r0, [pc, #612]	; (8000ab0 <GPDMA1_0_IRQHandler_Veneer+0x186>)
 800084c:	b500      	push	{lr}
 800084e:	b081      	sub	sp, #4
 8000850:	4780      	blx	r0
 8000852:	b001      	add	sp, #4
 8000854:	bd00      	pop	{pc}

08000856 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000856:	e7fe      	b.n	8000856 <USIC1_3_IRQHandler>

08000858 <USIC1_3_IRQHandler_Veneer>:
 8000858:	4896      	ldr	r0, [pc, #600]	; (8000ab4 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000864:	e7fe      	b.n	8000864 <USIC1_4_IRQHandler>

08000866 <USIC1_4_IRQHandler_Veneer>:
 8000866:	4894      	ldr	r0, [pc, #592]	; (8000ab8 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8000868:	b500      	push	{lr}
 800086a:	b081      	sub	sp, #4
 800086c:	4780      	blx	r0
 800086e:	b001      	add	sp, #4
 8000870:	bd00      	pop	{pc}

08000872 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000872:	e7fe      	b.n	8000872 <USIC1_5_IRQHandler>

08000874 <USIC1_5_IRQHandler_Veneer>:
 8000874:	4891      	ldr	r0, [pc, #580]	; (8000abc <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8000876:	b500      	push	{lr}
 8000878:	b081      	sub	sp, #4
 800087a:	4780      	blx	r0
 800087c:	b001      	add	sp, #4
 800087e:	bd00      	pop	{pc}

08000880 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000880:	e7fe      	b.n	8000880 <USIC2_0_IRQHandler>

08000882 <USIC2_0_IRQHandler_Veneer>:
 8000882:	488f      	ldr	r0, [pc, #572]	; (8000ac0 <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8000884:	b500      	push	{lr}
 8000886:	b081      	sub	sp, #4
 8000888:	4780      	blx	r0
 800088a:	b001      	add	sp, #4
 800088c:	bd00      	pop	{pc}

0800088e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800088e:	e7fe      	b.n	800088e <USIC2_1_IRQHandler>

08000890 <USIC2_1_IRQHandler_Veneer>:
 8000890:	488c      	ldr	r0, [pc, #560]	; (8000ac4 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 8000892:	b500      	push	{lr}
 8000894:	b081      	sub	sp, #4
 8000896:	4780      	blx	r0
 8000898:	b001      	add	sp, #4
 800089a:	bd00      	pop	{pc}

0800089c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800089c:	e7fe      	b.n	800089c <USIC2_2_IRQHandler>

0800089e <USIC2_2_IRQHandler_Veneer>:
 800089e:	488a      	ldr	r0, [pc, #552]	; (8000ac8 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 80008a0:	b500      	push	{lr}
 80008a2:	b081      	sub	sp, #4
 80008a4:	4780      	blx	r0
 80008a6:	b001      	add	sp, #4
 80008a8:	bd00      	pop	{pc}

080008aa <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80008aa:	e7fe      	b.n	80008aa <USIC2_3_IRQHandler>

080008ac <USIC2_3_IRQHandler_Veneer>:
 80008ac:	4887      	ldr	r0, [pc, #540]	; (8000acc <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 80008ae:	b500      	push	{lr}
 80008b0:	b081      	sub	sp, #4
 80008b2:	4780      	blx	r0
 80008b4:	b001      	add	sp, #4
 80008b6:	bd00      	pop	{pc}

080008b8 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008b8:	e7fe      	b.n	80008b8 <USIC2_4_IRQHandler>

080008ba <USIC2_4_IRQHandler_Veneer>:
 80008ba:	4885      	ldr	r0, [pc, #532]	; (8000ad0 <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 80008bc:	b500      	push	{lr}
 80008be:	b081      	sub	sp, #4
 80008c0:	4780      	blx	r0
 80008c2:	b001      	add	sp, #4
 80008c4:	bd00      	pop	{pc}

080008c6 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008c6:	e7fe      	b.n	80008c6 <USIC2_5_IRQHandler>

080008c8 <USIC2_5_IRQHandler_Veneer>:
 80008c8:	4882      	ldr	r0, [pc, #520]	; (8000ad4 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <LEDTS0_0_IRQHandler>

080008d6 <LEDTS0_0_IRQHandler_Veneer>:
 80008d6:	4880      	ldr	r0, [pc, #512]	; (8000ad8 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 80008d8:	b500      	push	{lr}
 80008da:	b081      	sub	sp, #4
 80008dc:	4780      	blx	r0
 80008de:	b001      	add	sp, #4
 80008e0:	bd00      	pop	{pc}

080008e2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008e2:	e7fe      	b.n	80008e2 <FCE0_0_IRQHandler>

080008e4 <FCE0_0_IRQHandler_Veneer>:
 80008e4:	487d      	ldr	r0, [pc, #500]	; (8000adc <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 80008e6:	b500      	push	{lr}
 80008e8:	b081      	sub	sp, #4
 80008ea:	4780      	blx	r0
 80008ec:	b001      	add	sp, #4
 80008ee:	bd00      	pop	{pc}

080008f0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008f0:	e7fe      	b.n	80008f0 <GPDMA0_0_IRQHandler>

080008f2 <GPDMA0_0_IRQHandler_Veneer>:
 80008f2:	487b      	ldr	r0, [pc, #492]	; (8000ae0 <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 80008f4:	b500      	push	{lr}
 80008f6:	b081      	sub	sp, #4
 80008f8:	4780      	blx	r0
 80008fa:	b001      	add	sp, #4
 80008fc:	bd00      	pop	{pc}

080008fe <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008fe:	e7fe      	b.n	80008fe <SDMMC0_0_IRQHandler>

08000900 <SDMMC0_0_IRQHandler_Veneer>:
 8000900:	4878      	ldr	r0, [pc, #480]	; (8000ae4 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 8000902:	b500      	push	{lr}
 8000904:	b081      	sub	sp, #4
 8000906:	4780      	blx	r0
 8000908:	b001      	add	sp, #4
 800090a:	bd00      	pop	{pc}

0800090c <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800090c:	e7fe      	b.n	800090c <USB0_0_IRQHandler>

0800090e <USB0_0_IRQHandler_Veneer>:
 800090e:	4876      	ldr	r0, [pc, #472]	; (8000ae8 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 8000910:	b500      	push	{lr}
 8000912:	b081      	sub	sp, #4
 8000914:	4780      	blx	r0
 8000916:	b001      	add	sp, #4
 8000918:	bd00      	pop	{pc}

0800091a <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800091a:	e7fe      	b.n	800091a <ETH0_0_IRQHandler>

0800091c <ETH0_0_IRQHandler_Veneer>:
 800091c:	4873      	ldr	r0, [pc, #460]	; (8000aec <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 800091e:	b500      	push	{lr}
 8000920:	b081      	sub	sp, #4
 8000922:	4780      	blx	r0
 8000924:	b001      	add	sp, #4
 8000926:	bd00      	pop	{pc}

08000928 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000928:	e7fe      	b.n	8000928 <GPDMA1_0_IRQHandler>

0800092a <GPDMA1_0_IRQHandler_Veneer>:
 800092a:	4871      	ldr	r0, [pc, #452]	; (8000af0 <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 800092c:	b500      	push	{lr}
 800092e:	b081      	sub	sp, #4
 8000930:	4780      	blx	r0
 8000932:	b001      	add	sp, #4
 8000934:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000936:	f04f 0001 	mov.w	r0, #1
    BX LR
 800093a:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800093c:	080002c9 	.word	0x080002c9
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000940:	080002d9 	.word	0x080002d9
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000944:	080002e9 	.word	0x080002e9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000948:	080002f9 	.word	0x080002f9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800094c:	08000309 	.word	0x08000309
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000950:	08000319 	.word	0x08000319
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000954:	08000329 	.word	0x08000329
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000958:	08000339 	.word	0x08000339
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800095c:	08000349 	.word	0x08000349
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000960:	08000359 	.word	0x08000359
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000964:	08000369 	.word	0x08000369
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000968:	08000379 	.word	0x08000379
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800096c:	08000389 	.word	0x08000389
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000970:	08000399 	.word	0x08000399
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000974:	080003a9 	.word	0x080003a9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000978:	080003b9 	.word	0x080003b9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800097c:	080003c9 	.word	0x080003c9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000980:	080003d9 	.word	0x080003d9
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000984:	080003e9 	.word	0x080003e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000988:	080003f9 	.word	0x080003f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800098c:	08000409 	.word	0x08000409
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000990:	08000419 	.word	0x08000419
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000994:	08000429 	.word	0x08000429
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000998:	08000439 	.word	0x08000439
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800099c:	08000449 	.word	0x08000449
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80009a0:	08000459 	.word	0x08000459
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80009a4:	08000469 	.word	0x08000469
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80009a8:	08000479 	.word	0x08000479
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80009ac:	08000489 	.word	0x08000489
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80009b0:	08000499 	.word	0x08000499
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009b4:	080004a9 	.word	0x080004a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009b8:	080004b9 	.word	0x080004b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009bc:	080004c9 	.word	0x080004c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009c0:	080004d9 	.word	0x080004d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009c4:	080004e9 	.word	0x080004e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009c8:	080004f9 	.word	0x080004f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009cc:	08000509 	.word	0x08000509
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009d0:	08000519 	.word	0x08000519
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009d4:	08000529 	.word	0x08000529
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009d8:	08000539 	.word	0x08000539
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009dc:	08000549 	.word	0x08000549
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009e0:	08000559 	.word	0x08000559
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009e4:	08000569 	.word	0x08000569
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009e8:	08000579 	.word	0x08000579
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009ec:	08000589 	.word	0x08000589
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009f0:	08000599 	.word	0x08000599
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009f4:	080005a9 	.word	0x080005a9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009f8:	080005b9 	.word	0x080005b9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009fc:	080005c9 	.word	0x080005c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000a00:	080005d9 	.word	0x080005d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000a04:	080005e9 	.word	0x080005e9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000a08:	080005f9 	.word	0x080005f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000a0c:	08000609 	.word	0x08000609
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000a10:	08000619 	.word	0x08000619
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a14:	08000627 	.word	0x08000627
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a18:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a1c:	08000643 	.word	0x08000643
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a20:	08000651 	.word	0x08000651
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a24:	0800065f 	.word	0x0800065f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a28:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a2c:	0800067b 	.word	0x0800067b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a30:	08000689 	.word	0x08000689
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a34:	08000697 	.word	0x08000697
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a38:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a3c:	080006b3 	.word	0x080006b3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a40:	080006c1 	.word	0x080006c1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a44:	080006cf 	.word	0x080006cf
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a48:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a4c:	080006eb 	.word	0x080006eb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a50:	080006f9 	.word	0x080006f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a54:	08000707 	.word	0x08000707
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a58:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a5c:	08000723 	.word	0x08000723
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a60:	08000731 	.word	0x08000731
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a64:	0800073f 	.word	0x0800073f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a68:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a6c:	0800075b 	.word	0x0800075b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a70:	08000769 	.word	0x08000769
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a74:	080011a5 	.word	0x080011a5
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a78:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a7c:	08000793 	.word	0x08000793
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a80:	080007a1 	.word	0x080007a1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a84:	080007af 	.word	0x080007af
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a88:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a8c:	080007cb 	.word	0x080007cb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a90:	080007d9 	.word	0x080007d9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a94:	080007e7 	.word	0x080007e7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a98:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a9c:	08000803 	.word	0x08000803
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000aa0:	08000811 	.word	0x08000811
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000aa4:	0800081f 	.word	0x0800081f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000aa8:	0800082d 	.word	0x0800082d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000aac:	0800083b 	.word	0x0800083b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000ab0:	08000849 	.word	0x08000849
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000ab4:	08000857 	.word	0x08000857
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000ab8:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000abc:	08000873 	.word	0x08000873
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000ac0:	08000881 	.word	0x08000881
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ac4:	0800088f 	.word	0x0800088f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ac8:	0800089d 	.word	0x0800089d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000acc:	080008ab 	.word	0x080008ab
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000ad0:	080008b9 	.word	0x080008b9
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ad4:	080008c7 	.word	0x080008c7
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ad8:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000adc:	080008e3 	.word	0x080008e3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ae0:	080008f1 	.word	0x080008f1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ae4:	080008ff 	.word	0x080008ff
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ae8:	0800090d 	.word	0x0800090d
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000aec:	0800091b 	.word	0x0800091b
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000af0:	08000929 	.word	0x08000929

08000af4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000afa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000afe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b02:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b06:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b0a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000b0e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b16:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b1e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b22:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b26:	6952      	ldr	r2, [r2, #20]
 8000b28:	f022 0208 	bic.w	r2, r2, #8
 8000b2c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b3e:	6852      	ldr	r2, [r2, #4]
 8000b40:	f022 0201 	bic.w	r2, r2, #1
 8000b44:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b52:	f103 0314 	add.w	r3, r3, #20
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f023 030f 	bic.w	r3, r3, #15
 8000b60:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f043 0303 	orr.w	r3, r3, #3
 8000b68:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b6e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b78:	f103 0314 	add.w	r3, r3, #20
 8000b7c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b7e:	f000 f8ab 	bl	8000cd8 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b82:	f000 f805 	bl	8000b90 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b86:	f107 0708 	add.w	r7, r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop

08000b90 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba4:	f040 8089 	bne.w	8000cba <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8088 	beq.w	8000ccc <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000bbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bce:	f103 0301 	add.w	r3, r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000be2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000be6:	f103 0301 	add.w	r3, r3, #1
 8000bea:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bec:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000bfa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bfe:	f103 0301 	add.w	r3, r3, #1
 8000c02:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000c04:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d028      	beq.n	8000c68 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c16:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c1a:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	fb02 f303 	mul.w	r3, r2, r3
 8000c2a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c34:	f640 0330 	movw	r3, #2096	; 0x830
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c3e:	f640 0330 	movw	r3, #2096	; 0x830
 8000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f103 0301 	add.w	r3, r3, #1
 8000c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c5c:	f640 0330 	movw	r3, #2096	; 0x830
 8000c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	e031      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c68:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c6c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c86:	f640 0330 	movw	r3, #2096	; 0x830
 8000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c90:	f640 0330 	movw	r3, #2096	; 0x830
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f103 0301 	add.w	r3, r3, #1
 8000caa:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cae:	f640 0330 	movw	r3, #2096	; 0x830
 8000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e008      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000cba:	f640 0330 	movw	r3, #2096	; 0x830
 8000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc2:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cc6:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cca:	601a      	str	r2, [r3, #0]
}


}
 8000ccc:	f107 0714 	add.w	r7, r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cde:	f001 f831 	bl	8001d44 <AllowPLLInitByStartup>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8255 	beq.w	8001194 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf2:	685a      	ldr	r2, [r3, #4]
 8000cf4:	f04f 0302 	mov.w	r3, #2
 8000cf8:	f2c0 0301 	movt	r3, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00d      	beq.n	8000d1e <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d12:	6852      	ldr	r2, [r2, #4]
 8000d14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d18:	f022 0202 	bic.w	r2, r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d1e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d072      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d30:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d38:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d40:	6852      	ldr	r2, [r2, #4]
 8000d42:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d46:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d48:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d50:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d58:	6852      	ldr	r2, [r2, #4]
 8000d5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d5e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d68:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d70:	68d2      	ldr	r2, [r2, #12]
 8000d72:	f022 0201 	bic.w	r2, r2, #1
 8000d76:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d78:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d80:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d88:	6852      	ldr	r2, [r2, #4]
 8000d8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d8e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d98:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d9c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000da0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000da2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000db4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000db8:	f04f 0205 	mov.w	r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000dbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000dcc:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dd0:	d008      	beq.n	8000de4 <SystemClockSetup+0x10c>
 8000dd2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8ec      	bhi.n	8000dbe <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000de4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000de8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dec:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000df0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000e0a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000e0e:	d002      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e1c0      	b.n	8001198 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e16:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f040 81b5 	bne.w	8001194 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e2a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <SystemClockSetup+0x17c>
 8000e3c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e44:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e48:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e4c:	68d2      	ldr	r2, [r2, #12]
 8000e4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e52:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e58:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e5c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e64:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e68:	fba3 1302 	umull	r1, r3, r3, r2
 8000e6c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e70:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e74:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e76:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e86:	6852      	ldr	r2, [r2, #4]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e96:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9e:	6852      	ldr	r2, [r2, #4]
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000ea6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eaa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000eb4:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000eb8:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000ec0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ecc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed0:	6852      	ldr	r2, [r2, #4]
 8000ed2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ed6:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ed8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ee8:	6852      	ldr	r2, [r2, #4]
 8000eea:	f022 0210 	bic.w	r2, r2, #16
 8000eee:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ef0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f00:	6852      	ldr	r2, [r2, #4]
 8000f02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f06:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f08:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f10:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f14:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f18:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f30:	f04f 0205 	mov.w	r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f36:	bf00      	nop
 8000f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d108      	bne.n	8000f5c <SystemClockSetup+0x284>
 8000f4a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8ed      	bhi.n	8000f38 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f64:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f68:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f6c:	6812      	ldr	r2, [r2, #0]
 8000f6e:	f022 0201 	bic.w	r2, r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f74:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d04e      	beq.n	8001024 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f86:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f96:	6852      	ldr	r2, [r2, #4]
 8000f98:	f022 0201 	bic.w	r2, r2, #1
 8000f9c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fa2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000fac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fba:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fc8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd8:	68d2      	ldr	r2, [r2, #12]
 8000fda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fde:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff0:	6852      	ldr	r2, [r2, #4]
 8000ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ff6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ff8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ffc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001000:	f240 5245 	movw	r2, #1349	; 0x545
 8001004:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001006:	f24e 0310 	movw	r3, #57360	; 0xe010
 800100a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001014:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001018:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101c:	f04f 0205 	mov.w	r2, #5
 8001020:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001022:	e002      	b.n	800102a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e0b6      	b.n	8001198 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800102a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800102e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	2b63      	cmp	r3, #99	; 0x63
 8001036:	d8f8      	bhi.n	800102a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001038:	f24e 0310 	movw	r3, #57360	; 0xe010
 800103c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001040:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001044:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f022 0201 	bic.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001050:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001054:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001058:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001060:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001064:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001068:	fba3 1302 	umull	r1, r3, r3, r2
 800106c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001070:	f103 33ff 	add.w	r3, r3, #4294967295
 8001074:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001076:	f244 7210 	movw	r2, #18192	; 0x4710
 800107a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001084:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001088:	f2c0 1300 	movt	r3, #256	; 0x100
 800108c:	430b      	orrs	r3, r1
 800108e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001090:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001094:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001098:	f640 421b 	movw	r2, #3099	; 0xc1b
 800109c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800109e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b4:	f04f 0205 	mov.w	r2, #5
 80010b8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010ba:	bf00      	nop
 80010bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	2b63      	cmp	r3, #99	; 0x63
 80010c8:	d8f8      	bhi.n	80010bc <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d2:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010d6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010da:	6812      	ldr	r2, [r2, #0]
 80010dc:	f022 0201 	bic.w	r2, r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010e2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010e6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010ea:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010f2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010f6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001102:	f103 33ff 	add.w	r3, r3, #4294967295
 8001106:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001108:	f244 7210 	movw	r2, #18192	; 0x4710
 800110c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001116:	f644 7301 	movw	r3, #20225	; 0x4f01
 800111a:	f2c0 1300 	movt	r3, #256	; 0x100
 800111e:	430b      	orrs	r3, r1
 8001120:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001122:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001126:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800112a:	f241 3223 	movw	r2, #4899	; 0x1323
 800112e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001130:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001134:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001142:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001146:	f04f 0205 	mov.w	r2, #5
 800114a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800114c:	bf00      	nop
 800114e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001152:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b63      	cmp	r3, #99	; 0x63
 800115a:	d8f8      	bhi.n	800114e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800115c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001160:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001164:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001168:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001174:	f244 7310 	movw	r3, #18192	; 0x4710
 8001178:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001180:	f2c0 1203 	movt	r2, #259	; 0x103
 8001184:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001186:	f244 1360 	movw	r3, #16736	; 0x4160
 800118a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118e:	f04f 0205 	mov.w	r2, #5
 8001192:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001194:	f04f 0301 	mov.w	r3, #1

}
 8001198:	4618      	mov	r0, r3
 800119a:	f107 0708 	add.w	r7, r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop

080011a4 <CAN0_1_IRQHandler>:
#include <DAVE3.h>			//Declarations from DAVE3 Code Generation (includes SFR declaration)
CAN001_MessageHandleType CanRecMsgObj;
//uint8_t *Data1;

void can_receive(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	if(CAN001_GetMOFlagStatus(&CAN001_Handle0,1,RECEIVE_PENDING)== CAN_SET)
 80011a8:	f642 20bc 	movw	r0, #10940	; 0x2abc
 80011ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011b0:	f04f 0101 	mov.w	r1, #1
 80011b4:	f04f 0201 	mov.w	r2, #1
 80011b8:	f001 fb26 	bl	8002808 <CAN001_GetMOFlagStatus>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d128      	bne.n	8001214 <CAN0_1_IRQHandler+0x70>
	{
		CAN001_ClearMOFlagStatus(&CAN001_Handle0,1,RECEIVE_PENDING);
 80011c2:	f642 20bc 	movw	r0, #10940	; 0x2abc
 80011c6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011ca:	f04f 0101 	mov.w	r1, #1
 80011ce:	f04f 0201 	mov.w	r2, #1
 80011d2:	f001 fb95 	bl	8002900 <CAN001_ClearMOFlagStatus>
		CAN001_ReadMsgObj(&CAN001_Handle0,&CanRecMsgObj,1);
 80011d6:	f642 20bc 	movw	r0, #10940	; 0x2abc
 80011da:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011de:	f640 0110 	movw	r1, #2064	; 0x810
 80011e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80011e6:	f04f 0201 	mov.w	r2, #1
 80011ea:	f001 f95b 	bl	80024a4 <CAN001_ReadMsgObj>
		CAN001_UpdateMODataRegisters(&CAN001_Handle0,2,8,CanRecMsgObj.data);
 80011ee:	f642 20bc 	movw	r0, #10940	; 0x2abc
 80011f2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011f6:	f04f 0102 	mov.w	r1, #2
 80011fa:	f04f 0208 	mov.w	r2, #8
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <CAN0_1_IRQHandler+0x74>)
 8001200:	f001 fa52 	bl	80026a8 <CAN001_UpdateMODataRegisters>
		CAN001_SendDataFrame(&CAN001_Handle0,2);
 8001204:	f642 20bc 	movw	r0, #10940	; 0x2abc
 8001208:	f6c0 0000 	movt	r0, #2048	; 0x800
 800120c:	f04f 0102 	mov.w	r1, #2
 8001210:	f001 f8b0 	bl	8002374 <CAN001_SendDataFrame>
	}

}
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000081b 	.word	0x2000081b

0800121c <main>:

int main(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 8001222:	f000 fae5 	bl	80017f0 <DAVE_Init>


	while(1)
	{

		for(int i=0;i<1000;i++)
 8001226:	f04f 0300 	mov.w	r3, #0
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	e010      	b.n	8001250 <main+0x34>
			for(int j=0;j<10000;j++);
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	e003      	b.n	800123e <main+0x22>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	f103 0301 	add.w	r3, r3, #1
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	683a      	ldr	r2, [r7, #0]
 8001240:	f242 730f 	movw	r3, #9999	; 0x270f
 8001244:	429a      	cmp	r2, r3
 8001246:	ddf6      	ble.n	8001236 <main+0x1a>


	while(1)
	{

		for(int i=0;i<1000;i++)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f103 0301 	add.w	r3, r3, #1
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001256:	429a      	cmp	r2, r3
 8001258:	dde9      	ble.n	800122e <main+0x12>
			for(int j=0;j<10000;j++);
	}
 800125a:	e7e4      	b.n	8001226 <main+0xa>

0800125c <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001268:	f04f 33ff 	mov.w	r3, #4294967295
}
 800126c:	4618      	mov	r0, r3
 800126e:	f107 0714 	add.w	r7, r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr

08001278 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001284:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001288:	4618      	mov	r0, r3
 800128a:	f107 0714 	add.w	r7, r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 80012a0:	f04f 0300 	mov.w	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	f107 0714 	add.w	r7, r7, #20
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr

080012b0 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
 return -1;
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	f107 0714 	add.w	r7, r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
 return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d002      	beq.n	80012f2 <_fstat+0x16>
  return -1;
 80012ec:	f04f 33ff 	mov.w	r3, #4294967295
 80012f0:	e001      	b.n	80012f6 <_fstat+0x1a>
 else
  return -2;
 80012f2:	f06f 0301 	mvn.w	r3, #1
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	f107 070c 	add.w	r7, r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop

08001304 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
 if (old == new)
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	429a      	cmp	r2, r3
 8001314:	d102      	bne.n	800131c <_link+0x18>
  return -1;
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	e001      	b.n	8001320 <_link+0x1c>
 else
  return -2;
 800131c:	f06f 0301 	mvn.w	r3, #1
}
 8001320:	4618      	mov	r0, r3
 8001322:	f107 070c 	add.w	r7, r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 return -1;
 8001334:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001338:	4618      	mov	r0, r3
 800133a:	f107 070c 	add.w	r7, r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8001344:	b480      	push	{r7}
 8001346:	b087      	sub	sp, #28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 800134c:	f24f 7398 	movw	r3, #63384	; 0xf798
 8001350:	f2c0 0300 	movt	r3, #0
 8001354:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8001356:	f640 0304 	movw	r3, #2052	; 0x804
 800135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d114      	bne.n	800138e <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8001364:	f640 0304 	movw	r3, #2052	; 0x804
 8001368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800136c:	f640 0268 	movw	r2, #2152	; 0x868
 8001370:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001374:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8001376:	f640 0304 	movw	r3, #2052	; 0x804
 800137a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	18d2      	adds	r2, r2, r3
 8001384:	f640 0308 	movw	r3, #2056	; 0x808
 8001388:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800138c:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800138e:	f640 0304 	movw	r3, #2052	; 0x804
 8001392:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800139a:	f640 0304 	movw	r3, #2052	; 0x804
 800139e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	461a      	mov	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	18d3      	adds	r3, r2, r3
 80013aa:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80013ae:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80013b2:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80013b4:	f640 0308 	movw	r3, #2056	; 0x808
 80013b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d302      	bcc.n	80013ca <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80013c4:	f04f 0300 	mov.w	r3, #0
 80013c8:	e006      	b.n	80013d8 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80013ca:	f640 0304 	movw	r3, #2052	; 0x804
 80013ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80013d6:	693b      	ldr	r3, [r7, #16]
 }
}
 80013d8:	4618      	mov	r0, r3
 80013da:	f107 071c 	add.w	r7, r7, #28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 return -1;
 80013ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	f107 070c 	add.w	r7, r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 return -1;
 8001404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001408:	4618      	mov	r0, r3
 800140a:	f107 070c 	add.w	r7, r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001422:	4618      	mov	r0, r3
 8001424:	f107 070c 	add.w	r7, r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop

08001430 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
 return -1;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
 return -1;
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8001458:	e7fe      	b.n	8001458 <_exit+0x8>
 800145a:	bf00      	nop

0800145c <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop

08001468 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8001470:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001474:	4618      	mov	r0, r3
 8001476:	f107 070c 	add.w	r7, r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <RESET001_AssertReset>:
 */
 
 /* This function is to enable reset of peripheral by software  */
 
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8001480:	b480      	push	{r7}
 8001482:	b087      	sub	sp, #28
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg = 0U;
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
  uint32_t Temp = 0U ;
 800148e:	f04f 0300 	mov.w	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  /* <<<DD_RESET001_API_1>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8001494:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001498:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800149c:	60fb      	str	r3, [r7, #12]
  Temp = ((uint32_t)Resetn & CLEAR_BITMASK) >> 28;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80014a4:	613b      	str	r3, [r7, #16]
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + ( 0x0000000CU * Temp));
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f103 0310 	add.w	r3, r3, #16
 80014ac:	4619      	mov	r1, r3
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4613      	mov	r3, r2
 80014b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80014b6:	189b      	adds	r3, r3, r2
 80014b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014bc:	18cb      	adds	r3, r1, r3
 80014be:	617b      	str	r3, [r7, #20]
  *RCUControlReg = ((uint32_t)Resetn & RESET_BITMASK );
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	601a      	str	r2, [r3, #0]
}
 80014ca:	f107 071c 	add.w	r7, r7, #28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <RESET001_DeassertReset>:

/* API to get the  reason of last reset */	

void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg = 0UL;
 80014dc:	f04f 0300 	mov.w	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
  uint32_t Temp = 0UL;
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	613b      	str	r3, [r7, #16]
  /* <<<DD_RESET001_API_2>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80014e8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80014ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80014f0:	60fb      	str	r3, [r7, #12]
  Temp = ((uint32_t)Resetn & CLEAR_BITMASK) >> 28;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80014f8:	613b      	str	r3, [r7, #16]
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + ( 0x0000000CU * Temp));
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	f103 0314 	add.w	r3, r3, #20
 8001500:	4619      	mov	r1, r3
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4613      	mov	r3, r2
 8001506:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800150a:	189b      	adds	r3, r3, r2
 800150c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001510:	18cb      	adds	r3, r1, r3
 8001512:	617b      	str	r3, [r7, #20]
  *RCUControlReg = ((uint32_t)Resetn & RESET_BITMASK) ;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	601a      	str	r2, [r3, #0]
}
 800151e:	f107 071c 	add.w	r7, r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr

08001528 <RESET001_GetResetInfo>:
	
/* API to get the  reason of last reset. */
RESET001_InfoType RESET001_GetResetInfo()
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800152e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001532:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001536:	607b      	str	r3, [r7, #4]
 /* <<<DD_RESET001_API_4>>> */
  return (RESET001_InfoType)(RCUCtrlReg->RSTSTAT  &  SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	b2db      	uxtb	r3, r3
}
 800153e:	4618      	mov	r0, r3
 8001540:	f107 070c 	add.w	r7, r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop

0800154c <RESET001_GetStatus>:
		
/* Get the reset status of the peripheral */		
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 800154c:	b480      	push	{r7}
 800154e:	b089      	sub	sp, #36	; 0x24
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t status = RCU_INVALID_INPUT;
 8001554:	f04f 030f 	mov.w	r3, #15
 8001558:	61fb      	str	r3, [r7, #28]
  uint32_t* RCUControlReg = 0U;
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	61bb      	str	r3, [r7, #24]
  uint32_t Temp = 0U;
 8001560:	f04f 0300 	mov.w	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
  uint32_t Getstatus = 0U;
 8001566:	f04f 0300 	mov.w	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800156c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001570:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001574:	60fb      	str	r3, [r7, #12]
  Temp = ((uint32_t)Resetn & CLEAR_BITMASK) >> 28;	
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800157c:	617b      	str	r3, [r7, #20]
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + ( 0x0000000CU * Temp));
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	f103 030c 	add.w	r3, r3, #12
 8001584:	4619      	mov	r1, r3
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	4613      	mov	r3, r2
 800158a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800158e:	189b      	adds	r3, r3, r2
 8001590:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001594:	18cb      	adds	r3, r1, r3
 8001596:	61bb      	str	r3, [r7, #24]
  Getstatus	 = (uint32_t)((*RCUControlReg) & (uint32_t)Resetn & RESET_BITMASK) ;
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4013      	ands	r3, r2
 80015a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80015a4:	613b      	str	r3, [r7, #16]
  if(Getstatus != 0U)
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d003      	beq.n	80015b4 <RESET001_GetStatus+0x68>
  {
	  status = RCU_SET;
 80015ac:	f04f 0301 	mov.w	r3, #1
 80015b0:	61fb      	str	r3, [r7, #28]
 80015b2:	e002      	b.n	80015ba <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RCU_RESET;
 80015b4:	f04f 0300 	mov.w	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  }
  return status;
 80015ba:	69fb      	ldr	r3, [r7, #28]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80015cc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80015d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80015da:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop

080015e8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80015f2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80015f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80015fa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80015fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8001602:	79f9      	ldrb	r1, [r7, #7]
 8001604:	f001 011f 	and.w	r1, r1, #31
 8001608:	f04f 0001 	mov.w	r0, #1
 800160c:	fa00 f101 	lsl.w	r1, r0, r1
 8001610:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001614:	f107 070c 	add.w	r7, r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop

08001620 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800162a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800162e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001632:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001636:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800163a:	79f9      	ldrb	r1, [r7, #7]
 800163c:	f001 011f 	and.w	r1, r1, #31
 8001640:	f04f 0001 	mov.w	r0, #1
 8001644:	fa00 f101 	lsl.w	r1, r0, r1
 8001648:	f102 0220 	add.w	r2, r2, #32
 800164c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001650:	f107 070c 	add.w	r7, r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop

0800165c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	da10      	bge.n	8001692 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001670:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001674:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001678:	79fa      	ldrb	r2, [r7, #7]
 800167a:	f002 020f 	and.w	r2, r2, #15
 800167e:	f1a2 0104 	sub.w	r1, r2, #4
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	185b      	adds	r3, r3, r1
 800168e:	761a      	strb	r2, [r3, #24]
 8001690:	e00d      	b.n	80016ae <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001692:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8001696:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800169a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800169e:	683a      	ldr	r2, [r7, #0]
 80016a0:	b2d2      	uxtb	r2, r2
 80016a2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	185b      	adds	r3, r3, r1
 80016aa:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80016ae:	f107 070c 	add.w	r7, r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr

080016b8 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	; 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	f1c3 0307 	rsb	r3, r3, #7
 80016d2:	2b06      	cmp	r3, #6
 80016d4:	bf28      	it	cs
 80016d6:	2306      	movcs	r3, #6
 80016d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	f103 0306 	add.w	r3, r3, #6
 80016e0:	2b06      	cmp	r3, #6
 80016e2:	d903      	bls.n	80016ec <NVIC_EncodePriority+0x34>
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80016ea:	e001      	b.n	80016f0 <NVIC_EncodePriority+0x38>
 80016ec:	f04f 0300 	mov.w	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	f04f 0201 	mov.w	r2, #1
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	f103 33ff 	add.w	r3, r3, #4294967295
 8001700:	461a      	mov	r2, r3
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	401a      	ands	r2, r3
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	f04f 0101 	mov.w	r1, #1
 8001712:	fa01 f303 	lsl.w	r3, r1, r3
 8001716:	f103 33ff 	add.w	r3, r3, #4294967295
 800171a:	4619      	mov	r1, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8001720:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8001722:	4618      	mov	r0, r3
 8001724:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop

08001730 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /*<<<DD_NVIC002_API_1>>>*/  
   DBG002_FUNCTION_ENTRY(APP_GID,NVIC002_FUNC_ENTRY);	
  /* Set Interrupt Priority for NVIC 77 Node App Instance 0  */
   NVIC_SetPriority((IRQn_Type)77, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));   
 8001734:	f7ff ff48 	bl	80015c8 <NVIC_GetPriorityGrouping>
 8001738:	4603      	mov	r3, r0
 800173a:	4618      	mov	r0, r3
 800173c:	f04f 010a 	mov.w	r1, #10
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	f7ff ffb8 	bl	80016b8 <NVIC_EncodePriority>
 8001748:	4603      	mov	r3, r0
 800174a:	f04f 004d 	mov.w	r0, #77	; 0x4d
 800174e:	4619      	mov	r1, r3
 8001750:	f7ff ff84 	bl	800165c <NVIC_SetPriority>
  /* Enable Interrupt */
   NVIC_EnableIRQ((IRQn_Type)77);
 8001754:	f04f 004d 	mov.w	r0, #77	; 0x4d
 8001758:	f7ff ff46 	bl	80015e8 <NVIC_EnableIRQ>
   DBG002_FUNCTION_EXIT(APP_GID,NVIC002_FUNC_EXIT);
}
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop

08001760 <NVIC002_EnableIRQ>:

/**  Function to enable Interrupt
 * 
 */
void NVIC002_EnableIRQ(const NVIC002_HandleType* Handle)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /*<<<DD_NVIC002_API_2>>>*/
   DBG002_FUNCTION_ENTRY(APP_GID,NVIC002_FUNC_ENTRY);
  /* Enable Interrupt */
   NVIC_EnableIRQ((IRQn_Type)Handle->NodeID);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	b2db      	uxtb	r3, r3
 800176e:	b25b      	sxtb	r3, r3
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff ff39 	bl	80015e8 <NVIC_EnableIRQ>
   DBG002_FUNCTION_EXIT(APP_GID,NVIC002_FUNC_EXIT);
	
}
 8001776:	f107 0708 	add.w	r7, r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop

08001780 <NVIC002_DisableIRQ>:

/**  Function to disable Interrupt
 * 
 */
void NVIC002_DisableIRQ(const NVIC002_HandleType* Handle)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /*<<<DD_NVIC002_API_3>>>*/
  DBG002_FUNCTION_ENTRY(APP_GID,NVIC002_FUNC_ENTRY);
  /* Disable Interrupt */
  NVIC_DisableIRQ((IRQn_Type)Handle->NodeID);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	b25b      	sxtb	r3, r3
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff45 	bl	8001620 <NVIC_DisableIRQ>
  DBG002_FUNCTION_EXIT(APP_GID,NVIC002_FUNC_EXIT);
}
 8001796:	f107 0708 	add.w	r7, r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop

080017a0 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017b0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80017b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017c2:	4013      	ands	r3, r2
 80017c4:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80017d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017d8:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80017da:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80017de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80017e2:	68ba      	ldr	r2, [r7, #8]
 80017e4:	60da      	str	r2, [r3, #12]
}
 80017e6:	f107 0714 	add.w	r7, r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 80017f4:	f04f 0001 	mov.w	r0, #1
 80017f8:	f7ff ffd2 	bl	80017a0 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 80017fc:	f000 f84a 	bl	8001894 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8001800:	f000 fa92 	bl	8001d28 <CLK001_Init>
	 
	//  Initialization of app 'CAN001'		     
	CAN001_Init();
 8001804:	f000 fca0 	bl	8002148 <CAN001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8001808:	f7ff ff92 	bl	8001730 <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 800180c:	f000 f808 	bl	8001820 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop

08001814 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8001818:	f000 fa86 	bl	8001d28 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop

08001820 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{              	         
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
/*
 * CAN peripheral configuration:
 */                                      
    //Message object 0 configuration:
    
    WR_REG(CAN_MO0->MOIPR, CAN_MO_MOIPR_RXINP_Msk, CAN_MO_MOIPR_RXINP_Pos, SRN1);
 8001824:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001828:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800182c:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
 8001830:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8001834:	6892      	ldr	r2, [r2, #8]
 8001836:	f022 0207 	bic.w	r2, r2, #7
 800183a:	f042 0201 	orr.w	r2, r2, #1
 800183e:	609a      	str	r2, [r3, #8]
                                                                                                                                  
    /* Macros which makes the CAN peripheral to exit from the INITIALISATION mode to NORMAL mode */
#ifdef CAN_NODE0_ENABLE
    CAN_Handle0_NODE();
 8001840:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001844:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001848:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800184c:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800185c:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001860:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8001864:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8001868:	6812      	ldr	r2, [r2, #0]
 800186a:	f022 0201 	bic.w	r2, r2, #1
 800186e:	601a      	str	r2, [r3, #0]
#endif             	         
                                                          	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR8, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.9 : PORT1_IOCR8_PC9_PCR and PORT1_IOCR8_PC9_OE */					   
 8001870:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001874:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001878:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800187c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001880:	6992      	ldr	r2, [r2, #24]
 8001882:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8001886:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 800188a:	619a      	str	r2, [r3, #24]
					                  	         
                                              
}
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop

08001894 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void Delay(uint32_t time_1)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	uint32_t i = 0U;
 80018a8:	f04f 0300 	mov.w	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
	for(i=0U; i < time_1;i++)
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	e007      	b.n	80018c6 <Delay+0x26>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80018b6:	bf00      	nop
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	bf00      	nop
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f103 0301 	add.w	r3, r3, #1
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d3f3      	bcc.n	80018b6 <Delay+0x16>
	{
		__NOP();__NOP();__NOP();__NOP();
	}

} 
 80018ce:	f107 0714 	add.w	r7, r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr

080018d8 <System_Clock_valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t System_Clock_valid(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1U;
 80018de:	f04f 0301 	mov.w	r3, #1
 80018e2:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0U)
 80018e4:	f244 7310 	movw	r3, #18192	; 0x4710
 80018e8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	f04f 0302 	mov.w	r3, #2
 80018f2:	f2c0 0301 	movt	r3, #1
 80018f6:	4013      	ands	r3, r2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d002      	beq.n	8001902 <System_Clock_valid+0x2a>
  {
    MAIN_clock_status=0U;
 80018fc:	f04f 0300 	mov.w	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8001902:	687b      	ldr	r3, [r7, #4]
}
 8001904:	4618      	mov	r0, r3
 8001906:	f107 070c 	add.w	r7, r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <System_Clock_init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t System_Clock_init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1U;
 8001916:	f04f 0301 	mov.w	r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
#if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC)&& \
    (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
  
     /* check if HIB Domain enabled  */
     if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0U)
 800191c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001920:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b00      	cmp	r3, #0
 800192c:	d10b      	bne.n	8001946 <System_Clock_init+0x36>
     {
       SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;/*enable Hibernate domain*/
 800192e:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001932:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001936:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 800193a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800193e:	6852      	ldr	r2, [r2, #4]
 8001940:	f042 0201 	orr.w	r2, r2, #1
 8001944:	605a      	str	r2, [r3, #4]
     }

     /* check if HIB Domain is not in reset state  */
     if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0U)
 8001946:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800194a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001954:	2b00      	cmp	r3, #0
 8001956:	d00b      	beq.n	8001970 <System_Clock_init+0x60>
     {
	     /*de-assert hibernate reset*/
       SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8001958:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800195c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001960:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8001964:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001968:	6892      	ldr	r2, [r2, #8]
 800196a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800196e:	609a      	str	r2, [r3, #8]
     }
     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8001970:	f244 7310 	movw	r3, #18192	; 0x4710
 8001974:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001978:	f244 7210 	movw	r2, #18192	; 0x4710
 800197c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001980:	6852      	ldr	r2, [r2, #4]
 8001982:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001986:	605a      	str	r2, [r3, #4]
     /*insert some delay */
     Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us @ maximum back up clock freq*/
 8001988:	f04f 0064 	mov.w	r0, #100	; 0x64
 800198c:	f7ff ff88 	bl	80018a0 <Delay>
     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8001990:	f244 7310 	movw	r3, #18192	; 0x4710
 8001994:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001998:	f244 7210 	movw	r2, #18192	; 0x4710
 800199c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80019a0:	6852      	ldr	r2, [r2, #4]
 80019a2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80019a6:	605a      	str	r2, [r3, #4]
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
#endif /*end of trimming options*/
  /*insert some delay after trimming is enabled*/
  Delay(CLK001_DELAY_CNT_50US_50MHZ);/*~50us @ maximum back up clock freq*/
 80019a8:	f04f 0064 	mov.w	r0, #100	; 0x64
 80019ac:	f7ff ff78 	bl	80018a0 <Delay>
  }
  /*system clock = pll */
#else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
    /* enable PLL first */
    SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80019b0:	f244 7310 	movw	r3, #18192	; 0x4710
 80019b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80019b8:	f244 7210 	movw	r2, #18192	; 0x4710
 80019bc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80019c0:	6852      	ldr	r2, [r2, #4]
 80019c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80019c6:	f022 0202 	bic.w	r2, r2, #2
 80019ca:	605a      	str	r2, [r3, #4]
      /************************************************************************/
      /*    Use external crystal or digital input for PLL clock input         */
      /************************************************************************/ 

      /* Enable OSC_HP if not already on */
      if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != \
 80019cc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80019d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d054      	beq.n	8001a88 <System_Clock_init+0x178>
         ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
      {
        /*The OSC HP mode is guaranteed to  be = 11b at this point
        * so we can just clear the bit(s) as per the selected mode
        */
        SCU_OSC->OSCHPCTRL &= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) | \
 80019de:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80019e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80019e6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80019ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80019ee:	6852      	ldr	r2, [r2, #4]
 80019f0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80019f4:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

        /* setup OSC WDG divider - at this point the bitfield would be 0
        hence we can OR with the desired value*/
        SCU_OSC->OSCHPCTRL |=
 80019f6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80019fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80019fe:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8001a02:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001a06:	6852      	ldr	r2, [r2, #4]
 8001a08:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8001a0c:	605a      	str	r2, [r3, #4]
          ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/CLK001_SOSCWDG_FREF)-1)\
                                              <<SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
        /* select external OSC as PLL input */
        SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8001a0e:	f244 7310 	movw	r3, #18192	; 0x4710
 8001a12:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001a16:	f244 7210 	movw	r2, #18192	; 0x4710
 8001a1a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001a1e:	68d2      	ldr	r2, [r2, #12]
 8001a20:	f022 0201 	bic.w	r2, r2, #1
 8001a24:	60da      	str	r2, [r3, #12]
        /* restart OSC Watchdog */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8001a26:	f244 7310 	movw	r3, #18192	; 0x4710
 8001a2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001a2e:	f244 7210 	movw	r2, #18192	; 0x4710
 8001a32:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001a36:	6852      	ldr	r2, [r2, #4]
 8001a38:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001a3c:	605a      	str	r2, [r3, #4]

        /*approx loop count for 150ms @ max untrimmed Backup clock freq*/
        timeout_count = CLK001_LOOP_CNT_150MS; 
 8001a3e:	f244 6350 	movw	r3, #18000	; 0x4650
 8001a42:	607b      	str	r3, [r7, #4]
        do 
        {
          /* time out after ~150ms  */
          Delay(CLK001_DELAY_CNT_8US_50MHZ);  
 8001a44:	f04f 000a 	mov.w	r0, #10
 8001a48:	f7ff ff2a 	bl	80018a0 <Delay>
          timeout_count--;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a52:	607b      	str	r3, [r7, #4]

        }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != \
 8001a54:	f244 7310 	movw	r3, #18192	; 0x4710
 8001a58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001a62:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001a66:	d002      	beq.n	8001a6e <System_Clock_init+0x15e>
              CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0U));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1ea      	bne.n	8001a44 <System_Clock_init+0x134>

        if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != \
 8001a6e:	f244 7310 	movw	r3, #18192	; 0x4710
 8001a72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001a7c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001a80:	d002      	beq.n	8001a88 <System_Clock_init+0x178>
              CLK001_PLLSTAT_OSC_USABLE_MASK)
        {
           /* Return Error */
        	Return_status = 0U;
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
    /*   Setup and lock the main PLL (PLL is in normal mode)                  */
    /**************************************************************************/
#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
    {
      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= \
 8001a88:	f244 7310 	movw	r3, #18192	; 0x4710
 8001a8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f040 8087 	bne.w	8001baa <System_Clock_init+0x29a>
       
        /*Calculation for stepping*/
#if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
   (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
        {
          VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ \
 8001a9c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001aa0:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001aa4:	60bb      	str	r3, [r7, #8]
#else /*PLL clcok source is back up clock in normal mode*/
        {
          VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1U))*(CLK001_PLL_NDIV+1U);
        }
#endif /*End of PLL clock source check in normal mode*/
        stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1U;
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	f649 7381 	movw	r3, #40833	; 0x9f81
 8001aac:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8001ab0:	fba3 1302 	umull	r1, r3, r3, r2
 8001ab4:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8001ab8:	f103 33ff 	add.w	r3, r3, #4294967295
 8001abc:	603b      	str	r3, [r7, #0]
           
        /* Go to bypass the Main PLL */
        SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001abe:	f244 7310 	movw	r3, #18192	; 0x4710
 8001ac2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001ac6:	f244 7210 	movw	r2, #18192	; 0x4710
 8001aca:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001ace:	6852      	ldr	r2, [r2, #4]
 8001ad0:	f042 0201 	orr.w	r2, r2, #1
 8001ad4:	605a      	str	r2, [r3, #4]
        /* disconnect Oscillator from PLL */
        SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8001ad6:	f244 7310 	movw	r3, #18192	; 0x4710
 8001ada:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001ade:	f244 7210 	movw	r2, #18192	; 0x4710
 8001ae2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001ae6:	6852      	ldr	r2, [r2, #4]
 8001ae8:	f042 0210 	orr.w	r2, r2, #16
 8001aec:	605a      	str	r2, [r3, #4]
        /* Setup divider settings for main PLL */
        SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | \
 8001aee:	f244 7310 	movw	r3, #18192	; 0x4710
 8001af2:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | \
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | \
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8001afc:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
        /* Go to bypass the Main PLL */
        SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
        /* disconnect Oscillator from PLL */
        SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
        /* Setup divider settings for main PLL */
        SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | \
 8001b00:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | \
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | \
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
        /* Set OSCDISCDIS */
        SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001b02:	f244 7310 	movw	r3, #18192	; 0x4710
 8001b06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001b0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8001b0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001b12:	6852      	ldr	r2, [r2, #4]
 8001b14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b18:	605a      	str	r2, [r3, #4]
        /* connect Oscillator to PLL */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8001b1a:	f244 7310 	movw	r3, #18192	; 0x4710
 8001b1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001b22:	f244 7210 	movw	r2, #18192	; 0x4710
 8001b26:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001b2a:	6852      	ldr	r2, [r2, #4]
 8001b2c:	f022 0210 	bic.w	r2, r2, #16
 8001b30:	605a      	str	r2, [r3, #4]
        /* restart PLL Lock detection */
        SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8001b32:	f244 7310 	movw	r3, #18192	; 0x4710
 8001b36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001b3a:	f244 7210 	movw	r2, #18192	; 0x4710
 8001b3e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001b42:	6852      	ldr	r2, [r2, #4]
 8001b44:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001b48:	605a      	str	r2, [r3, #4]
        /* wait for PLL Lock */

        /* Timeout for wait loop ~150ms */
        /*approx loop count for 150ms @ Backup Clock freq*/
        timeout_count = CLK001_LOOP_CNT_150MS;
 8001b4a:	f244 6350 	movw	r3, #18000	; 0x4650
 8001b4e:	607b      	str	r3, [r7, #4]
        do
        {
          Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8001b50:	f04f 000a 	mov.w	r0, #10
 8001b54:	f7ff fea4 	bl	80018a0 <Delay>
          timeout_count--;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8001b5e:	607b      	str	r3, [r7, #4]
        } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= \
 8001b60:	f244 7310 	movw	r3, #18192	; 0x4710
 8001b64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0304 	and.w	r3, r3, #4
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d102      	bne.n	8001b78 <System_Clock_init+0x268>
		           SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0U));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1eb      	bne.n	8001b50 <System_Clock_init+0x240>

        if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== \
 8001b78:	f244 7310 	movw	r3, #18192	; 0x4710
 8001b7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00c      	beq.n	8001ba4 <System_Clock_init+0x294>
            SCU_PLL_PLLSTAT_VCOLOCK_Msk)
        {
          /* Disable bypass- put pll clock back */
          SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001b8a:	f244 7310 	movw	r3, #18192	; 0x4710
 8001b8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001b92:	f244 7210 	movw	r2, #18192	; 0x4710
 8001b96:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001b9a:	6852      	ldr	r2, [r2, #4]
 8001b9c:	f022 0201 	bic.w	r2, r2, #1
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	e002      	b.n	8001baa <System_Clock_init+0x29a>
        }
        else
        {
          
        	Return_status =0U;
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
      /* Setup K1 divider for main PLL */
      SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
    }
#endif /*end of Prescaler mode settings*/
	    /* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (uint32_t)1 << SCU_CLK_SYSCLKCR_SYSSEL_Pos;
 8001baa:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001bae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001bb2:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001bb6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001bba:	68d2      	ldr	r2, [r2, #12]
 8001bbc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001bc0:	60da      	str	r2, [r3, #12]
#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {

    /* Reset OSCDISCDIS */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001bc2:	f244 7310 	movw	r3, #18192	; 0x4710
 8001bc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001bca:	f244 7210 	movw	r2, #18192	; 0x4710
 8001bce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001bd2:	6852      	ldr	r2, [r2, #4]
 8001bd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bd8:	605a      	str	r2, [r3, #4]
#if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
    {
      /*********************************************************/
      /* Delay for next K2 step ~50?s */
      /*********************************************************/
      Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8001bda:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001bde:	f7ff fe5f 	bl	80018a0 <Delay>

      /*calculation for stepping*/
      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1;	
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001be8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001bec:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001bf0:	fba3 1302 	umull	r1, r3, r3, r2
 8001bf4:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001bf8:	f103 33ff 	add.w	r3, r3, #4294967295
 8001bfc:	603b      	str	r3, [r7, #0]

      /*Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | \
 8001bfe:	f244 7310 	movw	r3, #18192	; 0x4710
 8001c02:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|\
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|\
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8001c0c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

      /*calculation for stepping*/
      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1;	

      /*Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | \
 8001c10:	609a      	str	r2, [r3, #8]
    {
      
      /*********************************************************/
      /* Delay for next K2 step ~50us */
      /*********************************************************/
      Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8001c12:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001c16:	f7ff fe43 	bl	80018a0 <Delay>
      
      /*calulation for stepping*/
      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1;			
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8001c20:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8001c24:	f2c0 03be 	movt	r3, #190	; 0xbe
 8001c28:	fba3 1302 	umull	r1, r3, r3, r2
 8001c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001c30:	f103 33ff 	add.w	r3, r3, #4294967295
 8001c34:	603b      	str	r3, [r7, #0]

      /* Setup Divider settings for main PLL */

      SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | \
 8001c36:	f244 7310 	movw	r3, #18192	; 0x4710
 8001c3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
                        ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)| \
              ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| \
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8001c44:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /*calulation for stepping*/
      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1;			

      /* Setup Divider settings for main PLL */

      SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | \
 8001c48:	609a      	str	r2, [r3, #8]

    /*********************************************************/
    /* Delay for next K2 step ~50?s */
    /*********************************************************/

    Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8001c4a:	f04f 0096 	mov.w	r0, #150	; 0x96
 8001c4e:	f7ff fe27 	bl	80018a0 <Delay>

    /*********************************************************/

    /* Setup Divider settings for main PLL */
    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | \
 8001c52:	f244 7310 	movw	r3, #18192	; 0x4710
 8001c56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001c5a:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8001c5e:	f2c0 0203 	movt	r2, #3
 8001c62:	609a      	str	r2, [r3, #8]
            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | \
            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| \
            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
            
    /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
    SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |\
 8001c64:	f244 1360 	movw	r3, #16736	; 0x4160
 8001c68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001c6c:	f04f 0205 	mov.w	r2, #5
 8001c70:	60da      	str	r2, [r3, #12]
                        SCU_TRAP_TRAPCLR_SVCOLCKT_Msk; 
  }/*end PLL frequency stepping...*/
#endif /*end of PLL frequency stepping in case of PLL normal mode*/
   /*return success*/
  return Return_status;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	f107 0710 	add.w	r7, r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop

08001c80 <RTC_Clock_init>:
  * @note   -  
  * @param  None
  * @retval None
  */
static void RTC_Clock_init(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /*before enabling hibernate domain (if opted), check if it is already enabled.
  we do not repeat the enable if already done*/
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0U )
 8001c84:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001c88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d110      	bne.n	8001cb8 <RTC_Clock_init+0x38>
  {
    /* Enable hibernate domain */
    SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_HIB_Msk);
 8001c96:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001c9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001c9e:	f04f 0201 	mov.w	r2, #1
 8001ca2:	605a      	str	r2, [r3, #4]
    
    /* Wait until hibernate enable status is set */
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk)!= \
 8001ca4:	bf00      	nop
 8001ca6:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001caa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f6      	beq.n	8001ca6 <RTC_Clock_init+0x26>
         SCU_POWER_PWRSTAT_HIBEN_Msk)
    {}
  }
  /* check for HIB Domain is not in reset state  */
  if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0U)
 8001cb8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001cbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00b      	beq.n	8001ce2 <RTC_Clock_init+0x62>
  {
	  SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk; /*de-assert hibernate reset*/
 8001cca:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001cce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001cd2:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8001cd6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001cda:	6892      	ldr	r2, [r2, #8]
 8001cdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ce0:	609a      	str	r2, [r3, #8]
  }
  /*RTC Clock Source Selection*/   
    /* Enable internal slow clock */
	/*Selecting RTC Clock Source*/
  SCU_HIBERNATE->HDCR |=   ((0UL << ((uint32_t)SCU_HIBERNATE_HDCR_RCS_Pos)) & \
 8001ce2:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8001ce6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001cea:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 8001cee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001cf2:	68d2      	ldr	r2, [r2, #12]
 8001cf4:	60da      	str	r2, [r3, #12]
                         ((uint32_t)SCU_HIBERNATE_HDCR_RCS_Msk)); 
  while((SCU_INTERRUPT->SRRAW & SCU_INTERRUPT_SRRAW_HDCR_Msk)!= \
 8001cf6:	bf00      	nop
 8001cf8:	f244 0374 	movw	r3, #16500	; 0x4074
 8001cfc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f6      	beq.n	8001cf8 <RTC_Clock_init+0x78>
         SCU_INTERRUPT_SRRAW_HDCR_Msk)
  {}
  SCU_INTERRUPT->SRCLR |= (uint32_t)SCU_INTERRUPT_SRCLR_HDCR_Msk;
 8001d0a:	f244 0374 	movw	r3, #16500	; 0x4074
 8001d0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001d12:	f244 0274 	movw	r2, #16500	; 0x4074
 8001d16:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001d1a:	68d2      	ldr	r2, [r2, #12]
 8001d1c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001d20:	60da      	str	r2, [r3, #12]
	
}
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /*<<<DD_CLK001_API_1>>>*/
 /*  Function to check the clock status based on UI configuration */
  if(System_Clock_valid() == 0U)
 8001d2c:	f7ff fdd4 	bl	80018d8 <System_Clock_valid>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <CLK001_Init+0x12>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
    System_Clock_init();
 8001d36:	f7ff fdeb 	bl	8001910 <System_Clock_init>
  } 


 
   /*  Function to initialize the RTC Clock based on UI configuration */     
  RTC_Clock_init();   
 8001d3a:	f7ff ffa1 	bl	8001c80 <RTC_Clock_init>
  /* Update the clock variable */
  SystemCoreClockUpdate();
 8001d3e:	f7fe ff27 	bl	8000b90 <SystemCoreClockUpdate>
}
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0U;
 8001d48:	f04f 0300 	mov.w	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr

08001d54 <CANGLOBAL_Init>:
*******************************************************************************/

/*  Function to Initialize CAN Clock registers
 */
void CANGLOBAL_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  static uint8_t isInitialized = 0U;
  if(isInitialized == 0U)
 8001d58:	f640 030c 	movw	r3, #2060	; 0x80c
 8001d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d142      	bne.n	8001dec <CANGLOBAL_Init+0x98>
  {
    /* Reset MultiCAN module */	
    RESET001_DeassertReset(PER1_MCAN0);
 8001d66:	f04f 0010 	mov.w	r0, #16
 8001d6a:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8001d6e:	f7ff fbb1 	bl	80014d4 <RESET001_DeassertReset>
    /* Enable CAN Module */
    CAN->CLC &= (uint32_t)~CAN_CLC_DISR_Msk;
 8001d72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d76:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001d7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d7e:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	f022 0201 	bic.w	r2, r2, #1
 8001d88:	601a      	str	r2, [r3, #0]
    /* Select the Divider Mode */
    while((CAN->CLC & CAN_CLC_DISS_Msk))
 8001d8a:	bf00      	nop
 8001d8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d90:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f6      	bne.n	8001d8c <CANGLOBAL_Init+0x38>
    {}
    CAN->FDR |= 1U <<CAN_FDR_DM_Pos;
 8001d9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001da2:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001da6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001daa:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8001dae:	68d2      	ldr	r2, [r2, #12]
 8001db0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001db4:	60da      	str	r2, [r3, #12]
    /* Configure step value */
    CAN->FDR |= 1023U << CAN_FDR_STEP_Pos;
 8001db6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dba:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001dbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dc2:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8001dc6:	68d2      	ldr	r2, [r2, #12]
 8001dc8:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8001dcc:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 8001dd0:	60da      	str	r2, [r3, #12]
    isInitialized++;
 8001dd2:	f640 030c 	movw	r3, #2060	; 0x80c
 8001dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	f103 0301 	add.w	r3, r3, #1
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	f640 030c 	movw	r3, #2060	; 0x80c
 8001de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dea:	701a      	strb	r2, [r3, #0]
  } 
}
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop

08001df0 <CAN001_lAllocateMOtoNodeList>:
*******************************************************************************/


/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	71fa      	strb	r2, [r7, #7]
 8001dfc:	71bb      	strb	r3, [r7, #6]
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8001dfe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e02:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001e06:	79fa      	ldrb	r2, [r7, #7]
 8001e08:	f102 0201 	add.w	r2, r2, #1
 8001e0c:	ea4f 6102 	mov.w	r1, r2, lsl #24
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8001e10:	79ba      	ldrb	r2, [r7, #6]
 8001e12:	ea4f 4202 	mov.w	r2, r2, lsl #16
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8001e16:	430a      	orrs	r2, r1
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8001e18:	f042 0202 	orr.w	r2, r2, #2
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8001e1c:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_STATIC_MO_ALLOC));
  /* wait until panel as done the command */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8001e20:	bf00      	nop
 8001e22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e26:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001e2a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8001e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f5      	bne.n	8001e22 <CAN001_lAllocateMOtoNodeList+0x32>
  {}
}
 8001e36:	f107 070c 	add.w	r7, r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr

08001e40 <CAN001_lDeallocateMsgObj>:


/* Function to deallocate MO from Node list to free list */ 
static void CAN001_lDeallocateMsgObj(uint32_t MsgObjnr)
{ 
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
	uint32_t FirstMoInList0 = 0U;
 8001e48:	f04f 0300 	mov.w	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
 8001e4e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e52:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001e56:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	60fb      	str	r3, [r7, #12]
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8001e5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e62:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	ea4f 6102 	mov.w	r1, r2, lsl #24
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	ea4f 4202 	mov.w	r2, r2, lsl #16
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8001e72:	430a      	orrs	r2, r1
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8001e74:	f042 0204 	orr.w	r2, r2, #4
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8001e78:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_DYN_MO_DEALLOC));
    /* wait until panel as done the command */
   while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8001e7c:	bf00      	nop
 8001e7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e82:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8001e86:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8001e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f5      	bne.n	8001e7e <CAN001_lDeallocateMsgObj+0x3e>
    {}
}
 8001e92:	f107 0714 	add.w	r7, r7, #20
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <CAN001_lConfigMORegs>:

/* Function to configure message object registers */
static void CAN001_lConfigMORegs(const CAN001_MessageHandleType* MsgObjptr, uint8_t MsgObjnr)
{ 
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	70fb      	strb	r3, [r7, #3]
    CAN_MO_TypeDef* CAN_MOxRegs = GET_MO_OFFSET(MsgObjnr);
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8001eae:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8001eb2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001eb6:	60bb      	str	r3, [r7, #8]
	  uint32_t Count = 0U;
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
	  /* <<<DD_CAN001_nonAPI_3>>> */  
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	f04f 0220 	mov.w	r2, #32
 8001ec4:	61da      	str	r2, [r3, #28]
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	7a1b      	ldrb	r3, [r3, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d125      	bne.n	8001f1a <CAN001_lConfigMORegs+0x7e>
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	ea4f 4283 	mov.w	r2, r3, lsl #18
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8001ede:	4013      	ands	r3, r2
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
 8001ee0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	619a      	str	r2, [r3, #24]
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	7a5b      	ldrb	r3, [r3, #9]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d10d      	bne.n	8001f0c <CAN001_lConfigMORegs+0x70>
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	ea4f 4283 	mov.w	r2, r3, lsl #18
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8001f00:	4013      	ands	r3, r2
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8001f02:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	e01b      	b.n	8001f44 <CAN001_lConfigMORegs+0xa8>
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)CAN_MO_MOAMR_AM_Msk & (uint32_t)MsgObjptr->IDMask));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8001f10:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	60da      	str	r2, [r3, #12]
 8001f18:	e014      	b.n	8001f44 <CAN001_lConfigMORegs+0xa8>
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8001f22:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
      }                      
    } /* if (MsgObjptr->IDExten == STANDARDTYPE) */
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	619a      	str	r2, [r3, #24]
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	7a5b      	ldrb	r3, [r3, #9]
 8001f2e:	ea4f 7343 	mov.w	r3, r3, lsl #29
 8001f32:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8001f3e:	431a      	orrs	r2, r3
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	60da      	str	r2, [r3, #12]
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
    }
      /* Check whether message object is transmit message object */
      /*<<<DD_CAN001_API_3_2>>>*/
    if (MsgObjptr->MsgObjType == TRANSMSGOBJ)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	7d1b      	ldrb	r3, [r3, #20]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d177      	bne.n	800203c <CAN001_lConfigMORegs+0x1a0>
  
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	7a9b      	ldrb	r3, [r3, #10]
 8001f50:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8001f54:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001f60:	431a      	orrs	r2, r3
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	601a      	str	r2, [r3, #0]
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	e059      	b.n	8002022 <CAN001_lConfigMORegs+0x186>
      {
        if(Count < 4U)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2b03      	cmp	r3, #3
 8001f72:	d823      	bhi.n	8001fbc <CAN001_lConfigMORegs+0x120>
        {
          WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)((uint32_t)CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	18d3      	adds	r3, r2, r3
 8001f7a:	f103 0308 	add.w	r3, r3, #8
 8001f7e:	78db      	ldrb	r3, [r3, #3]
 8001f80:	461a      	mov	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001f88:	fa02 f203 	lsl.w	r2, r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001f92:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8001f96:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	6919      	ldr	r1, [r3, #16]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001fa6:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8001faa:	fa00 f303 	lsl.w	r3, r0, r3
 8001fae:	ea6f 0303 	mvn.w	r3, r3
 8001fb2:	400b      	ands	r3, r1
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	611a      	str	r2, [r3, #16]
 8001fba:	e02e      	b.n	800201a <CAN001_lConfigMORegs+0x17e>
                                        (Count*8U),(uint32_t)MsgObjptr->data[Count]);
        }
        else
        {
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	18d3      	adds	r3, r2, r3
 8001fc2:	f103 0308 	add.w	r3, r3, #8
 8001fc6:	78db      	ldrb	r3, [r3, #3]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001fd0:	f1a3 0304 	sub.w	r3, r3, #4
 8001fd4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001fd8:	fa02 f203 	lsl.w	r2, r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001fe2:	f1a3 0304 	sub.w	r3, r3, #4
 8001fe6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001fea:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	401a      	ands	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	6959      	ldr	r1, [r3, #20]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001ffe:	f1a3 0304 	sub.w	r3, r3, #4
 8002002:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002006:	f04f 00ff 	mov.w	r0, #255	; 0xff
 800200a:	fa00 f303 	lsl.w	r3, r0, r3
 800200e:	ea6f 0303 	mvn.w	r3, r3
 8002012:	400b      	ands	r3, r1
 8002014:	431a      	orrs	r2, r3
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	615a      	str	r2, [r3, #20]
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f103 0301 	add.w	r3, r3, #1
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	7a9b      	ldrb	r3, [r3, #10]
 8002026:	461a      	mov	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	429a      	cmp	r2, r3
 800202c:	d89f      	bhi.n	8001f6e <CAN001_lConfigMORegs+0xd2>
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                    ((Count-4U)*8U), (uint32_t)MsgObjptr->data[Count]);
        } /* if(Count < 4) */
      }  /* for(Count = 0; Count < MsgObjptr->DataLength; Count++) */
      /* Set MO as Transmit message object and set NEWDAT bit */
      CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETDIR_Msk | \
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	f04f 0300 	mov.w	r3, #0
 8002034:	f6c0 0308 	movt	r3, #2056	; 0x808
 8002038:	61d3      	str	r3, [r2, #28]
 800203a:	e003      	b.n	8002044 <CAN001_lConfigMORegs+0x1a8>
    }/*if (MsgType == TRANSMSGOBJ)*/
    /*<<<DD_CAN001_API_3_3>>>*/
    else
    { 
      /* Set MO as Receive message object and set RXEN bit */
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002042:	61da      	str	r2, [r3, #28]
    } /*if(MsgType == RECMSGOBJ)*/
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
  CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f04f 62d4 	mov.w	r2, #111149056	; 0x6a00000
 800204a:	61da      	str	r2, [r3, #28]
                        CAN_MO_MOCTR_SETTXEN1_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk );
}
 800204c:	f107 0714 	add.w	r7, r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop

08002058 <CAN001_lNodeInit>:

/* This function will initialize node with the given handle */                 
static void CAN001_lNodeInit(const CAN001_HandleType* Handle)
 {
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t Count  = 0U;
 8002060:	f04f 0300 	mov.w	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo;
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 8002066:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800206a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800206e:	613b      	str	r3, [r7, #16]
  /* <<<DD_CAN001_nonAPI_4>>> */
  /* Map to node register offset as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  /*<<<DD_CAN001_API_1>>>*/
 
  /* wait until panel has finished initialization */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8002076:	bf00      	nop
 8002078:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800207c:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8002080:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8002084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1f5      	bne.n	8002078 <CAN001_lNodeInit+0x20>
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f043 0241 	orr.w	r2, r3, #65	; 0x41
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	601a      	str	r2, [r3, #0]
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	791b      	ldrb	r3, [r3, #4]
 800209c:	ea4f 32c3 	mov.w	r2, r3, lsl #15
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	78db      	ldrb	r3, [r3, #3]
 80020a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
 80020a8:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	789b      	ldrb	r3, [r3, #2]
 80020ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
 80020b2:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	785b      	ldrb	r3, [r3, #1]
 80020b8:	ea4f 1383 	mov.w	r3, r3, lsl #6
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
 80020bc:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	781b      	ldrb	r3, [r3, #0]
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
 80020c2:	431a      	orrs	r2, r3
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	611a      	str	r2, [r3, #16]
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
  /* Check whether loop back mode is to be enabled */
  if ( Handle->LoopBackModeEn == CAN001_ENABLE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	7b5b      	ldrb	r3, [r3, #13]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d105      	bne.n	80020dc <CAN001_lNodeInit+0x84>
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	60da      	str	r2, [r3, #12]
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 80020dc:	f04f 0300 	mov.w	r3, #0
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	e027      	b.n	8002134 <CAN001_lNodeInit+0xdc>
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	7b1a      	ldrb	r2, [r3, #12]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7b99      	ldrb	r1, [r3, #14]
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	18cb      	adds	r3, r1, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	4610      	mov	r0, r2
 80020f6:	4619      	mov	r1, r3
 80020f8:	f7ff fe7a 	bl	8001df0 <CAN001_lAllocateMOtoNodeList>
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	7b9a      	ldrb	r2, [r3, #14]
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	18d3      	adds	r3, r2, r3
 8002106:	72fb      	strb	r3, [r7, #11]
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 8002108:	7afb      	ldrb	r3, [r7, #11]
 800210a:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800210e:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8002112:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002116:	613b      	str	r3, [r7, #16]
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	7b1b      	ldrb	r3, [r3, #12]
 800211c:	ea4f 3243 	mov.w	r2, r3, lsl #13
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	ea4f 2303 	mov.w	r3, r3, lsl #8
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
 8002126:	431a      	orrs	r2, r3
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	609a      	str	r2, [r3, #8]
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	f103 0301 	add.w	r3, r3, #1
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	7bdb      	ldrb	r3, [r3, #15]
 8002138:	461a      	mov	r2, r3
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	429a      	cmp	r2, r3
 800213e:	d8d1      	bhi.n	80020e4 <CAN001_lNodeInit+0x8c>
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
}
 8002140:	f107 0718 	add.w	r7, r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <CAN001_Init>:
 */


/* This function will initialize node with the given handle */                 
void CAN001_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
   DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
   /* Calling CANGLOBAL App Initialization */
   CANGLOBAL_Init();
 800214c:	f7ff fe02 	bl	8001d54 <CANGLOBAL_Init>

   /* Node2 initialization */
   CAN001_lNodeInit(&CAN001_Handle0);
 8002150:	f642 20bc 	movw	r0, #10940	; 0x2abc
 8002154:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002158:	f7ff ff7e 	bl	8002058 <CAN001_lNodeInit>
   /* LMO1 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_1,1U);
 800215c:	f642 20bc 	movw	r0, #10940	; 0x2abc
 8002160:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002164:	f640 0134 	movw	r1, #2100	; 0x834
 8002168:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800216c:	f04f 0201 	mov.w	r2, #1
 8002170:	f000 f8a8 	bl	80022c4 <CAN001_ConfigMsgObj>
   /* Enable receive interrupt */
   EnableMOInterrupt(CAN001_Handle0,(uint32_t)CAN_MO_RECEIVE_INTERRUPT,1);
 8002174:	f642 23bc 	movw	r3, #10940	; 0x2abc
 8002178:	f6c0 0300 	movt	r3, #2048	; 0x800
 800217c:	7b9b      	ldrb	r3, [r3, #14]
 800217e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002182:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 8002186:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800218a:	461a      	mov	r2, r3
 800218c:	f642 23bc 	movw	r3, #10940	; 0x2abc
 8002190:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002194:	7b9b      	ldrb	r3, [r3, #14]
 8002196:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800219a:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 800219e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a8:	6013      	str	r3, [r2, #0]
   /* LMO2 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_2,2U);
 80021aa:	f642 20bc 	movw	r0, #10940	; 0x2abc
 80021ae:	f6c0 0000 	movt	r0, #2048	; 0x800
 80021b2:	f640 014c 	movw	r1, #2124	; 0x84c
 80021b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80021ba:	f04f 0202 	mov.w	r2, #2
 80021be:	f000 f881 	bl	80022c4 <CAN001_ConfigMsgObj>
   DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
}
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <CAN001_NodeDeInit>:
       
  
/* This function will deinitialize node with the given handle */
/*<<<DD_CAN001_API_2>>>*/ 
void CAN001_NodeDeInit(const CAN001_HandleType* Handle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  int32_t Count = 0;
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo;
  uint32_t*	MsgPndRegOffset = 0;
 80021d2:	f04f 0300 	mov.w	r3, #0
 80021d6:	61bb      	str	r3, [r7, #24]
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 80021d8:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80021dc:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80021e0:	617b      	str	r3, [r7, #20]
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	613b      	str	r3, [r7, #16]
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	7bdb      	ldrb	r3, [r3, #15]
 80021ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	e036      	b.n	8002262 <CAN001_NodeDeInit+0x9e>
  {
	MsgNo = (uint8_t)(Handle->FirstMOMapping+(uint32_t)Count);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	7b9a      	ldrb	r2, [r3, #14]
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	18d3      	adds	r3, r2, r3
 80021fe:	73fb      	strb	r3, [r7, #15]
    /* Mapping to message object offset value*/
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8002206:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 800220a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800220e:	617b      	str	r3, [r7, #20]
    /* Reset all message objects registers */
    CAN_MOxRegs->MOFCR =  (0x00000000U);			 		
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
    CAN_MOxRegs->MOIPR &= (0x000000FFU);			 
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	b2da      	uxtb	r2, r3
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	609a      	str	r2, [r3, #8]
    CAN_MOxRegs->MOAMR = (0x3FFFFFFFU);			 
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002228:	60da      	str	r2, [r3, #12]
    CAN_MOxRegs->MODATAL = (0x00000000U);	
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f04f 0200 	mov.w	r2, #0
 8002230:	611a      	str	r2, [r3, #16]
    CAN_MOxRegs->MODATAH = (0x00000000U);	
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	f04f 0200 	mov.w	r2, #0
 8002238:	615a      	str	r2, [r3, #20]
    CAN_MOxRegs->MOAR = (0x00000000U);   
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	f04f 0200 	mov.w	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002248:	61da      	str	r2, [r3, #28]
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	7b9b      	ldrb	r3, [r3, #14]
 800224e:	461a      	mov	r2, r3
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	18d3      	adds	r3, r2, r3
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff fdf3 	bl	8001e40 <CAN001_lDeallocateMsgObj>
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	2b00      	cmp	r3, #0
 8002266:	dac5      	bge.n	80021f4 <CAN001_NodeDeInit+0x30>
    CAN_MOxRegs->MOAR = (0x00000000U);   
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
  }
  /* set CCE and INIT bit NCR for disconnecting the node */
  CAN_NodexRegs->NCR = (0x00000041U);
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	f04f 0241 	mov.w	r2, #65	; 0x41
 800226e:	601a      	str	r2, [r3, #0]
  /* reset all node registers */
  CAN_NodexRegs->NSR = (0x00000000U);
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	605a      	str	r2, [r3, #4]
  CAN_NodexRegs->NPCR &= (0x0000000FU);
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 020f 	and.w	r2, r3, #15
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	60da      	str	r2, [r3, #12]
  CAN_NodexRegs->NECNT = (0x00600000U);
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800228a:	615a      	str	r2, [r3, #20]
  CAN_NodexRegs->NFCR = (0x00000000U);
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  CAN_NodexRegs->NBTR = (0x00000000U);
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	611a      	str	r2, [r3, #16]
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7b1b      	ldrb	r3, [r3, #12]
 80022a0:	461a      	mov	r2, r3
 80022a2:	f245 0350 	movw	r3, #20560	; 0x5050
 80022a6:	f2c1 2300 	movt	r3, #4608	; 0x1200
 80022aa:	18d3      	adds	r3, r2, r3
 80022ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80022b0:	61bb      	str	r3, [r7, #24]
  (*MsgPndRegOffset) = (0x00000000U);
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	f04f 0200 	mov.w	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT); 
}    
 80022ba:	f107 0720 	add.w	r7, r7, #32
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop

080022c4 <CAN001_ConfigMsgObj>:
(
  const CAN001_HandleType* Handle, 
  const CAN001_MessageHandleType* SwMsgObjptr,
  uint8_t MsgObjnr
 )
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	4613      	mov	r3, r2
 80022d0:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
 80022d2:	f04f 0302 	mov.w	r3, #2
 80022d6:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	7b9a      	ldrb	r2, [r3, #14]
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	18d3      	adds	r3, r2, r3
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80022e6:	76fb      	strb	r3, [r7, #27]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
 80022e8:	7efb      	ldrb	r3, [r7, #27]
 80022ea:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80022ee:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80022f2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80022f6:	617b      	str	r3, [r7, #20]
                      GET_MO_OFFSET(MsgNo);
  /* <<<DD_CAN001_API_3>>> */
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	7a1b      	ldrb	r3, [r3, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <CAN001_ConfigMsgObj+0x44>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	7a1b      	ldrb	r3, [r3, #8]
                      GET_MO_OFFSET(MsgNo);
  /* <<<DD_CAN001_API_3>>> */
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 8002304:	2b01      	cmp	r3, #1
 8002306:	d10f      	bne.n	8002328 <CAN001_ConfigMsgObj+0x64>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
    ||((SwMsgObjptr->MsgObjEN != CAN001_ENABLE) && (SwMsgObjptr->MsgObjEN != CAN001_DISABLE))
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	7cdb      	ldrb	r3, [r3, #19]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d003      	beq.n	8002318 <CAN001_ConfigMsgObj+0x54>
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	7cdb      	ldrb	r3, [r3, #19]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d107      	bne.n	8002328 <CAN001_ConfigMsgObj+0x64>
    ||((SwMsgObjptr->MsgObjType != RECMSGOBJ) && (SwMsgObjptr->MsgObjType != TRANSMSGOBJ)))
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	7d1b      	ldrb	r3, [r3, #20]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <CAN001_ConfigMsgObj+0x6c>
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	7d1b      	ldrb	r3, [r3, #20]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d003      	beq.n	8002330 <CAN001_ConfigMsgObj+0x6c>
  {
    Error =  (uint32_t)CAN001_INVALID_INPUT;
 8002328:	f04f 0306 	mov.w	r3, #6
 800232c:	61fb      	str	r3, [r7, #28]
 800232e:	e01a      	b.n	8002366 <CAN001_ConfigMsgObj+0xa2>
    ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message object is to be disabled */
  /*<<<DD_CAN001_API_3_1>>>*/
  else if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	7cdb      	ldrb	r3, [r3, #19]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d107      	bne.n	8002348 <CAN001_ConfigMsgObj+0x84>
  {
    /* Reset MSGVAL bit */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f04f 0220 	mov.w	r2, #32
 800233e:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 8002340:	f04f 0300 	mov.w	r3, #0
 8002344:	61fb      	str	r3, [r7, #28]
 8002346:	e00e      	b.n	8002366 <CAN001_ConfigMsgObj+0xa2>
  } /* if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE) */
  else
  {
    CAN001_lConfigMORegs(SwMsgObjptr, (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U)));
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	7b9a      	ldrb	r2, [r3, #14]
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	18d3      	adds	r3, r2, r3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	f103 33ff 	add.w	r3, r3, #4294967295
 8002356:	b2db      	uxtb	r3, r3
 8002358:	68b8      	ldr	r0, [r7, #8]
 800235a:	4619      	mov	r1, r3
 800235c:	f7ff fd9e 	bl	8001e9c <CAN001_lConfigMORegs>
    Error = (uint32_t)DAVEApp_SUCCESS;
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	61fb      	str	r3, [r7, #28]
  } /*if (SwMsgObjptr->MsgObjEN == CAN001_ENABLE)*/
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Error;
 8002366:	69fb      	ldr	r3, [r7, #28]
}
 8002368:	4618      	mov	r0, r3
 800236a:	f107 0720 	add.w	r7, r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop

08002374 <CAN001_SendDataFrame>:
 *  for sending data frame
 */

 
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8002374:	b480      	push	{r7}
 8002376:	b087      	sub	sp, #28
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8002380:	f04f 0305 	mov.w	r3, #5
 8002384:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7b9a      	ldrb	r2, [r3, #14]
 800238a:	78fb      	ldrb	r3, [r7, #3]
 800238c:	18d3      	adds	r3, r2, r3
 800238e:	b2db      	uxtb	r3, r3
 8002390:	f103 33ff 	add.w	r3, r3, #4294967295
 8002394:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8002396:	7cfb      	ldrb	r3, [r7, #19]
 8002398:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800239c:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80023a0:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80023a4:	60fb      	str	r3, [r7, #12]
  /*<<<DD_CAN001_API_4>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is not a transmit message object */
  /*<<<DD_CAN001_API_4_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023ae:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d003      	beq.n	80023be <CAN001_SendDataFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80023b6:	f04f 0301 	mov.w	r3, #1
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	e01e      	b.n	80023fc <CAN001_SendDataFrame+0x88>
	DBG002_ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d103      	bne.n	80023d6 <CAN001_SendDataFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 80023ce:	f04f 0303 	mov.w	r3, #3
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	e012      	b.n	80023fc <CAN001_SendDataFrame+0x88>
	DBG002_INFO(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_4_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023de:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d103      	bne.n	80023ee <CAN001_SendDataFrame+0x7a>
                                                 CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 80023e6:	f04f 0304 	mov.w	r3, #4
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	e006      	b.n	80023fc <CAN001_SendDataFrame+0x88>
  }
  else
  {
    /* set TXRQ bit */
    /*<<<DD_CAN001_API_4_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80023f4:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 80023f6:	f04f 0300 	mov.w	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Error;
 80023fc:	697b      	ldr	r3, [r7, #20]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	f107 071c 	add.w	r7, r7, #28
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop

0800240c <CAN001_SendRemoteFrame>:
 *	This function is will put a transmit request to receive message object     
 *  for sending remote frame
 */

status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	460b      	mov	r3, r1
 8002416:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = 0U;
 8002418:	f04f 0300 	mov.w	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	7b9a      	ldrb	r2, [r3, #14]
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	18d3      	adds	r3, r2, r3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	f103 33ff 	add.w	r3, r3, #4294967295
 800242c:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 800242e:	7cfb      	ldrb	r3, [r7, #19]
 8002430:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8002434:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8002438:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 800243c:	60fb      	str	r3, [r7, #12]
  /*<<<DD_CAN001_API_5>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_5_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002446:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <CAN001_SendRemoteFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 800244e:	f04f 0301 	mov.w	r3, #1
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	e01e      	b.n	8002494 <CAN001_SendRemoteFrame+0x88>
    DBG002_ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	f003 0320 	and.w	r3, r3, #32
 800245e:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8002462:	2b00      	cmp	r3, #0
 8002464:	d103      	bne.n	800246e <CAN001_SendRemoteFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    		
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 8002466:	f04f 0303 	mov.w	r3, #3
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	e012      	b.n	8002494 <CAN001_SendRemoteFrame+0x88>
    DBG002_INFO(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_5_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002476:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800247a:	2b01      	cmp	r3, #1
 800247c:	d103      	bne.n	8002486 <CAN001_SendRemoteFrame+0x7a>
                                                CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 800247e:	f04f 0304 	mov.w	r3, #4
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	e006      	b.n	8002494 <CAN001_SendRemoteFrame+0x88>
  }
  else
  {
    /* Put transmit request to message object */
    /*<<<DD_CAN001_API_5_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800248c:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Error;
 8002494:	697b      	ldr	r3, [r7, #20]
}
 8002496:	4618      	mov	r0, r3
 8002498:	f107 071c 	add.w	r7, r7, #28
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop

080024a4 <CAN001_ReadMsgObj>:
(
 const CAN001_HandleType* Handle,
 CAN001_MessageHandleType* SwMsgObjptr,
 uint8_t MsgObjnr
)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b089      	sub	sp, #36	; 0x24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	4613      	mov	r3, r2
 80024b0:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 80024b2:	f04f 0305 	mov.w	r3, #5
 80024b6:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	61bb      	str	r3, [r7, #24]
  bool RxPnd = 0U;
 80024be:	f04f 0300 	mov.w	r3, #0
 80024c2:	75fb      	strb	r3, [r7, #23]
  bool NewData = 0U;
 80024c4:	f04f 0300 	mov.w	r3, #0
 80024c8:	75bb      	strb	r3, [r7, #22]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	7b9a      	ldrb	r2, [r3, #14]
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	18d3      	adds	r3, r2, r3
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	f103 33ff 	add.w	r3, r3, #4294967295
 80024d8:	757b      	strb	r3, [r7, #21]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                 GET_MO_OFFSET(MsgNo);
 80024da:	7d7b      	ldrb	r3, [r7, #21]
 80024dc:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80024e0:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80024e4:	ea4f 1343 	mov.w	r3, r3, lsl #5
  uint32_t Count = 0U;
  bool RxPnd = 0U;
  bool NewData = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80024e8:	613b      	str	r3, [r7, #16]
  /*<<<DD_CAN001_API_6>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_6_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024f2:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <CAN001_ReadMsgObj+0x5e>
                                   CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80024fa:	f04f 0301 	mov.w	r3, #1
 80024fe:	61fb      	str	r3, [r7, #28]
 8002500:	e0ca      	b.n	8002698 <CAN001_ReadMsgObj+0x1f4>
    DBG002_ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if reception is ongoing on message object */
  /*<<<DD_CAN001_API_6_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_RXUPD_Msk, \
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	f003 0304 	and.w	r3, r3, #4
 800250a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800250e:	2b01      	cmp	r3, #1
 8002510:	d103      	bne.n	800251a <CAN001_ReadMsgObj+0x76>
                                         CAN_MO_MOSTAT_RXUPD_Pos) == 1U)
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 8002512:	f04f 0304 	mov.w	r3, #4
 8002516:	61fb      	str	r3, [r7, #28]
 8002518:	e0be      	b.n	8002698 <CAN001_ReadMsgObj+0x1f4>
  {
    /* read message parameters */
    /*<<<DD_CAN001_API_6_3>>>*/
    do
    {
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f04f 0208 	mov.w	r2, #8
 8002520:	61da      	str	r2, [r3, #28]
      if((RD_REG(CAN_MOxRegs->MOAR, CAN_MO_MOAR_IDE_Msk , \
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800252a:	ea4f 7353 	mov.w	r3, r3, lsr #29
 800252e:	2b00      	cmp	r3, #0
 8002530:	d12e      	bne.n	8002590 <CAN001_ReadMsgObj+0xec>
                         CAN_MO_MOAR_IDE_Pos)) == 0U)
      {
        SwMsgObjptr->IDExten = (uint8_t)STANDARDTYPE;
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = (CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	f04f 0300 	mov.w	r3, #0
 8002542:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8002546:	4013      	ands	r3, r2
 8002548:	ea4f 4293 	mov.w	r2, r3, lsr #18
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	601a      	str	r2, [r3, #0]
                                                    CAN_MO_MOAR_STDID_Pos;
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002558:	ea4f 7353 	mov.w	r3, r3, lsr #29
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	725a      	strb	r2, [r3, #9]
                             CAN_MO_MOAMR_MIDE_Pos);
        if(SwMsgObjptr->IDEMask == 1U)
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	7a5b      	ldrb	r3, [r3, #9]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d10b      	bne.n	8002582 <CAN001_ReadMsgObj+0xde>
        {
          SwMsgObjptr->IDMask = (CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8002576:	4013      	ands	r3, r2
 8002578:	ea4f 4293 	mov.w	r2, r3, lsr #18
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	e01f      	b.n	80025c2 <CAN001_ReadMsgObj+0x11e>
     	                                             CAN_MO_MOAR_STDID_Pos;
        }
        else
        {
     	   SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	e018      	b.n	80025c2 <CAN001_ReadMsgObj+0x11e>
        }
      }
      else
      {
        SwMsgObjptr->IDExten = (uint8_t)EXTENDEDTYPE;
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	f04f 0201 	mov.w	r2, #1
 8002596:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_ID_Msk;
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	601a      	str	r2, [r3, #0]
        SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	605a      	str	r2, [r3, #4]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025b8:	ea4f 7353 	mov.w	r3, r3, lsr #29
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	725a      	strb	r2, [r3, #9]
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80025ca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	729a      	strb	r2, [r3, #10]
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 80025d4:	f04f 0300 	mov.w	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	e03b      	b.n	8002654 <CAN001_ReadMsgObj+0x1b0>
      {
        if(Count < 4U)
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	2b03      	cmp	r3, #3
 80025e0:	d816      	bhi.n	8002610 <CAN001_ReadMsgObj+0x16c>
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAL, \
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	691a      	ldr	r2, [r3, #16]
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80025ec:	f04f 01ff 	mov.w	r1, #255	; 0xff
 80025f0:	fa01 f303 	lsl.w	r3, r1, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80025fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002600:	b2da      	uxtb	r2, r3
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	18cb      	adds	r3, r1, r3
 8002608:	f103 0308 	add.w	r3, r3, #8
 800260c:	70da      	strb	r2, [r3, #3]
 800260e:	e01d      	b.n	800264c <CAN001_ReadMsgObj+0x1a8>
                                  (CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
                                                            (Count*8U));
        }
        else
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	695a      	ldr	r2, [r3, #20]
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800261a:	f1a3 0304 	sub.w	r3, r3, #4
 800261e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002622:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
 800262a:	401a      	ands	r2, r3
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8002632:	f1a3 0304 	sub.w	r3, r3, #4
 8002636:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800263a:	fa22 f303 	lsr.w	r3, r2, r3
 800263e:	b2da      	uxtb	r2, r3
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	18cb      	adds	r3, r1, r3
 8002646:	f103 0308 	add.w	r3, r3, #8
 800264a:	70da      	strb	r2, [r3, #3]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	f103 0301 	add.w	r3, r3, #1
 8002652:	61bb      	str	r3, [r7, #24]
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	7a9b      	ldrb	r3, [r3, #10]
 8002658:	461a      	mov	r2, r3
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	429a      	cmp	r2, r3
 800265e:	d8bd      	bhi.n	80025dc <CAN001_ReadMsgObj+0x138>
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
                                   (CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)) ,\
                                                            ((Count-4U)*8U));
        }
      }
      RxPnd = (bool)CHECK_RXPND_BIT();
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800266c:	75fb      	strb	r3, [r7, #23]
      NewData = (bool)CHECK_NEWDATA_BIT();
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800267a:	75bb      	strb	r3, [r7, #22]
    } while((RxPnd != 0U) && (NewData != 0U));
 800267c:	7dfb      	ldrb	r3, [r7, #23]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <CAN001_ReadMsgObj+0x1e6>
 8002682:	7dbb      	ldrb	r3, [r7, #22]
 8002684:	2b00      	cmp	r3, #0
 8002686:	f47f af48 	bne.w	800251a <CAN001_ReadMsgObj+0x76>
     SwMsgObjptr->MsgObjType = RECMSGOBJ;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	751a      	strb	r2, [r3, #20]
     Error = (uint32_t)DAVEApp_SUCCESS;
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Error;
 8002698:	69fb      	ldr	r3, [r7, #28]
}
 800269a:	4618      	mov	r0, r3
 800269c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bc80      	pop	{r7}
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop

080026a8 <CAN001_UpdateMODataRegisters>:
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr,
  uint8_t DataLength, 
  const uint8_t* DataPtr
)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	; 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	607b      	str	r3, [r7, #4]
 80026b2:	460b      	mov	r3, r1
 80026b4:	72fb      	strb	r3, [r7, #11]
 80026b6:	4613      	mov	r3, r2
 80026b8:	72bb      	strb	r3, [r7, #10]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 80026ba:	f04f 0305 	mov.w	r3, #5
 80026be:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	61bb      	str	r3, [r7, #24]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	7b9a      	ldrb	r2, [r3, #14]
 80026ca:	7afb      	ldrb	r3, [r7, #11]
 80026cc:	18d3      	adds	r3, r2, r3
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80026d4:	75fb      	strb	r3, [r7, #23]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 80026d6:	7dfb      	ldrb	r3, [r7, #23]
 80026d8:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80026dc:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80026e0:	ea4f 1343 	mov.w	r3, r3, lsl #5
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint32_t Count = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80026e4:	613b      	str	r3, [r7, #16]
                  GET_MO_OFFSET(MsgNo);
  
  /*<<<DD_CAN001_API_7>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  if (DataLength > 8U)
 80026e6:	7abb      	ldrb	r3, [r7, #10]
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d903      	bls.n	80026f4 <CAN001_UpdateMODataRegisters+0x4c>
  {
    Error = (uint32_t)CAN001_INVALID_INPUT;
 80026ec:	f04f 0306 	mov.w	r3, #6
 80026f0:	61fb      	str	r3, [r7, #28]
 80026f2:	e082      	b.n	80027fa <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message object is not a transmit message object */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8002700:	2b01      	cmp	r3, #1
 8002702:	d003      	beq.n	800270c <CAN001_UpdateMODataRegisters+0x64>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 8002704:	f04f 0301 	mov.w	r3, #1
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	e076      	b.n	80027fa <CAN001_UpdateMODataRegisters+0x152>
	DBG002_ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	f04f 0220 	mov.w	r2, #32
 8002712:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 8002714:	7abb      	ldrb	r3, [r7, #10]
 8002716:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800271a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002726:	431a      	orrs	r2, r3
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	601a      	str	r2, [r3, #0]
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 800272c:	f04f 0300 	mov.w	r3, #0
 8002730:	61bb      	str	r3, [r7, #24]
 8002732:	e055      	b.n	80027e0 <CAN001_UpdateMODataRegisters+0x138>
    {
      if(Count < 4U)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2b03      	cmp	r3, #3
 8002738:	d821      	bhi.n	800277e <CAN001_UpdateMODataRegisters+0xd6>
      {
        WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << (Count*8U)) , \
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	18d3      	adds	r3, r2, r3
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800274a:	fa02 f203 	lsl.w	r2, r2, r3
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002754:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8002758:	fa01 f303 	lsl.w	r3, r1, r3
 800275c:	401a      	ands	r2, r3
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	6919      	ldr	r1, [r3, #16]
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002768:	f04f 00ff 	mov.w	r0, #255	; 0xff
 800276c:	fa00 f303 	lsl.w	r3, r0, r3
 8002770:	ea6f 0303 	mvn.w	r3, r3
 8002774:	400b      	ands	r3, r1
 8002776:	431a      	orrs	r2, r3
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	611a      	str	r2, [r3, #16]
 800277c:	e02c      	b.n	80027d8 <CAN001_UpdateMODataRegisters+0x130>
                                        (Count*8U), (uint32_t)(*(DataPtr + Count)));
      }
      else
      {
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	18d3      	adds	r3, r2, r3
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800278e:	f1a3 0304 	sub.w	r3, r3, #4
 8002792:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002796:	fa02 f203 	lsl.w	r2, r2, r3
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80027a0:	f1a3 0304 	sub.w	r3, r3, #4
 80027a4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80027a8:	f04f 01ff 	mov.w	r1, #255	; 0xff
 80027ac:	fa01 f303 	lsl.w	r3, r1, r3
 80027b0:	401a      	ands	r2, r3
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	6959      	ldr	r1, [r3, #20]
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80027bc:	f1a3 0304 	sub.w	r3, r3, #4
 80027c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80027c4:	f04f 00ff 	mov.w	r0, #255	; 0xff
 80027c8:	fa00 f303 	lsl.w	r3, r0, r3
 80027cc:	ea6f 0303 	mvn.w	r3, r3
 80027d0:	400b      	ands	r3, r1
 80027d2:	431a      	orrs	r2, r3
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	615a      	str	r2, [r3, #20]
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	f103 0301 	add.w	r3, r3, #1
 80027de:	61bb      	str	r3, [r7, #24]
 80027e0:	7aba      	ldrb	r2, [r7, #10]
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d8a5      	bhi.n	8002734 <CAN001_UpdateMODataRegisters+0x8c>
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                   ((Count-4U)*8U), (uint32_t)(*(DataPtr + Count)));
      }
    }
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1, NEWDATA and RXEN */
    CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	f04f 0340 	mov.w	r3, #64	; 0x40
 80027ee:	f2c0 63a8 	movt	r3, #1704	; 0x6a8
 80027f2:	61d3      	str	r3, [r2, #28]
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk | \
                        CAN_MO_MOCTR_SETNEWDAT_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_RESRTSEL_Msk);
    Error = (uint32_t)DAVEApp_SUCCESS;
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	61fb      	str	r3, [r7, #28]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Error;
 80027fa:	69fb      	ldr	r3, [r7, #28]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <CAN001_GetMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
 )
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	460a      	mov	r2, r1
 8002814:	70fa      	strb	r2, [r7, #3]
 8002816:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8002818:	f04f 0305 	mov.w	r3, #5
 800281c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	7b9a      	ldrb	r2, [r3, #14]
 8002822:	78fb      	ldrb	r3, [r7, #3]
 8002824:	18d3      	adds	r3, r2, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f103 33ff 	add.w	r3, r3, #4294967295
 800282c:	74fb      	strb	r3, [r7, #19]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 800282e:	7cfb      	ldrb	r3, [r7, #19]
 8002830:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8002834:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8002838:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 800283c:	60fb      	str	r3, [r7, #12]
    DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    DBG002_N((NewMsgStatus != RECEIVE_PENDING) && (NewMsgStatus != TRANSMIT_PENDING) \
      && (NewMsgStatus != NEW_DATA) && (NewMsgStatus != MESSAGE_LOST));

    /* Check message object status */
    if((CAN_MOxRegs->MOSTAT & (uint32_t)NewMsgStatus) != 0U)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	69da      	ldr	r2, [r3, #28]
 8002842:	78bb      	ldrb	r3, [r7, #2]
 8002844:	4013      	ands	r3, r2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <CAN001_GetMOFlagStatus+0x4a>
    {
      Status = (uint32_t)CAN_SET;
 800284a:	f04f 0301 	mov.w	r3, #1
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	e002      	b.n	8002858 <CAN001_GetMOFlagStatus+0x50>
    }
    else
    {
      Status = (uint32_t)CAN_RESET;
 8002852:	f04f 0300 	mov.w	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
    }
  }while(0);
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Status;
 8002858:	697b      	ldr	r3, [r7, #20]
}
 800285a:	4618      	mov	r0, r3
 800285c:	f107 071c 	add.w	r7, r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop

08002868 <CAN001_GetNodeFlagStatus>:
status_t CAN001_GetNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8002874:	f04f 0305 	mov.w	r3, #5
 8002878:	60fb      	str	r3, [r7, #12]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	60bb      	str	r3, [r7, #8]
  DBG002_N((NewNodeStatus != CAN001_ALERT_STATUS) && (NewNodeStatus != CAN001_ERROR_WARN_STATUS) \
     && (NewNodeStatus != CAN001_BUS_OFF_STATUS) && (NewNodeStatus  != CAN001_LIST_LENGTH_ERROR)\
     && (NewNodeStatus != CAN001_LIST_OBJECT_ERROR));

  /* Check Node status */
  if ((CAN_NodexRegs->NSR & (uint32_t)NewNodeStatus) != 0U)
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	887b      	ldrh	r3, [r7, #2]
 8002886:	4013      	ands	r3, r2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d003      	beq.n	8002894 <CAN001_GetNodeFlagStatus+0x2c>
  {
    Status = (uint32_t)CAN_SET;
 800288c:	f04f 0301 	mov.w	r3, #1
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	e002      	b.n	800289a <CAN001_GetNodeFlagStatus+0x32>
  }
  else 
  {
    Status = (uint32_t)CAN_RESET;
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	60fb      	str	r3, [r7, #12]
  }          

  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Status;
 800289a:	68fb      	ldr	r3, [r7, #12]
}
 800289c:	4618      	mov	r0, r3
 800289e:	f107 0714 	add.w	r7, r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <CAN001_GetMOPndRegisterBitStatus>:
status_t CAN001_GetMOPndRegisterBitStatus
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr
)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 80028b4:	f04f 0305 	mov.w	r3, #5
 80028b8:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset;
  /*<<<DD_CAN001_API_11>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	7b1b      	ldrb	r3, [r3, #12]
 80028be:	461a      	mov	r2, r3
 80028c0:	f245 0350 	movw	r3, #20560	; 0x5050
 80028c4:	f2c1 2300 	movt	r3, #4608	; 0x1200
 80028c8:	18d3      	adds	r3, r2, r3
 80028ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028ce:	60bb      	str	r3, [r7, #8]
  Status = RD_REG((*MsgPndRegOffset), (CAN_MSPND_PND_Msk << (MsgObjnr-1U)), \
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	78fb      	ldrb	r3, [r7, #3]
 80028d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80028da:	f04f 31ff 	mov.w	r1, #4294967295
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	401a      	ands	r2, r3
 80028e4:	78fb      	ldrb	r3, [r7, #3]
 80028e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80028ea:	fa22 f303 	lsr.w	r3, r2, r3
 80028ee:	60fb      	str	r3, [r7, #12]
                                                                  (MsgObjnr-1U));
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Status;
 80028f0:	68fb      	ldr	r3, [r7, #12]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	f107 0714 	add.w	r7, r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop

08002900 <CAN001_ClearMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
)
{
 8002900:	b480      	push	{r7}
 8002902:	b087      	sub	sp, #28
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	460a      	mov	r2, r1
 800290c:	70fa      	strb	r2, [r7, #3]
 800290e:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8002910:	f04f 0305 	mov.w	r3, #5
 8002914:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7b9a      	ldrb	r2, [r3, #14]
 800291a:	78fb      	ldrb	r3, [r7, #3]
 800291c:	18d3      	adds	r3, r2, r3
 800291e:	b2db      	uxtb	r3, r3
 8002920:	f103 33ff 	add.w	r3, r3, #4294967295
 8002924:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8002926:	7cfb      	ldrb	r3, [r7, #19]
 8002928:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800292c:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8002930:	ea4f 1343 	mov.w	r3, r3, lsl #5
)
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8002934:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  /*<<<DD_CAN001_API_12>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 8002936:	78fb      	ldrb	r3, [r7, #3]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d004      	beq.n	8002946 <CAN001_ClearMOFlagStatus+0x46>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	7bdb      	ldrb	r3, [r3, #15]
 8002940:	78fa      	ldrb	r2, [r7, #3]
 8002942:	429a      	cmp	r2, r3
 8002944:	d903      	bls.n	800294e <CAN001_ClearMOFlagStatus+0x4e>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 8002946:	f04f 0302 	mov.w	r3, #2
 800294a:	617b      	str	r3, [r7, #20]
 800294c:	e007      	b.n	800295e <CAN001_ClearMOFlagStatus+0x5e>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN001_CLEAR_MO_STATUS_MASK & (uint32_t)NewMsgStatus;
 800294e:	78bb      	ldrb	r3, [r7, #2]
 8002950:	f003 021b 	and.w	r2, r3, #27
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	61da      	str	r2, [r3, #28]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8002958:	f04f 0300 	mov.w	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Status;
 800295e:	697b      	ldr	r3, [r7, #20]
}	
 8002960:	4618      	mov	r0, r3
 8002962:	f107 071c 	add.w	r7, r7, #28
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr

0800296c <CAN001_ClearNodeFlagStatus>:
void CAN001_ClearNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	460b      	mov	r3, r1
 8002976:	807b      	strh	r3, [r7, #2]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	60fb      	str	r3, [r7, #12]
  /*<<<DD_CAN001_API_13>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  CAN_NodexRegs->NSR &= ~((uint32_t)NewNodeStatus & \
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	887b      	ldrh	r3, [r7, #2]
 8002984:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
 8002988:	ea6f 0303 	mvn.w	r3, r3
 800298c:	401a      	ands	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	605a      	str	r2, [r3, #4]
                                              CAN001_CLEAR_NODE_STATUS_MASK); 	
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
}
 8002992:	f107 0714 	add.w	r7, r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <CAN001_ClearMOPndRegisterBit>:
/*  These function is used to clear message pending register bit
 *  of specific message object.
 */

status_t CAN001_ClearMOPndRegisterBit(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 80029a8:	f04f 0305 	mov.w	r3, #5
 80029ac:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset = 0;
 80029ae:	f04f 0300 	mov.w	r3, #0
 80029b2:	60bb      	str	r3, [r7, #8]
  /*<<<DD_CAN001_API_14>>>*/
  DBG002_FUNCTION_ENTRY(DBG002_GID_CAN001,CAN001_FUNCTION_ENTRY);
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 80029b4:	78fb      	ldrb	r3, [r7, #3]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <CAN001_ClearMOPndRegisterBit+0x28>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	7bdb      	ldrb	r3, [r3, #15]
 80029be:	78fa      	ldrb	r2, [r7, #3]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d903      	bls.n	80029cc <CAN001_ClearMOPndRegisterBit+0x30>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 80029c4:	f04f 0302 	mov.w	r3, #2
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	e01b      	b.n	8002a04 <CAN001_ClearMOPndRegisterBit+0x68>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	7b1b      	ldrb	r3, [r3, #12]
 80029d0:	461a      	mov	r2, r3
 80029d2:	f245 0350 	movw	r3, #20560	; 0x5050
 80029d6:	f2c1 2300 	movt	r3, #4608	; 0x1200
 80029da:	18d3      	adds	r3, r2, r3
 80029dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029e0:	60bb      	str	r3, [r7, #8]
    CLR_BIT((*MsgPndRegOffset), (MsgObjnr-1U));
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	78fb      	ldrb	r3, [r7, #3]
 80029e8:	f103 33ff 	add.w	r3, r3, #4294967295
 80029ec:	f04f 0101 	mov.w	r1, #1
 80029f0:	fa01 f303 	lsl.w	r3, r1, r3
 80029f4:	ea6f 0303 	mvn.w	r3, r3
 80029f8:	401a      	ands	r2, r3
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	601a      	str	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 80029fe:	f04f 0300 	mov.w	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(DBG002_GID_CAN001,CAN001_FUNCTION_EXIT);
  return Status;
 8002a04:	68fb      	ldr	r3, [r7, #12]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	f107 0714 	add.w	r7, r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop

08002a14 <__libc_init_array>:
 8002a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a16:	4f20      	ldr	r7, [pc, #128]	; (8002a98 <__libc_init_array+0x84>)
 8002a18:	4c20      	ldr	r4, [pc, #128]	; (8002a9c <__libc_init_array+0x88>)
 8002a1a:	1b38      	subs	r0, r7, r4
 8002a1c:	1087      	asrs	r7, r0, #2
 8002a1e:	d017      	beq.n	8002a50 <__libc_init_array+0x3c>
 8002a20:	1e7a      	subs	r2, r7, #1
 8002a22:	6823      	ldr	r3, [r4, #0]
 8002a24:	2501      	movs	r5, #1
 8002a26:	f002 0601 	and.w	r6, r2, #1
 8002a2a:	4798      	blx	r3
 8002a2c:	42af      	cmp	r7, r5
 8002a2e:	d00f      	beq.n	8002a50 <__libc_init_array+0x3c>
 8002a30:	b12e      	cbz	r6, 8002a3e <__libc_init_array+0x2a>
 8002a32:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8002a36:	2502      	movs	r5, #2
 8002a38:	4788      	blx	r1
 8002a3a:	42af      	cmp	r7, r5
 8002a3c:	d008      	beq.n	8002a50 <__libc_init_array+0x3c>
 8002a3e:	6860      	ldr	r0, [r4, #4]
 8002a40:	4780      	blx	r0
 8002a42:	3502      	adds	r5, #2
 8002a44:	68a2      	ldr	r2, [r4, #8]
 8002a46:	1d26      	adds	r6, r4, #4
 8002a48:	4790      	blx	r2
 8002a4a:	3408      	adds	r4, #8
 8002a4c:	42af      	cmp	r7, r5
 8002a4e:	d1f6      	bne.n	8002a3e <__libc_init_array+0x2a>
 8002a50:	4f13      	ldr	r7, [pc, #76]	; (8002aa0 <__libc_init_array+0x8c>)
 8002a52:	4c14      	ldr	r4, [pc, #80]	; (8002aa4 <__libc_init_array+0x90>)
 8002a54:	f7fe fd02 	bl	800145c <_init>
 8002a58:	1b3b      	subs	r3, r7, r4
 8002a5a:	109f      	asrs	r7, r3, #2
 8002a5c:	d018      	beq.n	8002a90 <__libc_init_array+0x7c>
 8002a5e:	1e7d      	subs	r5, r7, #1
 8002a60:	6821      	ldr	r1, [r4, #0]
 8002a62:	f005 0601 	and.w	r6, r5, #1
 8002a66:	2501      	movs	r5, #1
 8002a68:	4788      	blx	r1
 8002a6a:	42af      	cmp	r7, r5
 8002a6c:	d011      	beq.n	8002a92 <__libc_init_array+0x7e>
 8002a6e:	b12e      	cbz	r6, 8002a7c <__libc_init_array+0x68>
 8002a70:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8002a74:	2502      	movs	r5, #2
 8002a76:	4780      	blx	r0
 8002a78:	42af      	cmp	r7, r5
 8002a7a:	d00b      	beq.n	8002a94 <__libc_init_array+0x80>
 8002a7c:	6862      	ldr	r2, [r4, #4]
 8002a7e:	4790      	blx	r2
 8002a80:	3502      	adds	r5, #2
 8002a82:	68a3      	ldr	r3, [r4, #8]
 8002a84:	1d26      	adds	r6, r4, #4
 8002a86:	4798      	blx	r3
 8002a88:	3408      	adds	r4, #8
 8002a8a:	42af      	cmp	r7, r5
 8002a8c:	d1f6      	bne.n	8002a7c <__libc_init_array+0x68>
 8002a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a96:	bf00      	nop
 8002a98:	08002aa8 	.word	0x08002aa8
 8002a9c:	08002aa8 	.word	0x08002aa8
 8002aa0:	08002aa8 	.word	0x08002aa8
 8002aa4:	08002aa8 	.word	0x08002aa8
