Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan 30 17:55:38 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 25 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.779        0.000                      0                   53        0.130        0.000                      0                   53        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.779        0.000                      0                   53        0.228        0.000                      0                   53       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.782        0.000                      0                   53        0.228        0.000                      0                   53       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.779        0.000                      0                   53        0.130        0.000                      0                   53  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.779        0.000                      0                   53        0.130        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.898ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.021ns (29.542%)  route 2.435ns (70.459%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.886    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.408 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=8, routed)           1.077     0.670    vga_color_logic/vga/vcounter_reg_n_0_[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.295     0.965 f  vga_color_logic/vga/VS_i_5/O
                         net (fo=1, routed)           0.495     1.460    vga_color_logic/vga/VS_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.584 r  vga_color_logic/vga/VS_i_2/O
                         net (fo=1, routed)           0.375     1.959    vga_color_logic/vga/geqOp
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga_color_logic/vga/VS_i_1/O
                         net (fo=1, routed)           0.488     2.571    vga_color_logic/vga/VS0
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    38.469    vga_color_logic/vga/VS_reg
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                 35.898    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.766ns (23.500%)  route 2.494ns (76.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.629    -0.883    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           1.198     0.834    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.958 r  vga_color_logic/vga/HS_i_2/O
                         net (fo=1, routed)           0.669     1.627    vga_color_logic/vga/HS_i_2_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.751 r  vga_color_logic/vga/HS_i_1/O
                         net (fo=1, routed)           0.626     2.377    vga_color_logic/vga/HS0
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/HS_reg
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.194ns (36.534%)  route 2.074ns (63.466%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.326     2.382 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    39.070    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.070    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.737ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.186ns (36.378%)  route 2.074ns (63.622%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.318     2.374 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.374    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.118    39.111    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 36.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.892%)  route 0.134ns (37.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.134    -0.329    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.230 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.162%)  route 0.101ns (30.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.366    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  vga_color_logic/vga/vcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    vga_color_logic/vga/plusOp__0[10]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.503    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.155    -0.297    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.252 r  vga_color_logic/vga/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_color_logic/vga/plusOp[7]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092    -0.501    vga_color_logic/vga/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.161    -0.269    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.473    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.882%)  route 0.181ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.181    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.046    -0.226 r  vga_color_logic/vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_color_logic/vga/blank_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105    -0.475    vga_color_logic/vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[7]/Q
                         net (fo=10, routed)          0.167    -0.287    vga_color_logic/vga/vcounter_reg_n_0_[7]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    vga_color_logic/vga/plusOp__0[7]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.503    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_color_logic/vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.243    vga_color_logic/vga/hcounter_reg_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.043    -0.200 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.462    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.828%)  route 0.187ns (50.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.187    -0.265    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_color_logic/vga/plusOp[10]
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.487    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.258    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_color_logic/vga/plusOp[1]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.484    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.273    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  vga_color_logic/vga/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_color_logic/vga/plusOp[6]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.502    vga_color_logic/vga/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y32      vga_color_logic/vga/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      vga_color_logic/vga/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.782ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.094    39.019    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.590    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.782    

Slack (MET) :             35.782ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.094    39.019    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.590    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.782    

Slack (MET) :             35.782ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.094    39.019    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.590    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.782    

Slack (MET) :             35.782ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.094    39.019    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.590    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.782    

Slack (MET) :             35.899ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.899    

Slack (MET) :             35.899ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.899    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.021ns (29.542%)  route 2.435ns (70.459%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.886    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.408 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=8, routed)           1.077     0.670    vga_color_logic/vga/vcounter_reg_n_0_[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.295     0.965 f  vga_color_logic/vga/VS_i_5/O
                         net (fo=1, routed)           0.495     1.460    vga_color_logic/vga/VS_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.584 r  vga_color_logic/vga/VS_i_2/O
                         net (fo=1, routed)           0.375     1.959    vga_color_logic/vga/geqOp
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga_color_logic/vga/VS_i_1/O
                         net (fo=1, routed)           0.488     2.571    vga_color_logic/vga/VS0
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    38.472    vga_color_logic/vga/VS_reg
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             36.190ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.766ns (23.500%)  route 2.494ns (76.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.629    -0.883    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           1.198     0.834    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.958 r  vga_color_logic/vga/HS_i_2/O
                         net (fo=1, routed)           0.669     1.627    vga_color_logic/vga/HS_i_2_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.751 r  vga_color_logic/vga/HS_i_1/O
                         net (fo=1, routed)           0.626     2.377    vga_color_logic/vga/HS0
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/HS_reg
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.190    

Slack (MET) :             36.691ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.194ns (36.534%)  route 2.074ns (63.466%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.326     2.382 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    39.073    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 36.691    

Slack (MET) :             36.740ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.186ns (36.378%)  route 2.074ns (63.622%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.318     2.374 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.374    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.118    39.114    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.114    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 36.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.892%)  route 0.134ns (37.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.134    -0.329    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.230 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.162%)  route 0.101ns (30.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.366    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  vga_color_logic/vga/vcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    vga_color_logic/vga/plusOp__0[10]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.503    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.155    -0.297    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.252 r  vga_color_logic/vga/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_color_logic/vga/plusOp[7]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092    -0.501    vga_color_logic/vga/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.161    -0.269    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.473    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.882%)  route 0.181ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.181    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.046    -0.226 r  vga_color_logic/vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_color_logic/vga/blank_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105    -0.475    vga_color_logic/vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[7]/Q
                         net (fo=10, routed)          0.167    -0.287    vga_color_logic/vga/vcounter_reg_n_0_[7]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    vga_color_logic/vga/plusOp__0[7]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.503    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_color_logic/vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.243    vga_color_logic/vga/hcounter_reg_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.043    -0.200 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.462    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.828%)  route 0.187ns (50.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.187    -0.265    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_color_logic/vga/plusOp[10]
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.487    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.258    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_color_logic/vga/plusOp[1]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.484    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.273    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  vga_color_logic/vga/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_color_logic/vga/plusOp[6]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.502    vga_color_logic/vga/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y32      vga_color_logic/vga/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      vga_color_logic/vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      vga_color_logic/vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      vga_color_logic/vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      vga_color_logic/vga/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      vga_color_logic/vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      vga_color_logic/vga/hcounter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.898ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.021ns (29.542%)  route 2.435ns (70.459%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.886    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.408 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=8, routed)           1.077     0.670    vga_color_logic/vga/vcounter_reg_n_0_[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.295     0.965 f  vga_color_logic/vga/VS_i_5/O
                         net (fo=1, routed)           0.495     1.460    vga_color_logic/vga/VS_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.584 r  vga_color_logic/vga/VS_i_2/O
                         net (fo=1, routed)           0.375     1.959    vga_color_logic/vga/geqOp
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga_color_logic/vga/VS_i_1/O
                         net (fo=1, routed)           0.488     2.571    vga_color_logic/vga/VS0
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    38.469    vga_color_logic/vga/VS_reg
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                 35.898    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.766ns (23.500%)  route 2.494ns (76.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.629    -0.883    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           1.198     0.834    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.958 r  vga_color_logic/vga/HS_i_2/O
                         net (fo=1, routed)           0.669     1.627    vga_color_logic/vga/HS_i_2_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.751 r  vga_color_logic/vga/HS_i_1/O
                         net (fo=1, routed)           0.626     2.377    vga_color_logic/vga/HS0
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/HS_reg
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.194ns (36.534%)  route 2.074ns (63.466%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.326     2.382 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    39.070    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.070    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.737ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.186ns (36.378%)  route 2.074ns (63.622%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.318     2.374 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.374    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.118    39.111    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 36.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.892%)  route 0.134ns (37.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.134    -0.329    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.230 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.361    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.162%)  route 0.101ns (30.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.366    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  vga_color_logic/vga/vcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    vga_color_logic/vga/plusOp__0[10]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.406    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.155    -0.297    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.252 r  vga_color_logic/vga/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_color_logic/vga/plusOp[7]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092    -0.404    vga_color_logic/vga/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.161    -0.269    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.376    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.882%)  route 0.181ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.181    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.046    -0.226 r  vga_color_logic/vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_color_logic/vga/blank_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105    -0.378    vga_color_logic/vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[7]/Q
                         net (fo=10, routed)          0.167    -0.287    vga_color_logic/vga/vcounter_reg_n_0_[7]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    vga_color_logic/vga/plusOp__0[7]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.406    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_color_logic/vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.243    vga_color_logic/vga/hcounter_reg_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.043    -0.200 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.365    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.828%)  route 0.187ns (50.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.187    -0.265    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_color_logic/vga/plusOp[10]
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.390    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.258    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_color_logic/vga/plusOp[1]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.387    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.273    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  vga_color_logic/vga/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_color_logic/vga/plusOp[6]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.405    vga_color_logic/vga/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.194ns (32.321%)  route 2.500ns (67.679%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.539     2.808    vga_color_logic/vga/vcounter
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.601    39.113    
                         clock uncertainty           -0.098    39.016    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    38.587    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.896ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.194ns (33.593%)  route 2.360ns (66.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 f  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.329     1.943    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.326     2.269 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=6, routed)           0.399     2.668    vga_color_logic/vga/vcounter
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X1Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 35.896    

Slack (MET) :             35.898ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.021ns (29.542%)  route 2.435ns (70.459%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.886    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.478    -0.408 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=8, routed)           1.077     0.670    vga_color_logic/vga/vcounter_reg_n_0_[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.295     0.965 f  vga_color_logic/vga/VS_i_5/O
                         net (fo=1, routed)           0.495     1.460    vga_color_logic/vga/VS_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.584 r  vga_color_logic/vga/VS_i_2/O
                         net (fo=1, routed)           0.375     1.959    vga_color_logic/vga/geqOp
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga_color_logic/vga/VS_i_1/O
                         net (fo=1, routed)           0.488     2.571    vga_color_logic/vga/VS0
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y29          FDRE                                         r  vga_color_logic/vga/VS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    38.469    vga_color_logic/vga/VS_reg
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                 35.898    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.766ns (23.500%)  route 2.494ns (76.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.629    -0.883    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  vga_color_logic/vga/hcounter_reg[5]/Q
                         net (fo=7, routed)           1.198     0.834    vga_color_logic/vga/hcounter_reg_n_0_[5]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.124     0.958 r  vga_color_logic/vga/HS_i_2/O
                         net (fo=1, routed)           0.669     1.627    vga_color_logic/vga/HS_i_2_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.751 r  vga_color_logic/vga/HS_i_1/O
                         net (fo=1, routed)           0.626     2.377    vga_color_logic/vga/HS0
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X0Y29          FDRE                                         r  vga_color_logic/vga/HS_reg/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/HS_reg
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.194ns (36.534%)  route 2.074ns (63.466%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.326     2.382 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    39.070    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.070    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.737ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.186ns (36.378%)  route 2.074ns (63.622%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.625    -0.887    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           1.188     0.720    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.299     1.019 r  vga_color_logic/vga/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.444     1.463    vga_color_logic/vga/vcounter[10]_i_5_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.150     1.613 r  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.442     2.056    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.318     2.374 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.374    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    38.513    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.118    39.111    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                 36.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.892%)  route 0.134ns (37.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  vga_color_logic/vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.134    -0.329    vga_color_logic/vga/hcounter_reg_n_0_[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.230 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[5]
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X2Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.361    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.162%)  route 0.101ns (30.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.366    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  vga_color_logic/vga/vcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    vga_color_logic/vga/plusOp__0[10]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.406    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.155    -0.297    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.252 r  vga_color_logic/vga/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_color_logic/vga/plusOp[7]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092    -0.404    vga_color_logic/vga/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_color_logic/vga/vcounter_reg[3]/Q
                         net (fo=8, routed)           0.161    -0.269    vga_color_logic/vga/vcounter_reg_n_0_[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X2Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.376    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.882%)  route 0.181ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.181    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.046    -0.226 r  vga_color_logic/vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_color_logic/vga/blank_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X0Y31          FDRE                                         r  vga_color_logic/vga/blank_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105    -0.378    vga_color_logic/vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[7]/Q
                         net (fo=10, routed)          0.167    -0.287    vga_color_logic/vga/vcounter_reg_n_0_[7]
    SLICE_X1Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  vga_color_logic/vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    vga_color_logic/vga/plusOp__0[7]
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.835    vga_color_logic/vga/CLK
    SLICE_X1Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.406    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_color_logic/vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.243    vga_color_logic/vga/hcounter_reg_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.043    -0.200 r  vga_color_logic/vga/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_color_logic/vga/plusOp[4]
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X2Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.365    vga_color_logic/vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.828%)  route 0.187ns (50.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.187    -0.265    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    vga_color_logic/vga/plusOp[10]
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X1Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.390    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_color_logic/vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.258    vga_color_logic/vga/hcounter_reg_n_0_[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  vga_color_logic/vga/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_color_logic/vga/plusOp[1]
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    vga_color_logic/vga/CLK
    SLICE_X1Y33          FDRE                                         r  vga_color_logic/vga/hcounter_reg[1]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.387    vga_color_logic/vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.273    vga_color_logic/vga/hcounter_reg_n_0_[6]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  vga_color_logic/vga/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_color_logic/vga/plusOp[6]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091    -0.405    vga_color_logic/vga/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.177    





