Analysis & Synthesis report for BeMicro_MAX10_top
Sat Feb 12 23:44:07 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BeMicro_MAX10_top|southbridge:sb|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: Top-level Entity: |BeMicro_MAX10_top
 16. Parameter Settings for User Entity Instance: pll0:pll0_inst|altpll:altpll_component
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "southbridge:sb"
 20. Port Connectivity Checks: "pll0:pll0_inst"
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 12 23:44:07 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; BeMicro_MAX10_top                           ;
; Top-level Entity Name              ; BeMicro_MAX10_top                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 998                                         ;
;     Total combinational functions  ; 501                                         ;
;     Dedicated logic registers      ; 805                                         ;
; Total registers                    ; 805                                         ;
; Total pins                         ; 94                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,712                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                            ; BeMicro_MAX10_top  ; BeMicro_MAX10_top  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; State Machine Processing                                         ; One-Hot            ; Auto               ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; BeMicro_MAX10_top.v                                                ; yes             ; User Verilog HDL File                        ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v                                                ;             ;
; rtl/southbridge.v                                                  ; yes             ; User Verilog HDL File                        ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v                                                  ;             ;
; ip/pll0.v                                                          ; yes             ; User Wizard-Generated File                   ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/ip/pll0.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                    ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                               ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;             ;
; db/pll0_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/pll0_altpll.v                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                           ;             ;
; db/sld_ela_trigger_6ip.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/sld_ela_trigger_6ip.tdf                                         ;             ;
; db/sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0.v        ; yes             ; Encrypted Auto-Generated Megafunction        ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0.v        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_2g14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/altsyncram_2g14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_arh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_arh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sld470ac7bb/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 998                                                                                ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 501                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 195                                                                                ;
;     -- 3 input functions                    ; 182                                                                                ;
;     -- <=2 input functions                  ; 124                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 403                                                                                ;
;     -- arithmetic mode                      ; 98                                                                                 ;
;                                             ;                                                                                    ;
; Total registers                             ; 805                                                                                ;
;     -- Dedicated logic registers            ; 805                                                                                ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 94                                                                                 ;
; Total memory bits                           ; 3712                                                                               ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 516                                                                                ;
; Total fan-out                               ; 4454                                                                               ;
; Average fan-out                             ; 2.76                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |BeMicro_MAX10_top                                                                                                                      ; 501 (39)            ; 805 (27)                  ; 3712        ; 0          ; 0            ; 0       ; 0         ; 94   ; 0            ; 0          ; |BeMicro_MAX10_top                                                                                                                                                                                                                                                                                                                                                                                                     ; BeMicro_MAX10_top                                      ; work         ;
;    |pll0:pll0_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|pll0:pll0_inst                                                                                                                                                                                                                                                                                                                                                                                      ; pll0                                                   ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|pll0:pll0_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                              ; altpll                                                 ; work         ;
;          |pll0_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                   ; pll0_altpll                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 133 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 132 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 132 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 132 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                         ; alt_sld_fab_alt_sld_fab_ident                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (76)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                    ; sld_jtag_hub                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                            ; sld_rom_sr                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                          ; sld_shadow_jsm                                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 329 (2)             ; 688 (30)                  ; 3712        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 327 (0)             ; 658 (0)                   ; 3712        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                ; sld_signaltap_impl                                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 327 (87)            ; 658 (425)                 ; 3712        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                         ; sld_signaltap_implb                                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                          ; altdpram                                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                      ; lpm_decode                                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                            ; decode_3af                                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                              ; lpm_mux                                                ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                                                                                       ; mux_i7c                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3712        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                         ; altsyncram                                             ; work         ;
;                |altsyncram_2g14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3712        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2g14:auto_generated                                                                                                                                                                                                          ; altsyncram_2g14                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                          ; lpm_shiftreg                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                            ; lpm_shiftreg                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                 ; serial_crc_16                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                              ; sld_buffer_manager                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 22 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                             ; sld_ela_control                                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                     ; lpm_shiftreg                                           ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 2 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                  ; sld_ela_trigger                                        ; work         ;
;                   |sld_ela_trigger_6ip:auto_generated|                                                                                  ; 2 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated                                                                                                                                               ; sld_ela_trigger_6ip                                    ; work         ;
;                      |sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1|                                                 ; 2 (0)               ; 6 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated|sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1                                                                              ; sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated|sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                               ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated|sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                               ; lpm_shiftreg                                           ; work         ;
;                         |sld_mbpmg:detector_0_1|                                                                                        ; 2 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated|sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1|sld_mbpmg:detector_0_1                                                       ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated|sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1|sld_mbpmg:detector_0_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                               ; sld_ela_trigger_flow_mgr                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; lpm_shiftreg                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 91 (9)              ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                        ; sld_offload_buffer_mgr                                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                              ; lpm_counter                                            ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_arh:auto_generated                                                                                                                      ; cntr_arh                                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                       ; lpm_counter                                            ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                                                                               ; cntr_8hi                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                             ; lpm_counter                                            ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                                                                                     ; cntr_4rh                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                ; lpm_counter                                            ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                        ; cntr_odi                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                       ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                        ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                     ; lpm_shiftreg                                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 35 (35)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                   ; sld_rom_sr                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2g14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 29           ; 128          ; 29           ; 3712 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BeMicro_MAX10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BeMicro_MAX10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6ip:auto_generated|sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0:mgl_prim1 ;                 ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |BeMicro_MAX10_top|pll0:pll0_inst                                                                                                                                                                                                                                                                                                         ; ip/pll0.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |BeMicro_MAX10_top|southbridge:sb|state ;
+------------+--------------------------------------------+
; Name       ; state.0001                                 ;
+------------+--------------------------------------------+
; state.0000 ; 0                                          ;
; state.0001 ; 1                                          ;
+------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; southbridge:sb|state~7                ; Lost fanout                            ;
; southbridge:sb|state~8                ; Lost fanout                            ;
; southbridge:sb|state~9                ; Lost fanout                            ;
; southbridge:sb|state.0001             ; Lost fanout                            ;
; southbridge:sb|status_led             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 805   ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 59    ;
; Number of registers using Asynchronous Clear ; 188   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 245   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BeMicro_MAX10_top ;
+----------------+----------------------------------+-------------------------------+
; Parameter Name ; Value                            ; Type                          ;
+----------------+----------------------------------+-------------------------------+
; SYS_CLK_FREQ   ; 00000010111110101111000010000000 ; Unsigned Binary               ;
+----------------+----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:pll0_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                     ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Signed Integer             ;
; CLK3_MULTIPLY_BY              ; 1                      ; Signed Integer             ;
; CLK2_MULTIPLY_BY              ; 2                      ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 4                      ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 8                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 25                     ; Signed Integer             ;
; CLK3_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK2_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK3_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK3                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK4                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                            ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                           ; String         ;
; sld_node_info                                   ; 805334528                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                       ; Signed Integer ;
; sld_data_bits                                   ; 29                                                      ; Untyped        ;
; sld_trigger_bits                                ; 1                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                       ; Untyped        ;
; sld_sample_depth                                ; 128                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 5                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                    ; String         ;
; sld_inversion_mask_length                       ; 21                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 29                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll0:pll0_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "southbridge:sb"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; int        ; Output ; Info     ; Explicitly unconnected                                                              ;
; arb[0]     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; address[0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll0:pll0_inst"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 29               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 124                         ;
; cycloneiii_ff         ; 27                          ;
;     CLR               ; 2                           ;
;     ENA CLR           ; 25                          ;
; cycloneiii_io_obuf    ; 81                          ;
; cycloneiii_lcell_comb ; 38                          ;
;     arith             ; 24                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 14                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 8                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                             ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; Name                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                  ; Details ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; southbridge:sb|address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                  ; N/A     ;
; southbridge:sb|address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_31                                                                         ; N/A     ;
; southbridge:sb|address[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_32                                                                         ; N/A     ;
; southbridge:sb|address[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_35                                                                         ; N/A     ;
; southbridge:sb|address[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_36                                                                         ; N/A     ;
; southbridge:sb|address[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_37                                                                         ; N/A     ;
; southbridge:sb|address[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_38                                                                         ; N/A     ;
; southbridge:sb|address[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_39                                                                         ; N/A     ;
; southbridge:sb|address[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_40                                                                         ; N/A     ;
; southbridge:sb|address[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J3_39                                                                         ; N/A     ;
; southbridge:sb|address[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J3_40                                                                         ; N/A     ;
; southbridge:sb|address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_06                                                                            ; N/A     ;
; southbridge:sb|address[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J3_37                                                                         ; N/A     ;
; southbridge:sb|address[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J3_38                                                                         ; N/A     ;
; southbridge:sb|address[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J3_36                                                                         ; N/A     ;
; southbridge:sb|address[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J3_33                                                                         ; N/A     ;
; southbridge:sb|address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_22                                                                         ; N/A     ;
; southbridge:sb|address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_21                                                                         ; N/A     ;
; southbridge:sb|address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_24                                                                         ; N/A     ;
; southbridge:sb|address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_23                                                                         ; N/A     ;
; southbridge:sb|address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_27                                                                         ; N/A     ;
; southbridge:sb|address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_28                                                                         ; N/A     ;
; southbridge:sb|address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_29                                                                         ; N/A     ;
; southbridge:sb|address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_J4_30                                                                         ; N/A     ;
; southbridge:sb|ads         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_08                                                                            ; N/A     ;
; southbridge:sb|ads         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_08                                                                            ; N/A     ;
; southbridge:sb|clk         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[4] ; N/A     ;
; southbridge:sb|int[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_reset_cpl[0]~_wirecell                                                        ; N/A     ;
; southbridge:sb|int[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; southbridge:sb|int[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; southbridge:sb|reset_n     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_reset_cpl[0]                                                                  ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Feb 12 23:43:23 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BeMicro_MAX10_top -c BeMicro_MAX10_top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file BeMicro_MAX10_top.v
    Info (12023): Found entity 1: BeMicro_MAX10_top File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 31
Warning (10463): Verilog HDL Declaration warning at southbridge.v(5): "int" is SystemVerilog-2005 keyword File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 5
Warning (10229): Verilog HDL Expression warning at southbridge.v(56): truncated literal to match 24 bits File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file rtl/southbridge.v
    Info (12023): Found entity 1: southbridge File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll0.v
    Info (12023): Found entity 1: pll0 File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/ip/pll0.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at BeMicro_MAX10_top.v(335): created implicit net for "GPIO_J3_14" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 335
Info (12127): Elaborating entity "BeMicro_MAX10_top" for the top level hierarchy
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:pll0_inst" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 327
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:pll0_inst|altpll:altpll_component" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/ip/pll0.v Line: 111
Info (12130): Elaborated megafunction instantiation "pll0:pll0_inst|altpll:altpll_component" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/ip/pll0.v Line: 111
Info (12133): Instantiated megafunction "pll0:pll0_inst|altpll:altpll_component" with the following parameter: File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/ip/pll0.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/pll0_altpll.v Line: 30
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated" File: /opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "southbridge" for hierarchy "southbridge:sb" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(38): object "lock" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(38): object "mio" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(38): object "dc" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(38): object "wr" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(41): object "holda" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(46): object "beh" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at southbridge.v(46): object "bel" assigned a value but never read File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at southbridge.v(59): inferring latch(es) for variable "addr_oe", which holds its previous value in one or more paths through the always construct File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at southbridge.v(59): inferring latch(es) for variable "data_oe", which holds its previous value in one or more paths through the always construct File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at southbridge.v(59): inferring latch(es) for variable "address_ff", which holds its previous value in one or more paths through the always construct File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at southbridge.v(59): inferring latch(es) for variable "data_ff", which holds its previous value in one or more paths through the always construct File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[0]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[1]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[2]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[3]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[4]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[5]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[6]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[7]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[8]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[9]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[10]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[11]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[12]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[13]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[14]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_ff[15]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[0]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[1]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[2]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[3]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[4]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[5]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[6]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[7]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[8]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[9]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[10]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[11]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[12]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[13]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[14]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[15]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[16]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[17]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[18]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[19]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[20]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[21]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[22]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "address_ff[23]" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "data_oe" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (10041): Inferred latch for "addr_oe" at southbridge.v(59) File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_6ip.tdf
    Info (12023): Found entity 1: sld_ela_trigger_6ip File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/sld_ela_trigger_6ip.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0.v
    Info (12023): Found entity 1: sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0 File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/sld_reserved_BeMicro_MAX10_top_auto_signaltap_0_1_58a0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2g14.tdf
    Info (12023): Found entity 1: altsyncram_2g14 File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/altsyncram_2g14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.12.23:43:52 Progress: Loading sld470ac7bb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld470ac7bb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/ip/sld470ac7bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12161): Node "southbridge:sb|arb[0]" is stuck at GND because node is in wire loop and does not have a source File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 8
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_09" and its non-tri-state driver. File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 185
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_J4_13" and its non-tri-state driver. File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 238
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_J4_19" and its non-tri-state driver. File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 242
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_J4_20" and its non-tri-state driver. File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 243
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_02" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 178
    Warning (13040): bidirectional pin "GPIO_03" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 179
    Warning (13040): bidirectional pin "GPIO_04" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 180
    Warning (13040): bidirectional pin "GPIO_05" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 181
    Warning (13040): bidirectional pin "GPIO_07" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 183
    Warning (13040): bidirectional pin "GPIO_08" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 184
    Warning (13040): bidirectional pin "GPIO_B" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 190
    Warning (13040): bidirectional pin "GPIO_01" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 177
    Warning (13040): bidirectional pin "GPIO_12" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 188
    Warning (13040): bidirectional pin "GPIO_A" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 189
    Warning (13040): bidirectional pin "I2C_SCL" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 191
    Warning (13040): bidirectional pin "I2C_SDA" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 192
    Warning (13040): bidirectional pin "GPIO_J3_35" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 220
    Warning (13040): bidirectional pin "GPIO_J4_11" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 236
    Warning (13040): bidirectional pin "GPIO_J4_12" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 237
    Warning (13040): bidirectional pin "GPIO_J4_14" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 239
    Warning (13040): bidirectional pin "GPIO_J4_15" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 240
    Warning (13040): bidirectional pin "GPIO_J4_16" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 241
    Warning (13040): bidirectional pin "PMOD_A[0]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 265
    Warning (13040): bidirectional pin "PMOD_A[1]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 265
    Warning (13040): bidirectional pin "PMOD_A[2]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 265
    Warning (13040): bidirectional pin "PMOD_A[3]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 265
    Warning (13040): bidirectional pin "PMOD_B[0]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 266
    Warning (13040): bidirectional pin "PMOD_B[1]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 266
    Warning (13040): bidirectional pin "PMOD_B[2]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 266
    Warning (13040): bidirectional pin "PMOD_B[3]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 266
    Warning (13040): bidirectional pin "PMOD_C[0]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 267
    Warning (13040): bidirectional pin "PMOD_C[1]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 267
    Warning (13040): bidirectional pin "PMOD_C[2]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 267
    Warning (13040): bidirectional pin "PMOD_C[3]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 267
    Warning (13040): bidirectional pin "PMOD_D[0]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 271
    Warning (13040): bidirectional pin "PMOD_D[1]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 271
    Warning (13040): bidirectional pin "PMOD_D[2]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 271
    Warning (13040): bidirectional pin "PMOD_D[3]" has no driver File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 271
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_10" is fed by VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 186
    Warning (13033): The pin "GPIO_11" is fed by VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 187
    Warning (13033): The pin "GPIO_J3_15" is fed by GND File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 202
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "southbridge:sb|address[0]" to the node "southbridge:sb|Equal0" into a wire File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/rtl/southbridge.v Line: 10
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_09" is moved to its source File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 185
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_09~synth" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 185
    Warning (13010): Node "GPIO_10~synth" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 186
    Warning (13010): Node "GPIO_11~synth" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 187
    Warning (13010): Node "GPIO_J4_13~synth" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 238
    Warning (13010): Node "GPIO_J4_19~synth" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 242
    Warning (13010): Node "GPIO_J4_20~synth" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 243
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "USER_LED[1]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
    Warning (13410): Pin "USER_LED[2]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
    Warning (13410): Pin "USER_LED[3]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
    Warning (13410): Pin "USER_LED[4]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
    Warning (13410): Pin "USER_LED[5]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
    Warning (13410): Pin "USER_LED[6]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
    Warning (13410): Pin "USER_LED[7]" is stuck at VCC File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 109
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.sb_address_1_" driven by bidirectional pin "GPIO_06" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 182
Warning (14632): Output pin "pre_syn.bp.sb_ads" driven by bidirectional pin "GPIO_08" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 184
Warning (14632): Output pin "pre_syn.bp.sb_address_23_" driven by bidirectional pin "GPIO_J3_33" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 218
Warning (14632): Output pin "pre_syn.bp.sb_address_22_" driven by bidirectional pin "GPIO_J3_36" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 221
Warning (14632): Output pin "pre_syn.bp.sb_address_20_" driven by bidirectional pin "GPIO_J3_37" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 222
Warning (14632): Output pin "pre_syn.bp.sb_address_21_" driven by bidirectional pin "GPIO_J3_38" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 223
Warning (14632): Output pin "pre_syn.bp.sb_address_18_" driven by bidirectional pin "GPIO_J3_39" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 224
Warning (14632): Output pin "pre_syn.bp.sb_address_19_" driven by bidirectional pin "GPIO_J3_40" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 225
Warning (14632): Output pin "pre_syn.bp.sb_address_3_" driven by bidirectional pin "GPIO_J4_21" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 244
Warning (14632): Output pin "pre_syn.bp.sb_address_2_" driven by bidirectional pin "GPIO_J4_22" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 245
Warning (14632): Output pin "pre_syn.bp.sb_address_5_" driven by bidirectional pin "GPIO_J4_23" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 246
Warning (14632): Output pin "pre_syn.bp.sb_address_4_" driven by bidirectional pin "GPIO_J4_24" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 247
Warning (14632): Output pin "pre_syn.bp.sb_address_6_" driven by bidirectional pin "GPIO_J4_27" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 248
Warning (14632): Output pin "pre_syn.bp.sb_address_7_" driven by bidirectional pin "GPIO_J4_28" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 249
Warning (14632): Output pin "pre_syn.bp.sb_address_8_" driven by bidirectional pin "GPIO_J4_29" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 250
Warning (14632): Output pin "pre_syn.bp.sb_address_9_" driven by bidirectional pin "GPIO_J4_30" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 251
Warning (14632): Output pin "pre_syn.bp.sb_address_10_" driven by bidirectional pin "GPIO_J4_31" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 252
Warning (14632): Output pin "pre_syn.bp.sb_address_11_" driven by bidirectional pin "GPIO_J4_32" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 253
Warning (14632): Output pin "pre_syn.bp.sb_address_12_" driven by bidirectional pin "GPIO_J4_35" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 254
Warning (14632): Output pin "pre_syn.bp.sb_address_13_" driven by bidirectional pin "GPIO_J4_36" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 255
Warning (14632): Output pin "pre_syn.bp.sb_address_14_" driven by bidirectional pin "GPIO_J4_37" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 256
Warning (14632): Output pin "pre_syn.bp.sb_address_15_" driven by bidirectional pin "GPIO_J4_38" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 257
Warning (14632): Output pin "pre_syn.bp.sb_address_16_" driven by bidirectional pin "GPIO_J4_39" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 258
Warning (14632): Output pin "pre_syn.bp.sb_address_17_" driven by bidirectional pin "GPIO_J4_40" cannot be tri-stated File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 259
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/pll0_altpll.v Line: 46
Warning (15899): PLL "pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/db/pll0_altpll.v Line: 46
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000      SYS_CLK
    Info (332111):   41.667     USER_CLK
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 1 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "pre_syn.bp.sb_address_0_~output"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "USER_CLK" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 37
    Warning (15610): No output dependent on input pin "PB[2]" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 103
    Warning (15610): No output dependent on input pin "PB[3]" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 103
    Warning (15610): No output dependent on input pin "PB[4]" File: /media/sf_tmp/am386sx/altera/BeMicro_Max10_template/BeMicro_MAX10_top.v Line: 103
Info (21057): Implemented 1143 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 80 bidirectional pins
    Info (21061): Implemented 1014 logic cells
    Info (21064): Implemented 29 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 478 megabytes
    Info: Processing ended: Sat Feb 12 23:44:07 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:59


