**Logical Expressions:**
![[Pasted image 20231101232356.png]]

**Logical Completeness**
![[Pasted image 20231101232430.png]]

**DeMorgan’s Law**
![[Pasted image 20231101192624.png]]

**DeMorgan’s: AND/OR conversion**
![[Pasted image 20231101192641.png]]

**Implication:**
![[Pasted image 20231101192718.png]]

**Functional Design using Logic Gates**
![[Pasted image 20231101192741.png]]

**Simple Combinatorial Example**
![[Pasted image 20231101192758.png]]

**Binary Half Adder**
![[Pasted image 20231101192813.png]]

**Binary Full Adder**
![[Pasted image 20231101192830.png]]

**Four Bit Ripple Adder**
![[Pasted image 20231101192844.png]]

**Two bit decoder**
![[Pasted image 20231101192907.png]]

**Multiplexer (MUX)**
![[Pasted image 20231101192923.png]]

**4 to 1 Mux**
![[Pasted image 20231101192938.png]]

**4 to 1 MUX (another way)**
![[Pasted image 20231101192954.png]]

**Sequential vs. Combinatorial**
![[Pasted image 20231101193019.png]]

**Basic Latch**
![[Pasted image 20231101193035.png]]

**Set-Reset (SR) Latch**
![[Pasted image 20231101193050.png]]

**D Latch**
![[Pasted image 20231101193106.png]]

**Master Slave Flip Flop**
![[Pasted image 20231101193126.png]]

**Flip-Flop timing diagram**
![[Pasted image 20231101193140.png]]

**Registers**
![[Pasted image 20231101193155.png]]

**Example Register**
![[Pasted image 20231101193210.png]]

**Memory**
![[Pasted image 20231101193224.png]]

**Typical Memory Interface**
![[Pasted image 20231101193237.png]]

**22x3 Memory**
![[Pasted image 20231101193252.png]]

**Register Transfer Logic**
![[Pasted image 20231101193306.png]]

**RTL Example**
![[Pasted image 20231101193321.png]]

**Basic Microcomputer Design**
![[Pasted image 20231101193338.png]]

**Clock**
![[Pasted image 20231101193353.png]]

**Next Lecture**
[[6-Architecture-x86]]
