

================================================================
== Vivado HLS Report for 'TOPANN'
================================================================
* Date:           Sat May 12 19:27:45 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       WO-OPT
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   91|   91|   91|   91|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.Ainputs.V.addr.inputs.V  |    4|    4|         3|          1|          1|     3|    yes   |
        |- neuronLoop                      |   54|   54|        18|          -|          -|     3|    no    |
        | + resultNeuronLoop1              |   12|   12|         4|          -|          -|     3|    no    |
        |- resultNeuronLoop2               |   12|   12|         4|          -|          -|     3|    no    |
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond3)
	10  / (!exitcond3)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond1)
	22  / (exitcond1)
14 --> 
	15  / (!exitcond2)
	18  / (exitcond2)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	13  / true
22 --> 
	23  / (!exitcond)
	26  / (exitcond)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	22  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%result_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%result_V3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_V_read, i32 2, i32 31)"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputs_V1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %inputs_V_read, i32 2, i32 31)"

 <State 2> : 8.75ns
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %inputs_V1 to i64"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%INPUTS_addr = getelementptr i32* %INPUTS, i64 %tmp_1"
ST_2 : Operation 42 [7/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 8.75ns
ST_3 : Operation 43 [6/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 44 [5/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 45 [4/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 46 [3/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 47 [2/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = zext i30 %result_V3 to i64"
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%OUTPUTS_addr = getelementptr i32* %OUTPUTS, i64 %tmp_8"
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUTS), !map !86"
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUTS), !map !90"
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %layerWeigth_V), !map !96"
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %bias_V), !map !101"
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %outputLayerWeigth_V), !map !106"
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %outputLayerBias_V), !map !110"
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0"
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @TOPANN_str) nounwind"
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUTS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [1 x i8]* @bundle2, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str16, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16)"
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %outputLayerBias_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str15, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str15, i32 -1, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %outputLayerWeigth_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str14, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)"
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %bias_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %layerWeigth_V, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)"
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %layerWeigth_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUTS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 3, [7 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 3, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 71 [1/7] (8.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 72 [1/1] (1.76ns)   --->   "br label %burst.rd.header"

 <State 9> : 1.89ns
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%Ainputs_2_V_s = phi i32 [ undef, %arrayctor.loop1.preheader ], [ %Ainputs_2_V_1, %burst.rd.body_ifconv ]"
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%Ainputs_1_V_s = phi i32 [ undef, %arrayctor.loop1.preheader ], [ %Ainputs_2_V_3, %burst.rd.body_ifconv ]"
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%Ainputs_2_V_4 = phi i32 [ undef, %arrayctor.loop1.preheader ], [ %Ainputs_2_V_5, %burst.rd.body_ifconv ]"
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%indvar = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %indvar_next, %burst.rd.body_ifconv ]"
ST_9 : Operation 77 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %indvar, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (1.56ns)   --->   "%indvar_next = add i2 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %burst.rd.end.preheader, label %burst.rd.body_ifconv"
ST_9 : Operation 80 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %indvar, 1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.95ns)   --->   "%sel_tmp7 = icmp eq i2 %indvar, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 8.75ns
ST_10 : Operation 82 [1/1] (8.75ns)   --->   "%Ainputs_2_V_7 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %INPUTS_addr)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.37ns
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)"
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_Ainputs_OC)"
ST_11 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_2_V_1)   --->   "%Ainputs_2_V = select i1 %sel_tmp, i32 %Ainputs_2_V_s, i32 %Ainputs_2_V_7" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_2_V_1 = select i1 %sel_tmp7, i32 %Ainputs_2_V_s, i32 %Ainputs_2_V" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_2_V_3)   --->   "%Ainputs_2_V_2 = select i1 %sel_tmp, i32 %Ainputs_2_V_7, i32 %Ainputs_1_V_s" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_2_V_3 = select i1 %sel_tmp7, i32 %Ainputs_1_V_s, i32 %Ainputs_2_V_2" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (1.37ns)   --->   "%Ainputs_2_V_5 = select i1 %sel_tmp7, i32 %Ainputs_2_V_7, i32 %Ainputs_2_V_4" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)"
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 1.77ns
ST_12 : Operation 94 [1/1] (1.76ns)   --->   "br label %burst.rd.end" [ANN/ANN.cpp:13]

 <State 13> : 1.89ns
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%layerResult_2_V = phi i32 [ %layerResult_2_V_5, %._crit_edge.i389_ifconv ], [ undef, %burst.rd.end.preheader ]" [ANN/ANN.cpp:23]
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%layerResult_1_V = phi i32 [ %layerResult_1_V_5, %._crit_edge.i389_ifconv ], [ undef, %burst.rd.end.preheader ]" [ANN/ANN.cpp:23]
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%layerResult_2_V_10 = phi i32 [ %layerResult_0_V_5, %._crit_edge.i389_ifconv ], [ undef, %burst.rd.end.preheader ]" [ANN/ANN.cpp:23]
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%neuronIndex = phi i2 [ %neuronIndex_1, %._crit_edge.i389_ifconv ], [ 0, %burst.rd.end.preheader ]"
ST_13 : Operation 99 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %neuronIndex, -1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_13 : Operation 101 [1/1] (1.56ns)   --->   "%neuronIndex_1 = add i2 %neuronIndex, 1" [ANN/ANN.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [ANN/ANN.cpp:13]
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [ANN/ANN.cpp:14]
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [ANN/ANN.cpp:14]
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = zext i2 %neuronIndex to i64" [ANN/ANN.cpp:19]
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %neuronIndex to i5" [ANN/ANN.cpp:13]
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %neuronIndex, i2 0)" [ANN/ANN.cpp:13]
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_9 to i5" [ANN/ANN.cpp:19]
ST_13 : Operation 109 [1/1] (1.73ns)   --->   "%tmp_11 = sub i5 %p_shl_cast, %tmp_cast" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp" [ANN/ANN.cpp:22]
ST_13 : Operation 111 [1/1] (1.76ns)   --->   "br label %1" [ANN/ANN.cpp:17]
ST_13 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader" [ANN/ANN.cpp:38]

 <State 14> : 4.10ns
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i32 [ 0, %0 ], [ %tmpCalc_V, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524" ]"
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_2, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524" ]"
ST_14 : Operation 115 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %i, -1" [ANN/ANN.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_14 : Operation 117 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i, 1" [ANN/ANN.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge.i389_ifconv, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524"" [ANN/ANN.cpp:17]
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %i to i5" [ANN/ANN.cpp:19]
ST_14 : Operation 120 [1/1] (1.78ns)   --->   "%tmp_25 = add i5 %tmp_11, %tmp_9_cast" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i5 %tmp_25 to i64" [ANN/ANN.cpp:19]
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%layerWeigth_V_addr = getelementptr [9 x i32]* %layerWeigth_V, i64 0, i64 %tmp_25_cast" [ANN/ANN.cpp:19]
ST_14 : Operation 123 [2/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_14 : Operation 124 [1/1] (1.77ns)   --->   "%tmp_21 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %Ainputs_2_V_4, i32 %Ainputs_1_V_s, i32 %Ainputs_2_V_s, i2 %i)" [ANN/ANN.cpp:10]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [2/2] (2.32ns)   --->   "%p_Val2_9 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 15> : 2.32ns
ST_15 : Operation 126 [1/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 16> : 8.51ns
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %layerWeigth_V_load to i64" [ANN/ANN.cpp:19]
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_21 to i64" [ANN/ANN.cpp:19]
ST_16 : Operation 129 [1/1] (8.51ns)   --->   "%p_Val2_7 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_7, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i64 %p_Val2_7 to i23" [ANN/ANN.cpp:19]

 <State 17> : 7.75ns
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind" [ANN/ANN.cpp:18]
ST_17 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 23)" [ANN/ANN.cpp:19]
ST_17 : Operation 134 [1/1] (2.44ns)   --->   "%r = icmp ne i23 %tmp_32, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 24)" [ANN/ANN.cpp:19]
ST_17 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3)   --->   "%r_i_i1 = or i1 %tmp_33, %r" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3 = and i1 %r_i_i1, %qbit" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = zext i1 %qb_assign_3 to i32" [ANN/ANN.cpp:19]
ST_17 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_22 = add i32 %p_Val2_8, %tmp_12" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V = add i32 %tmp_22, %p_Val2_5" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [ANN/ANN.cpp:17]

 <State 18> : 7.43ns
ST_18 : Operation 142 [1/2] (2.32ns)   --->   "%p_Val2_9 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_18 : Operation 143 [1/1] (2.55ns)   --->   "%tmpCalc_V_4 = add i32 %p_Val2_5, %p_Val2_9" [ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (2.47ns)   --->   "%tmp_5 = icmp sgt i32 %tmpCalc_V_4, 83886080" [ANN/ANN.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (2.47ns)   --->   "%tmp_14 = icmp slt i32 %tmpCalc_V_4, -83886080" [ANN/ANN.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_17 = sext i32 %tmpCalc_V_4 to i33" [ANN/ANN.cpp:31]
ST_18 : Operation 147 [1/1] (2.55ns)   --->   "%r_V_1 = add nsw i33 83886080, %tmp_17" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.50ns
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%OP1_V_3 = zext i33 %r_V_1 to i65" [ANN/ANN.cpp:31]
ST_19 : Operation 149 [1/1] (8.50ns)   --->   "%r_V_4 = mul nsw i65 -1728053248, %OP1_V_3" [ANN/ANN.cpp:31]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%ret_V_2 = call i17 @_ssdm_op_PartSelect.i17.i65.i32.i32(i65 %r_V_4, i32 48, i32 64)" [ANN/ANN.cpp:31]
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i65 %r_V_4 to i48" [ANN/ANN.cpp:31]

 <State 20> : 7.46ns
ST_20 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V_4, i32 64)" [ANN/ANN.cpp:31]
ST_20 : Operation 153 [1/1] (2.83ns)   --->   "%tmp_18 = icmp eq i48 %tmp_30, 0" [ANN/ANN.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (2.10ns)   --->   "%ret_V_3 = add i17 1, %ret_V_2" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%p_s = select i1 %tmp_18, i17 %ret_V_2, i17 %ret_V_3" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_3 = select i1 %tmp_29, i17 %p_s, i17 %ret_V_2" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_19 = sext i17 %p_3 to i64" [ANN/ANN.cpp:32]
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_19" [ANN/ANN.cpp:32]
ST_20 : Operation 159 [2/2] (3.25ns)   --->   "%layerResult_2_V_12 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 21> : 7.36ns
ST_21 : Operation 160 [1/1] (0.95ns)   --->   "%sel_tmp5 = icmp eq i2 %neuronIndex, 1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_5)   --->   "%sel_tmp6 = select i1 %sel_tmp5, i32 %layerResult_2_V, i32 16777216" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 162 [1/1] (0.95ns)   --->   "%sel_tmp8 = icmp eq i2 %neuronIndex, 0" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_5)   --->   "%layerResult_2_V_1 = select i1 %sel_tmp8, i32 %layerResult_2_V, i32 %sel_tmp6" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_5)   --->   "%sel_tmp9 = select i1 %sel_tmp5, i32 16777216, i32 %layerResult_1_V" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_5)   --->   "%layerResult_1_V_1 = select i1 %sel_tmp8, i32 %layerResult_1_V, i32 %sel_tmp9" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node layerResult_0_V_5)   --->   "%layerResult_0_V_s = select i1 %sel_tmp8, i32 16777216, i32 %layerResult_2_V_10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 167 [1/2] (3.25ns)   --->   "%layerResult_2_V_12 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%layerResult_0_V_3_c = sext i25 %layerResult_2_V_12 to i32" [ANN/ANN.cpp:32]
ST_21 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_4)   --->   "%sel_tmp1 = select i1 %sel_tmp5, i32 %layerResult_2_V, i32 -16777216" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_4)   --->   "%layerResult_2_V_2 = select i1 %sel_tmp8, i32 %layerResult_2_V, i32 %sel_tmp1" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_4)   --->   "%sel_tmp10 = select i1 %sel_tmp5, i32 -16777216, i32 %layerResult_1_V" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_4)   --->   "%layerResult_1_V_2 = select i1 %sel_tmp8, i32 %layerResult_1_V, i32 %sel_tmp10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node layerResult_0_V_4)   --->   "%layerResult_0_V_2 = select i1 %sel_tmp8, i32 -16777216, i32 %layerResult_2_V_10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_3)   --->   "%layerResult_2_V_7 = select i1 %sel_tmp5, i32 %layerResult_2_V, i32 %layerResult_0_V_3_c" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_3 = select i1 %sel_tmp8, i32 %layerResult_2_V, i32 %layerResult_2_V_7" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_9)   --->   "%layerResult_2_V_8 = select i1 %sel_tmp5, i32 %layerResult_0_V_3_c, i32 %layerResult_1_V" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_9 = select i1 %sel_tmp8, i32 %layerResult_1_V, i32 %layerResult_2_V_8" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node layerResult_0_V_4)   --->   "%layerResult_2_V_11 = select i1 %sel_tmp8, i32 %layerResult_0_V_3_c, i32 %layerResult_2_V_10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 179 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_4 = select i1 %tmp_14, i32 %layerResult_2_V_2, i32 %layerResult_2_V_3" [ANN/ANN.cpp:27]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 180 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_1_V_4 = select i1 %tmp_14, i32 %layerResult_1_V_2, i32 %layerResult_2_V_9" [ANN/ANN.cpp:27]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_0_V_4 = select i1 %tmp_14, i32 %layerResult_0_V_2, i32 %layerResult_2_V_11" [ANN/ANN.cpp:27]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_5 = select i1 %tmp_5, i32 %layerResult_2_V_1, i32 %layerResult_2_V_4" [ANN/ANN.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_1_V_5 = select i1 %tmp_5, i32 %layerResult_1_V_1, i32 %layerResult_1_V_4" [ANN/ANN.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_0_V_5 = select i1 %tmp_5, i32 %layerResult_0_V_s, i32 %layerResult_0_V_4" [ANN/ANN.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_2)" [ANN/ANN.cpp:35]
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [ANN/ANN.cpp:13]

 <State 22> : 2.32ns
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmpCalc_V_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit" ], [ 0, %.preheader.preheader ]"
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit" ], [ 0, %.preheader.preheader ]"
ST_22 : Operation 189 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i2, -1" [ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_22 : Operation 191 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i2, 1" [ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge.i_ifconv, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit"" [ANN/ANN.cpp:38]
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6 = zext i2 %i2 to i64" [ANN/ANN.cpp:40]
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_6" [ANN/ANN.cpp:40]
ST_22 : Operation 195 [2/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_22 : Operation 196 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 23> : 2.32ns
ST_23 : Operation 197 [1/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 198 [1/1] (1.77ns)   --->   "%tmp_16 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %layerResult_2_V_10, i32 %layerResult_1_V, i32 %layerResult_2_V, i2 %i2)" [ANN/ANN.cpp:23]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 8.51ns
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %outputLayerWeigth_V_1 to i64" [ANN/ANN.cpp:40]
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_16 to i64" [ANN/ANN.cpp:40]
ST_24 : Operation 201 [1/1] (8.51ns)   --->   "%p_Val2_2 = mul nsw i64 %OP1_V, %OP2_V" [ANN/ANN.cpp:40]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_2, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i64 %p_Val2_2 to i23" [ANN/ANN.cpp:40]

 <State 25> : 7.75ns
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str11) nounwind" [ANN/ANN.cpp:39]
ST_25 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%qbit_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 23)" [ANN/ANN.cpp:40]
ST_25 : Operation 206 [1/1] (2.44ns)   --->   "%r_1 = icmp ne i23 %tmp_27, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 24)" [ANN/ANN.cpp:40]
ST_25 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%r_i_i = or i1 %tmp_28, %r_1" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1 = and i1 %r_i_i, %qbit_1" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_7 = zext i1 %qb_assign_1 to i32" [ANN/ANN.cpp:40]
ST_25 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = add i32 %tmp_7, %p_Val2_3" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 212 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_1 = add i32 %p_Val2_s, %tmp_20" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader" [ANN/ANN.cpp:38]

 <State 26> : 7.43ns
ST_26 : Operation 214 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 215 [1/1] (2.55ns)   --->   "%tmpCalc_V_5 = add i32 %p_Val2_1, %p_Val2_s" [ANN/ANN.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %tmpCalc_V_5, 83886080" [ANN/ANN.cpp:44]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %tmpCalc_V_5, -83886080" [ANN/ANN.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %tmpCalc_V_5 to i33" [ANN/ANN.cpp:52]
ST_26 : Operation 219 [1/1] (2.55ns)   --->   "%r_V = add nsw i33 83886080, %tmp_3" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 8.50ns
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%OP1_V_2 = zext i33 %r_V to i65" [ANN/ANN.cpp:52]
ST_27 : Operation 221 [1/1] (8.50ns)   --->   "%r_V_5 = mul nsw i65 -1728053248, %OP1_V_2" [ANN/ANN.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%ret_V = call i17 @_ssdm_op_PartSelect.i17.i65.i32.i32(i65 %r_V_5, i32 48, i32 64)" [ANN/ANN.cpp:52]
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i65 %r_V_5 to i48" [ANN/ANN.cpp:52]

 <State 28> : 7.46ns
ST_28 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V_5, i32 64)" [ANN/ANN.cpp:52]
ST_28 : Operation 225 [1/1] (2.83ns)   --->   "%tmp_10 = icmp eq i48 %tmp_24, 0" [ANN/ANN.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (2.10ns)   --->   "%ret_V_1 = add i17 1, %ret_V" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_1 = select i1 %tmp_10, i17 %ret_V, i17 %ret_V_1" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 228 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_2 = select i1 %tmp_23, i17 %p_1, i17 %ret_V" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_13 = sext i17 %p_2 to i64" [ANN/ANN.cpp:53]
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_13" [ANN/ANN.cpp:53]
ST_28 : Operation 231 [2/2] (3.25ns)   --->   "%layerResult_0_V = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 29> : 8.75ns
ST_29 : Operation 232 [1/2] (3.25ns)   --->   "%layerResult_0_V = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_29 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node layerResult_V_gep)   --->   "%layerResult_0_V_1_c = sext i25 %layerResult_0_V to i26" [ANN/ANN.cpp:53]
ST_29 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp2 = xor i1 %tmp_s, true" [ANN/ANN.cpp:44]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_4, %sel_tmp2" [ANN/ANN.cpp:48]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node layerResult_V_gep)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i26 -16777216, i26 16777216" [ANN/ANN.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node layerResult_V_gep)   --->   "%tmp_15 = or i1 %sel_tmp3, %tmp_s" [ANN/ANN.cpp:48]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_V_gep = select i1 %tmp_15, i26 %sel_tmp4, i26 %layerResult_0_V_1_c" [ANN/ANN.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (8.75ns)   --->   "%OUTPUTS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %OUTPUTS_addr, i32 1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 8.75ns
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%layerResult_V_gep_ca = sext i26 %layerResult_V_gep to i32" [ANN/ANN.cpp:48]
ST_30 : Operation 241 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %OUTPUTS_addr, i32 %layerResult_V_gep_ca, i4 -1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 8.75ns
ST_31 : Operation 242 [5/5] (8.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 8.75ns
ST_32 : Operation 243 [4/5] (8.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 8.75ns
ST_33 : Operation 244 [3/5] (8.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 8.75ns
ST_34 : Operation 245 [2/5] (8.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 8.75ns
ST_35 : Operation 246 [1/5] (8.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "ret void" [ANN/ANN.cpp:60]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerBias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeTanSig_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V_read         (read             ) [ 000000000000000000000000000000000000]
inputs_V_read         (read             ) [ 000000000000000000000000000000000000]
result_V3             (partselect       ) [ 001111111000000000000000000000000000]
inputs_V1             (partselect       ) [ 001000000000000000000000000000000000]
tmp_1                 (zext             ) [ 000000000000000000000000000000000000]
INPUTS_addr           (getelementptr    ) [ 000111111111000000000000000000000000]
tmp_8                 (zext             ) [ 000000000000000000000000000000000000]
OUTPUTS_addr          (getelementptr    ) [ 000000000111111111111111111111111111]
StgValue_50           (specbitsmap      ) [ 000000000000000000000000000000000000]
StgValue_51           (specbitsmap      ) [ 000000000000000000000000000000000000]
StgValue_52           (specbitsmap      ) [ 000000000000000000000000000000000000]
StgValue_53           (specbitsmap      ) [ 000000000000000000000000000000000000]
StgValue_54           (specbitsmap      ) [ 000000000000000000000000000000000000]
StgValue_55           (specbitsmap      ) [ 000000000000000000000000000000000000]
outputLayerBias_V_ad  (getelementptr    ) [ 000000000111111111111111111000000000]
StgValue_57           (spectopmodule    ) [ 000000000000000000000000000000000000]
StgValue_58           (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_59           (specinterface    ) [ 000000000000000000000000000000000000]
empty                 (specmemcore      ) [ 000000000000000000000000000000000000]
StgValue_61           (specinterface    ) [ 000000000000000000000000000000000000]
empty_20              (specmemcore      ) [ 000000000000000000000000000000000000]
StgValue_63           (specinterface    ) [ 000000000000000000000000000000000000]
empty_21              (specmemcore      ) [ 000000000000000000000000000000000000]
StgValue_65           (specinterface    ) [ 000000000000000000000000000000000000]
empty_22              (specmemcore      ) [ 000000000000000000000000000000000000]
StgValue_67           (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_68           (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_69           (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_70           (specinterface    ) [ 000000000000000000000000000000000000]
INPUTS_addr_rd_req    (readreq          ) [ 000000000000000000000000000000000000]
StgValue_72           (br               ) [ 000000001111000000000000000000000000]
Ainputs_2_V_s         (phi              ) [ 000000000111111111111100000000000000]
Ainputs_1_V_s         (phi              ) [ 000000000111111111111100000000000000]
Ainputs_2_V_4         (phi              ) [ 000000000111111111111100000000000000]
indvar                (phi              ) [ 000000000100000000000000000000000000]
exitcond3             (icmp             ) [ 000000000111000000000000000000000000]
indvar_next           (add              ) [ 000000001111000000000000000000000000]
StgValue_79           (br               ) [ 000000000000000000000000000000000000]
sel_tmp               (icmp             ) [ 000000000111000000000000000000000000]
sel_tmp7              (icmp             ) [ 000000000111000000000000000000000000]
Ainputs_2_V_7         (read             ) [ 000000000101000000000000000000000000]
empty_23              (speclooptripcount) [ 000000000000000000000000000000000000]
burstread_rbegin      (specregionbegin  ) [ 000000000000000000000000000000000000]
empty_24              (specpipeline     ) [ 000000000000000000000000000000000000]
StgValue_86           (specloopname     ) [ 000000000000000000000000000000000000]
Ainputs_2_V           (select           ) [ 000000000000000000000000000000000000]
Ainputs_2_V_1         (select           ) [ 000000001111000000000000000000000000]
Ainputs_2_V_2         (select           ) [ 000000000000000000000000000000000000]
Ainputs_2_V_3         (select           ) [ 000000001111000000000000000000000000]
Ainputs_2_V_5         (select           ) [ 000000001111000000000000000000000000]
burstread_rend        (specregionend    ) [ 000000000000000000000000000000000000]
StgValue_93           (br               ) [ 000000001111000000000000000000000000]
StgValue_94           (br               ) [ 000000000000111111111100000000000000]
layerResult_2_V       (phi              ) [ 000000000000011111111111110000000000]
layerResult_1_V       (phi              ) [ 000000000000011111111111110000000000]
layerResult_2_V_10    (phi              ) [ 000000000000011111111111110000000000]
neuronIndex           (phi              ) [ 000000000000011111111100000000000000]
exitcond1             (icmp             ) [ 000000000000011111111100000000000000]
empty_25              (speclooptripcount) [ 000000000000000000000000000000000000]
neuronIndex_1         (add              ) [ 000000000000111111111100000000000000]
StgValue_102          (br               ) [ 000000000000000000000000000000000000]
StgValue_103          (specloopname     ) [ 000000000000000000000000000000000000]
tmp_2                 (specregionbegin  ) [ 000000000000001111111100000000000000]
tmp                   (zext             ) [ 000000000000000000000000000000000000]
tmp_cast              (zext             ) [ 000000000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_shl_cast            (zext             ) [ 000000000000000000000000000000000000]
tmp_11                (sub              ) [ 000000000000001111000000000000000000]
bias_V_addr           (getelementptr    ) [ 000000000000001111100000000000000000]
StgValue_111          (br               ) [ 000000000000011111111100000000000000]
StgValue_112          (br               ) [ 000000000000011111111111110000000000]
p_Val2_5              (phi              ) [ 000000000000001111100000000000000000]
i                     (phi              ) [ 000000000000001000000000000000000000]
exitcond2             (icmp             ) [ 000000000000011111111100000000000000]
empty_26              (speclooptripcount) [ 000000000000000000000000000000000000]
i_2                   (add              ) [ 000000000000011111111100000000000000]
StgValue_118          (br               ) [ 000000000000000000000000000000000000]
tmp_9_cast            (zext             ) [ 000000000000000000000000000000000000]
tmp_25                (add              ) [ 000000000000000000000000000000000000]
tmp_25_cast           (sext             ) [ 000000000000000000000000000000000000]
layerWeigth_V_addr    (getelementptr    ) [ 000000000000000100000000000000000000]
tmp_21                (mux              ) [ 000000000000000110000000000000000000]
layerWeigth_V_load    (load             ) [ 000000000000000010000000000000000000]
OP1_V_1               (sext             ) [ 000000000000000000000000000000000000]
OP2_V_1               (sext             ) [ 000000000000000000000000000000000000]
p_Val2_7              (mul              ) [ 000000000000000001000000000000000000]
p_Val2_8              (partselect       ) [ 000000000000000001000000000000000000]
tmp_32                (trunc            ) [ 000000000000000001000000000000000000]
StgValue_132          (specloopname     ) [ 000000000000000000000000000000000000]
qbit                  (bitselect        ) [ 000000000000000000000000000000000000]
r                     (icmp             ) [ 000000000000000000000000000000000000]
tmp_33                (bitselect        ) [ 000000000000000000000000000000000000]
r_i_i1                (or               ) [ 000000000000000000000000000000000000]
qb_assign_3           (and              ) [ 000000000000000000000000000000000000]
tmp_12                (zext             ) [ 000000000000000000000000000000000000]
tmp_22                (add              ) [ 000000000000000000000000000000000000]
tmpCalc_V             (add              ) [ 000000000000011111111100000000000000]
StgValue_141          (br               ) [ 000000000000011111111100000000000000]
p_Val2_9              (load             ) [ 000000000000000000000000000000000000]
tmpCalc_V_4           (add              ) [ 000000000000000000000000000000000000]
tmp_5                 (icmp             ) [ 000000000000000000011100000000000000]
tmp_14                (icmp             ) [ 000000000000000000011100000000000000]
tmp_17                (sext             ) [ 000000000000000000000000000000000000]
r_V_1                 (add              ) [ 000000000000000000010000000000000000]
OP1_V_3               (zext             ) [ 000000000000000000000000000000000000]
r_V_4                 (mul              ) [ 000000000000000000001000000000000000]
ret_V_2               (partselect       ) [ 000000000000000000001000000000000000]
tmp_30                (trunc            ) [ 000000000000000000001000000000000000]
tmp_29                (bitselect        ) [ 000000000000000000000000000000000000]
tmp_18                (icmp             ) [ 000000000000000000000000000000000000]
ret_V_3               (add              ) [ 000000000000000000000000000000000000]
p_s                   (select           ) [ 000000000000000000000000000000000000]
p_3                   (select           ) [ 000000000000000000000000000000000000]
tmp_19                (sext             ) [ 000000000000000000000000000000000000]
coeTanSig_V_addr_1    (getelementptr    ) [ 000000000000000000000100000000000000]
sel_tmp5              (icmp             ) [ 000000000000000000000000000000000000]
sel_tmp6              (select           ) [ 000000000000000000000000000000000000]
sel_tmp8              (icmp             ) [ 000000000000000000000000000000000000]
layerResult_2_V_1     (select           ) [ 000000000000000000000000000000000000]
sel_tmp9              (select           ) [ 000000000000000000000000000000000000]
layerResult_1_V_1     (select           ) [ 000000000000000000000000000000000000]
layerResult_0_V_s     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_12    (load             ) [ 000000000000000000000000000000000000]
layerResult_0_V_3_c   (sext             ) [ 000000000000000000000000000000000000]
sel_tmp1              (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_2     (select           ) [ 000000000000000000000000000000000000]
sel_tmp10             (select           ) [ 000000000000000000000000000000000000]
layerResult_1_V_2     (select           ) [ 000000000000000000000000000000000000]
layerResult_0_V_2     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_7     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_3     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_8     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_9     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_11    (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_4     (select           ) [ 000000000000000000000000000000000000]
layerResult_1_V_4     (select           ) [ 000000000000000000000000000000000000]
layerResult_0_V_4     (select           ) [ 000000000000000000000000000000000000]
layerResult_2_V_5     (select           ) [ 000000000000111111111100000000000000]
layerResult_1_V_5     (select           ) [ 000000000000111111111100000000000000]
layerResult_0_V_5     (select           ) [ 000000000000111111111100000000000000]
empty_27              (specregionend    ) [ 000000000000000000000000000000000000]
StgValue_186          (br               ) [ 000000000000111111111100000000000000]
p_Val2_s              (phi              ) [ 000000000000000000000011111000000000]
i2                    (phi              ) [ 000000000000000000000011000000000000]
exitcond              (icmp             ) [ 000000000000000000000011110000000000]
empty_28              (speclooptripcount) [ 000000000000000000000000000000000000]
i_1                   (add              ) [ 000000000000010000000011110000000000]
StgValue_192          (br               ) [ 000000000000000000000000000000000000]
tmp_6                 (zext             ) [ 000000000000000000000000000000000000]
outputLayerWeigth_V_s (getelementptr    ) [ 000000000000000000000001000000000000]
outputLayerWeigth_V_1 (load             ) [ 000000000000000000000000100000000000]
tmp_16                (mux              ) [ 000000000000000000000000100000000000]
OP1_V                 (sext             ) [ 000000000000000000000000000000000000]
OP2_V                 (sext             ) [ 000000000000000000000000000000000000]
p_Val2_2              (mul              ) [ 000000000000000000000000010000000000]
p_Val2_3              (partselect       ) [ 000000000000000000000000010000000000]
tmp_27                (trunc            ) [ 000000000000000000000000010000000000]
StgValue_204          (specloopname     ) [ 000000000000000000000000000000000000]
qbit_1                (bitselect        ) [ 000000000000000000000000000000000000]
r_1                   (icmp             ) [ 000000000000000000000000000000000000]
tmp_28                (bitselect        ) [ 000000000000000000000000000000000000]
r_i_i                 (or               ) [ 000000000000000000000000000000000000]
qb_assign_1           (and              ) [ 000000000000000000000000000000000000]
tmp_7                 (zext             ) [ 000000000000000000000000000000000000]
tmp_20                (add              ) [ 000000000000000000000000000000000000]
tmpCalc_V_1           (add              ) [ 000000000000010000000011110000000000]
StgValue_213          (br               ) [ 000000000000010000000011110000000000]
p_Val2_1              (load             ) [ 000000000000000000000000000000000000]
tmpCalc_V_5           (add              ) [ 000000000000000000000000000000000000]
tmp_s                 (icmp             ) [ 000000000000000000000000000111000000]
tmp_4                 (icmp             ) [ 000000000000000000000000000111000000]
tmp_3                 (sext             ) [ 000000000000000000000000000000000000]
r_V                   (add              ) [ 000000000000000000000000000100000000]
OP1_V_2               (zext             ) [ 000000000000000000000000000000000000]
r_V_5                 (mul              ) [ 000000000000000000000000000010000000]
ret_V                 (partselect       ) [ 000000000000000000000000000010000000]
tmp_24                (trunc            ) [ 000000000000000000000000000010000000]
tmp_23                (bitselect        ) [ 000000000000000000000000000000000000]
tmp_10                (icmp             ) [ 000000000000000000000000000000000000]
ret_V_1               (add              ) [ 000000000000000000000000000000000000]
p_1                   (select           ) [ 000000000000000000000000000000000000]
p_2                   (select           ) [ 000000000000000000000000000000000000]
tmp_13                (sext             ) [ 000000000000000000000000000000000000]
coeTanSig_V_addr      (getelementptr    ) [ 000000000000000000000000000001000000]
layerResult_0_V       (load             ) [ 000000000000000000000000000000000000]
layerResult_0_V_1_c   (sext             ) [ 000000000000000000000000000000000000]
sel_tmp2              (xor              ) [ 000000000000000000000000000000000000]
sel_tmp3              (and              ) [ 000000000000000000000000000000000000]
sel_tmp4              (select           ) [ 000000000000000000000000000000000000]
tmp_15                (or               ) [ 000000000000000000000000000000000000]
layerResult_V_gep     (select           ) [ 000000000000000000000000000000100000]
OUTPUTS_addr_req      (writereq         ) [ 000000000000000000000000000000000000]
layerResult_V_gep_ca  (sext             ) [ 000000000000000000000000000000000000]
StgValue_241          (write            ) [ 000000000000000000000000000000000000]
OUTPUTS_addr_resp     (writeresp        ) [ 000000000000000000000000000000000000]
StgValue_247          (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUTS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUTS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUTS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUTS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layerWeigth_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outputLayerWeigth_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outputLayerBias_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerBias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coeTanSig_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeTanSig_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TOPANN_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_Ainputs_OC"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="result_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="inputs_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUTS_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="Ainputs_2_V_7_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="8"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ainputs_2_V_7/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_writeresp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="8"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUTS_addr_req/29 OUTPUTS_addr_resp/31 "/>
</bind>
</comp>

<comp id="199" class="1004" name="StgValue_241_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="9"/>
<pin id="202" dir="0" index="2" bw="26" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_241/30 "/>
</bind>
</comp>

<comp id="208" class="1004" name="outputLayerBias_V_ad_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerBias_V_ad/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bias_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/13 "/>
</bind>
</comp>

<comp id="223" class="1004" name="layerWeigth_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_V_addr/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_V_load/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/14 "/>
</bind>
</comp>

<comp id="239" class="1004" name="coeTanSig_V_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="25" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="17" slack="0"/>
<pin id="243" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr_1/20 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerResult_2_V_12/20 layerResult_0_V/28 "/>
</bind>
</comp>

<comp id="251" class="1004" name="outputLayerWeigth_V_s_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_V_s/22 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_V_1/22 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="4"/>
<pin id="265" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/22 "/>
</bind>
</comp>

<comp id="267" class="1004" name="coeTanSig_V_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="17" slack="0"/>
<pin id="271" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr/28 "/>
</bind>
</comp>

<comp id="275" class="1005" name="Ainputs_2_V_s_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_s (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="Ainputs_2_V_s_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_2_V_s/9 "/>
</bind>
</comp>

<comp id="287" class="1005" name="Ainputs_1_V_s_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_1_V_s (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="Ainputs_1_V_s_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_1_V_s/9 "/>
</bind>
</comp>

<comp id="299" class="1005" name="Ainputs_2_V_4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_4 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="Ainputs_2_V_4_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_2_V_4/9 "/>
</bind>
</comp>

<comp id="311" class="1005" name="indvar_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="indvar_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="322" class="1005" name="layerResult_2_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="layerResult_2_V_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_2_V/13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="layerResult_1_V_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_1_V (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="layerResult_1_V_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_1_V/13 "/>
</bind>
</comp>

<comp id="346" class="1005" name="layerResult_2_V_10_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V_10 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="layerResult_2_V_10_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="1" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_2_V_10/13 "/>
</bind>
</comp>

<comp id="358" class="1005" name="neuronIndex_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="1"/>
<pin id="360" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neuronIndex (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="neuronIndex_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuronIndex/13 "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_Val2_5_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Val2_5_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_5/14 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="1"/>
<pin id="384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="2" slack="0"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_Val2_s_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Val2_s_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/22 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="1"/>
<pin id="407" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="i2_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/22 "/>
</bind>
</comp>

<comp id="417" class="1004" name="result_V3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="30" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="3" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V3/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="inputs_V1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="30" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="inputs_V1/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="30" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="INPUTS_addr_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="30" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUTS_addr/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="30" slack="7"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="OUTPUTS_addr_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="30" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUTS_addr/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="exitcond3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="indvar_next_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sel_tmp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sel_tmp7_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Ainputs_2_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="32" slack="2"/>
<pin id="483" dir="0" index="2" bw="32" slack="1"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="Ainputs_2_V_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="0" index="1" bw="32" slack="2"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_1/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="Ainputs_2_V_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="2"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="0" index="2" bw="32" slack="2"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_2/11 "/>
</bind>
</comp>

<comp id="499" class="1004" name="Ainputs_2_V_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="2"/>
<pin id="501" dir="0" index="1" bw="32" slack="2"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_3/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="Ainputs_2_V_5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="2"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="0" index="2" bw="32" slack="2"/>
<pin id="510" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_5/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="exitcond1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="neuronIndex_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuronIndex_1/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_shl_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/13 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_11_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="exitcond2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_9_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_25_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="1"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_25_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_21_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="3"/>
<pin id="580" dir="0" index="2" bw="32" slack="3"/>
<pin id="581" dir="0" index="3" bw="32" slack="3"/>
<pin id="582" dir="0" index="4" bw="2" slack="0"/>
<pin id="583" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="OP1_V_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/16 "/>
</bind>
</comp>

<comp id="592" class="1004" name="OP2_V_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="2"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/16 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_Val2_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Val2_8_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="0" index="3" bw="7" slack="0"/>
<pin id="606" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_32_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/16 "/>
</bind>
</comp>

<comp id="615" class="1004" name="qbit_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/17 "/>
</bind>
</comp>

<comp id="622" class="1004" name="r_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="23" slack="1"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/17 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_33_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="1"/>
<pin id="630" dir="0" index="2" bw="6" slack="0"/>
<pin id="631" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="r_i_i1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1/17 "/>
</bind>
</comp>

<comp id="640" class="1004" name="qb_assign_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3/17 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_12_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_22_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/17 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmpCalc_V_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="3"/>
<pin id="658" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V/17 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmpCalc_V_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_4/18 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="28" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_14_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="28" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/18 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_17_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="683" class="1004" name="r_V_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="28" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="OP1_V_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="33" slack="1"/>
<pin id="691" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/19 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_V_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="33" slack="0"/>
<pin id="695" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/19 "/>
</bind>
</comp>

<comp id="698" class="1004" name="ret_V_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="17" slack="0"/>
<pin id="700" dir="0" index="1" bw="65" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="0" index="3" bw="8" slack="0"/>
<pin id="703" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_2/19 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_30_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="65" slack="0"/>
<pin id="710" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/19 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_29_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="65" slack="1"/>
<pin id="715" dir="0" index="2" bw="8" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/20 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_18_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="48" slack="1"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/20 "/>
</bind>
</comp>

<comp id="724" class="1004" name="ret_V_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="17" slack="1"/>
<pin id="727" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/20 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_s_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="17" slack="1"/>
<pin id="732" dir="0" index="2" bw="17" slack="0"/>
<pin id="733" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/20 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="17" slack="0"/>
<pin id="739" dir="0" index="2" bw="17" slack="1"/>
<pin id="740" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/20 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_19_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="17" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/20 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sel_tmp5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="5"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/21 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sel_tmp6_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="5"/>
<pin id="757" dir="0" index="2" bw="26" slack="0"/>
<pin id="758" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/21 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sel_tmp8_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="5"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="layerResult_2_V_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="5"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_1/21 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sel_tmp9_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="26" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="5"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/21 "/>
</bind>
</comp>

<comp id="784" class="1004" name="layerResult_1_V_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="5"/>
<pin id="787" dir="0" index="2" bw="32" slack="0"/>
<pin id="788" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_1/21 "/>
</bind>
</comp>

<comp id="792" class="1004" name="layerResult_0_V_s_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="26" slack="0"/>
<pin id="795" dir="0" index="2" bw="32" slack="5"/>
<pin id="796" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_s/21 "/>
</bind>
</comp>

<comp id="800" class="1004" name="layerResult_0_V_3_c_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="25" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_0_V_3_c/21 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sel_tmp1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="5"/>
<pin id="807" dir="0" index="2" bw="25" slack="0"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/21 "/>
</bind>
</comp>

<comp id="812" class="1004" name="layerResult_2_V_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="5"/>
<pin id="815" dir="0" index="2" bw="32" slack="0"/>
<pin id="816" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_2/21 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sel_tmp10_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="25" slack="0"/>
<pin id="823" dir="0" index="2" bw="32" slack="5"/>
<pin id="824" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/21 "/>
</bind>
</comp>

<comp id="828" class="1004" name="layerResult_1_V_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="5"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_2/21 "/>
</bind>
</comp>

<comp id="836" class="1004" name="layerResult_0_V_2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="25" slack="0"/>
<pin id="839" dir="0" index="2" bw="32" slack="5"/>
<pin id="840" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_2/21 "/>
</bind>
</comp>

<comp id="844" class="1004" name="layerResult_2_V_7_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="5"/>
<pin id="847" dir="0" index="2" bw="25" slack="0"/>
<pin id="848" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_7/21 "/>
</bind>
</comp>

<comp id="852" class="1004" name="layerResult_2_V_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="5"/>
<pin id="855" dir="0" index="2" bw="32" slack="0"/>
<pin id="856" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_3/21 "/>
</bind>
</comp>

<comp id="860" class="1004" name="layerResult_2_V_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="25" slack="0"/>
<pin id="863" dir="0" index="2" bw="32" slack="5"/>
<pin id="864" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_8/21 "/>
</bind>
</comp>

<comp id="868" class="1004" name="layerResult_2_V_9_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="5"/>
<pin id="871" dir="0" index="2" bw="32" slack="0"/>
<pin id="872" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_9/21 "/>
</bind>
</comp>

<comp id="876" class="1004" name="layerResult_2_V_11_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="25" slack="0"/>
<pin id="879" dir="0" index="2" bw="32" slack="5"/>
<pin id="880" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_11/21 "/>
</bind>
</comp>

<comp id="884" class="1004" name="layerResult_2_V_4_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="3"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="0" index="2" bw="32" slack="0"/>
<pin id="888" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_4/21 "/>
</bind>
</comp>

<comp id="891" class="1004" name="layerResult_1_V_4_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="3"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="32" slack="0"/>
<pin id="895" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_4/21 "/>
</bind>
</comp>

<comp id="898" class="1004" name="layerResult_0_V_4_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="3"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="0" index="2" bw="32" slack="0"/>
<pin id="902" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_4/21 "/>
</bind>
</comp>

<comp id="905" class="1004" name="layerResult_2_V_5_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="3"/>
<pin id="907" dir="0" index="1" bw="32" slack="0"/>
<pin id="908" dir="0" index="2" bw="32" slack="0"/>
<pin id="909" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_5/21 "/>
</bind>
</comp>

<comp id="912" class="1004" name="layerResult_1_V_5_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="3"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="32" slack="0"/>
<pin id="916" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_5/21 "/>
</bind>
</comp>

<comp id="919" class="1004" name="layerResult_0_V_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="3"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="32" slack="0"/>
<pin id="923" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_5/21 "/>
</bind>
</comp>

<comp id="926" class="1004" name="exitcond_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/22 "/>
</bind>
</comp>

<comp id="932" class="1004" name="i_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="2" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/22 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="2" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/22 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_16_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="2"/>
<pin id="946" dir="0" index="2" bw="32" slack="2"/>
<pin id="947" dir="0" index="3" bw="32" slack="2"/>
<pin id="948" dir="0" index="4" bw="2" slack="1"/>
<pin id="949" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16/23 "/>
</bind>
</comp>

<comp id="955" class="1004" name="OP1_V_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/24 "/>
</bind>
</comp>

<comp id="958" class="1004" name="OP2_V_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/24 "/>
</bind>
</comp>

<comp id="961" class="1004" name="p_Val2_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/24 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_Val2_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="64" slack="0"/>
<pin id="970" dir="0" index="2" bw="6" slack="0"/>
<pin id="971" dir="0" index="3" bw="7" slack="0"/>
<pin id="972" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/24 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_27_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="0"/>
<pin id="979" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/24 "/>
</bind>
</comp>

<comp id="981" class="1004" name="qbit_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="64" slack="1"/>
<pin id="984" dir="0" index="2" bw="6" slack="0"/>
<pin id="985" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit_1/25 "/>
</bind>
</comp>

<comp id="988" class="1004" name="r_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="23" slack="1"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/25 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_28_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="64" slack="1"/>
<pin id="996" dir="0" index="2" bw="6" slack="0"/>
<pin id="997" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/25 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="r_i_i_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i/25 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="qb_assign_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/25 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_7_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/25 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_20_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="1"/>
<pin id="1019" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/25 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmpCalc_V_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="3"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_1/25 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmpCalc_V_5_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="1"/>
<pin id="1030" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_5/26 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_s_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="0"/>
<pin id="1035" dir="0" index="1" bw="28" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_4_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="0" index="1" bw="28" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/26 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_3_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/26 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="r_V_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="28" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/26 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="OP1_V_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="33" slack="1"/>
<pin id="1057" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/27 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_V_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="33" slack="0"/>
<pin id="1061" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/27 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="ret_V_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="17" slack="0"/>
<pin id="1066" dir="0" index="1" bw="65" slack="0"/>
<pin id="1067" dir="0" index="2" bw="7" slack="0"/>
<pin id="1068" dir="0" index="3" bw="8" slack="0"/>
<pin id="1069" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/27 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_24_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="65" slack="0"/>
<pin id="1076" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/27 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_23_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="65" slack="1"/>
<pin id="1081" dir="0" index="2" bw="8" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/28 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_10_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="48" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="ret_V_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="17" slack="1"/>
<pin id="1093" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/28 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="p_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="17" slack="1"/>
<pin id="1098" dir="0" index="2" bw="17" slack="0"/>
<pin id="1099" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/28 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="p_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="17" slack="0"/>
<pin id="1105" dir="0" index="2" bw="17" slack="1"/>
<pin id="1106" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/28 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_13_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="17" slack="0"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/28 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="layerResult_0_V_1_c_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="25" slack="0"/>
<pin id="1116" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_0_V_1_c/29 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="sel_tmp2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="3"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/29 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sel_tmp3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="3"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/29 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sel_tmp4_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="25" slack="0"/>
<pin id="1131" dir="0" index="2" bw="26" slack="0"/>
<pin id="1132" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/29 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_15_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="3"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/29 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="layerResult_V_gep_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="26" slack="0"/>
<pin id="1144" dir="0" index="2" bw="25" slack="0"/>
<pin id="1145" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_V_gep/29 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="layerResult_V_gep_ca_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="26" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_V_gep_ca/30 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="result_V3_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="30" slack="7"/>
<pin id="1155" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="result_V3 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="inputs_V1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="30" slack="1"/>
<pin id="1160" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="INPUTS_addr_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INPUTS_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="OUTPUTS_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="8"/>
<pin id="1171" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="OUTPUTS_addr "/>
</bind>
</comp>

<comp id="1175" class="1005" name="outputLayerBias_V_ad_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="4"/>
<pin id="1177" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="outputLayerBias_V_ad "/>
</bind>
</comp>

<comp id="1180" class="1005" name="exitcond3_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="indvar_next_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="2" slack="0"/>
<pin id="1186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1189" class="1005" name="sel_tmp_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="2"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1195" class="1005" name="sel_tmp7_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="2"/>
<pin id="1197" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="Ainputs_2_V_7_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_7 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="Ainputs_2_V_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="Ainputs_2_V_3_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_3 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="Ainputs_2_V_5_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_5 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="neuronIndex_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="2" slack="0"/>
<pin id="1229" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="neuronIndex_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_11_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="5" slack="1"/>
<pin id="1234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="bias_V_addr_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="2" slack="1"/>
<pin id="1239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1245" class="1005" name="i_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="0"/>
<pin id="1247" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="layerWeigth_V_addr_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="4" slack="1"/>
<pin id="1252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_addr "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_21_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="2"/>
<pin id="1257" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="layerWeigth_V_load_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_load "/>
</bind>
</comp>

<comp id="1265" class="1005" name="p_Val2_7_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="64" slack="1"/>
<pin id="1267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="p_Val2_8_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_32_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="23" slack="1"/>
<pin id="1278" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmpCalc_V_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpCalc_V "/>
</bind>
</comp>

<comp id="1286" class="1005" name="tmp_5_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="3"/>
<pin id="1288" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_14_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="3"/>
<pin id="1295" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="r_V_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="33" slack="1"/>
<pin id="1302" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="r_V_4_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="65" slack="1"/>
<pin id="1307" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="ret_V_2_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="17" slack="1"/>
<pin id="1312" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="tmp_30_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="48" slack="1"/>
<pin id="1319" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="coeTanSig_V_addr_1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="12" slack="1"/>
<pin id="1324" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="layerResult_2_V_5_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V_5 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="layerResult_1_V_5_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_1_V_5 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="layerResult_0_V_5_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_0_V_5 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="i_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="2" slack="0"/>
<pin id="1347" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="outputLayerWeigth_V_s_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="2" slack="1"/>
<pin id="1352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_s "/>
</bind>
</comp>

<comp id="1355" class="1005" name="outputLayerWeigth_V_1_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp_16_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="p_Val2_2_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="64" slack="1"/>
<pin id="1367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="p_Val2_3_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_27_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="23" slack="1"/>
<pin id="1378" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmpCalc_V_1_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpCalc_V_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_s_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="3"/>
<pin id="1388" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp_4_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="3"/>
<pin id="1394" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="r_V_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="33" slack="1"/>
<pin id="1399" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1402" class="1005" name="r_V_5_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="65" slack="1"/>
<pin id="1404" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="ret_V_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="17" slack="1"/>
<pin id="1409" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp_24_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="48" slack="1"/>
<pin id="1416" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="coeTanSig_V_addr_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="12" slack="1"/>
<pin id="1421" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr "/>
</bind>
</comp>

<comp id="1424" class="1005" name="layerResult_V_gep_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="26" slack="1"/>
<pin id="1426" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_gep "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="88" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="160" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="162" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="164" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="207"><net_src comp="166" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="302"><net_src comp="80" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="82" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="404"><net_src comp="397" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="168" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="22" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="174" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="440" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="454"><net_src comp="2" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="315" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="315" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="315" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="315" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="275" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="275" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="480" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="287" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="287" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="299" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="362" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="362" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="362" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="532"><net_src comp="362" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="110" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="362" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="82" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="529" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="386" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="386" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="86" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="386" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="584"><net_src comp="112" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="299" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="287" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="587"><net_src comp="275" pin="1"/><net_sink comp="577" pin=3"/></net>

<net id="588"><net_src comp="386" pin="4"/><net_sink comp="577" pin=4"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="589" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="607"><net_src comp="114" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="116" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="118" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="595" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="122" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="124" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="126" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="122" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="116" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="622" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="615" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="370" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="370" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="235" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="128" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="661" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="130" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="661" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="132" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="696"><net_src comp="134" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="136" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="138" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="140" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="711"><net_src comp="692" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="142" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="140" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="144" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="146" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="719" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="724" pin="2"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="712" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="729" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="752"><net_src comp="358" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="86" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="322" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="148" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="358" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="82" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="322" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="754" pin="3"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="748" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="148" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="334" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="789"><net_src comp="762" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="334" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="776" pin="3"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="762" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="148" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="346" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="246" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="748" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="322" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="150" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="817"><net_src comp="762" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="322" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="804" pin="3"/><net_sink comp="812" pin=2"/></net>

<net id="825"><net_src comp="748" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="150" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="334" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="833"><net_src comp="762" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="334" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="820" pin="3"/><net_sink comp="828" pin=2"/></net>

<net id="841"><net_src comp="762" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="150" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="346" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="849"><net_src comp="748" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="322" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="800" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="857"><net_src comp="762" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="322" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="844" pin="3"/><net_sink comp="852" pin=2"/></net>

<net id="865"><net_src comp="748" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="800" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="334" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="762" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="334" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="860" pin="3"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="762" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="800" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="346" pin="1"/><net_sink comp="876" pin=2"/></net>

<net id="889"><net_src comp="812" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="890"><net_src comp="852" pin="3"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="828" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="868" pin="3"/><net_sink comp="891" pin=2"/></net>

<net id="903"><net_src comp="836" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="876" pin="3"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="768" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="911"><net_src comp="884" pin="3"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="784" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="891" pin="3"/><net_sink comp="912" pin=2"/></net>

<net id="924"><net_src comp="792" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="925"><net_src comp="898" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="930"><net_src comp="409" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="84" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="409" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="86" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="409" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="950"><net_src comp="112" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="346" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="334" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="953"><net_src comp="322" pin="1"/><net_sink comp="943" pin=3"/></net>

<net id="954"><net_src comp="405" pin="1"/><net_sink comp="943" pin=4"/></net>

<net id="965"><net_src comp="955" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="114" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="961" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="116" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="118" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="980"><net_src comp="961" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="122" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="124" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="126" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="122" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="116" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1004"><net_src comp="993" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="988" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="981" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="393" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1016" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="263" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="393" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="128" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1027" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="130" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1027" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="132" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1062"><net_src comp="134" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1055" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1070"><net_src comp="136" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="138" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="140" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1077"><net_src comp="1058" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="142" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="140" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1089"><net_src comp="144" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="146" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1100"><net_src comp="1085" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1090" pin="2"/><net_sink comp="1095" pin=2"/></net>

<net id="1107"><net_src comp="1078" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1095" pin="3"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1102" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1117"><net_src comp="246" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1122"><net_src comp="154" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1127"><net_src comp="1118" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1123" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="156" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="158" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1140"><net_src comp="1123" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1146"><net_src comp="1136" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1128" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="1114" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1152"><net_src comp="1149" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1156"><net_src comp="417" pin="4"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1161"><net_src comp="427" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1166"><net_src comp="440" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1172"><net_src comp="450" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1178"><net_src comp="208" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1183"><net_src comp="456" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="462" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1192"><net_src comp="468" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1198"><net_src comp="474" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1201"><net_src comp="1195" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1205"><net_src comp="187" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1212"><net_src comp="486" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1217"><net_src comp="499" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1222"><net_src comp="506" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1230"><net_src comp="518" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1235"><net_src comp="545" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1240"><net_src comp="216" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1248"><net_src comp="557" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1253"><net_src comp="223" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1258"><net_src comp="577" pin="5"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1263"><net_src comp="230" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1268"><net_src comp="595" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1274"><net_src comp="601" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1279"><net_src comp="611" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1284"><net_src comp="655" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1289"><net_src comp="667" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1296"><net_src comp="673" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1299"><net_src comp="1293" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1303"><net_src comp="683" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1308"><net_src comp="692" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1313"><net_src comp="698" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1316"><net_src comp="1310" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1320"><net_src comp="708" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1325"><net_src comp="239" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1330"><net_src comp="905" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1335"><net_src comp="912" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1340"><net_src comp="919" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1348"><net_src comp="932" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1353"><net_src comp="251" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1358"><net_src comp="258" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1363"><net_src comp="943" pin="5"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1368"><net_src comp="961" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1374"><net_src comp="967" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1379"><net_src comp="977" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1384"><net_src comp="1021" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1389"><net_src comp="1033" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1395"><net_src comp="1039" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1400"><net_src comp="1049" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1405"><net_src comp="1058" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1410"><net_src comp="1064" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1413"><net_src comp="1407" pin="1"/><net_sink comp="1102" pin=2"/></net>

<net id="1417"><net_src comp="1074" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1422"><net_src comp="267" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1427"><net_src comp="1141" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUTS | {29 30 31 32 33 34 35 }
 - Input state : 
	Port: TOPANN : INPUTS | {2 3 4 5 6 7 8 10 }
	Port: TOPANN : inputs_V | {1 }
	Port: TOPANN : layerWeigth_V | {14 15 }
	Port: TOPANN : bias_V | {14 18 }
	Port: TOPANN : outputLayerWeigth_V | {22 23 }
	Port: TOPANN : outputLayerBias_V | {22 26 }
	Port: TOPANN : result_V | {1 }
	Port: TOPANN : coeTanSig_V | {20 21 28 29 }
  - Chain level:
	State 1
	State 2
		INPUTS_addr : 1
		INPUTS_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		OUTPUTS_addr : 1
	State 9
		exitcond3 : 1
		indvar_next : 1
		StgValue_79 : 2
		sel_tmp : 1
		sel_tmp7 : 1
	State 10
	State 11
		Ainputs_2_V_1 : 1
		Ainputs_2_V_3 : 1
		burstread_rend : 1
	State 12
	State 13
		exitcond1 : 1
		neuronIndex_1 : 1
		StgValue_102 : 2
		tmp : 1
		tmp_cast : 1
		tmp_9 : 1
		p_shl_cast : 2
		tmp_11 : 3
		bias_V_addr : 2
	State 14
		exitcond2 : 1
		i_2 : 1
		StgValue_118 : 2
		tmp_9_cast : 1
		tmp_25 : 2
		tmp_25_cast : 3
		layerWeigth_V_addr : 4
		layerWeigth_V_load : 5
		tmp_21 : 1
	State 15
	State 16
		p_Val2_7 : 1
		p_Val2_8 : 2
		tmp_32 : 2
	State 17
		r_i_i1 : 1
		qb_assign_3 : 1
		tmp_12 : 1
		tmp_22 : 2
		tmpCalc_V : 3
	State 18
		tmpCalc_V_4 : 1
		tmp_5 : 2
		tmp_14 : 2
		tmp_17 : 2
		r_V_1 : 3
	State 19
		r_V_4 : 1
		ret_V_2 : 2
		tmp_30 : 2
	State 20
		p_s : 1
		p_3 : 2
		tmp_19 : 3
		coeTanSig_V_addr_1 : 4
		layerResult_2_V_12 : 5
	State 21
		sel_tmp6 : 1
		layerResult_2_V_1 : 2
		sel_tmp9 : 1
		layerResult_1_V_1 : 2
		layerResult_0_V_s : 1
		layerResult_0_V_3_c : 1
		sel_tmp1 : 1
		layerResult_2_V_2 : 2
		sel_tmp10 : 1
		layerResult_1_V_2 : 2
		layerResult_0_V_2 : 1
		layerResult_2_V_7 : 2
		layerResult_2_V_3 : 3
		layerResult_2_V_8 : 2
		layerResult_2_V_9 : 3
		layerResult_2_V_11 : 2
		layerResult_2_V_4 : 4
		layerResult_1_V_4 : 4
		layerResult_0_V_4 : 3
		layerResult_2_V_5 : 5
		layerResult_1_V_5 : 5
		layerResult_0_V_5 : 4
	State 22
		exitcond : 1
		i_1 : 1
		StgValue_192 : 2
		tmp_6 : 1
		outputLayerWeigth_V_s : 2
		outputLayerWeigth_V_1 : 3
	State 23
	State 24
		p_Val2_2 : 1
		p_Val2_3 : 2
		tmp_27 : 2
	State 25
		r_i_i : 1
		qb_assign_1 : 1
		tmp_7 : 1
		tmp_20 : 2
		tmpCalc_V_1 : 3
	State 26
		tmpCalc_V_5 : 1
		tmp_s : 2
		tmp_4 : 2
		tmp_3 : 2
		r_V : 3
	State 27
		r_V_5 : 1
		ret_V : 2
		tmp_24 : 2
	State 28
		p_1 : 1
		p_2 : 2
		tmp_13 : 3
		coeTanSig_V_addr : 4
		layerResult_0_V : 5
	State 29
		layerResult_0_V_1_c : 1
	State 30
		StgValue_241 : 1
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      Ainputs_2_V_fu_480      |    0    |    0    |    32   |
|          |     Ainputs_2_V_1_fu_486     |    0    |    0    |    32   |
|          |     Ainputs_2_V_2_fu_493     |    0    |    0    |    32   |
|          |     Ainputs_2_V_3_fu_499     |    0    |    0    |    32   |
|          |     Ainputs_2_V_5_fu_506     |    0    |    0    |    32   |
|          |          p_s_fu_729          |    0    |    0    |    17   |
|          |          p_3_fu_736          |    0    |    0    |    17   |
|          |        sel_tmp6_fu_754       |    0    |    0    |    32   |
|          |   layerResult_2_V_1_fu_768   |    0    |    0    |    32   |
|          |        sel_tmp9_fu_776       |    0    |    0    |    32   |
|          |   layerResult_1_V_1_fu_784   |    0    |    0    |    32   |
|          |   layerResult_0_V_s_fu_792   |    0    |    0    |    32   |
|          |        sel_tmp1_fu_804       |    0    |    0    |    32   |
|          |   layerResult_2_V_2_fu_812   |    0    |    0    |    32   |
|          |       sel_tmp10_fu_820       |    0    |    0    |    32   |
|  select  |   layerResult_1_V_2_fu_828   |    0    |    0    |    32   |
|          |   layerResult_0_V_2_fu_836   |    0    |    0    |    32   |
|          |   layerResult_2_V_7_fu_844   |    0    |    0    |    32   |
|          |   layerResult_2_V_3_fu_852   |    0    |    0    |    32   |
|          |   layerResult_2_V_8_fu_860   |    0    |    0    |    32   |
|          |   layerResult_2_V_9_fu_868   |    0    |    0    |    32   |
|          |   layerResult_2_V_11_fu_876  |    0    |    0    |    32   |
|          |   layerResult_2_V_4_fu_884   |    0    |    0    |    32   |
|          |   layerResult_1_V_4_fu_891   |    0    |    0    |    32   |
|          |   layerResult_0_V_4_fu_898   |    0    |    0    |    32   |
|          |   layerResult_2_V_5_fu_905   |    0    |    0    |    32   |
|          |   layerResult_1_V_5_fu_912   |    0    |    0    |    32   |
|          |   layerResult_0_V_5_fu_919   |    0    |    0    |    32   |
|          |          p_1_fu_1095         |    0    |    0    |    17   |
|          |          p_2_fu_1102         |    0    |    0    |    17   |
|          |       sel_tmp4_fu_1128       |    0    |    0    |    26   |
|          |   layerResult_V_gep_fu_1141  |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |      indvar_next_fu_462      |    0    |    0    |    10   |
|          |     neuronIndex_1_fu_518     |    0    |    0    |    10   |
|          |          i_2_fu_557          |    0    |    0    |    10   |
|          |         tmp_25_fu_567        |    0    |    0    |    15   |
|          |         tmp_22_fu_650        |    0    |    0    |    32   |
|          |       tmpCalc_V_fu_655       |    0    |    0    |    32   |
|          |      tmpCalc_V_4_fu_661      |    0    |    0    |    39   |
|    add   |         r_V_1_fu_683         |    0    |    0    |    39   |
|          |        ret_V_3_fu_724        |    0    |    0    |    24   |
|          |          i_1_fu_932          |    0    |    0    |    10   |
|          |        tmp_20_fu_1016        |    0    |    0    |    32   |
|          |      tmpCalc_V_1_fu_1021     |    0    |    0    |    32   |
|          |      tmpCalc_V_5_fu_1027     |    0    |    0    |    39   |
|          |          r_V_fu_1049         |    0    |    0    |    39   |
|          |        ret_V_1_fu_1090       |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_456       |    0    |    0    |    8    |
|          |        sel_tmp_fu_468        |    0    |    0    |    8    |
|          |        sel_tmp7_fu_474       |    0    |    0    |    8    |
|          |       exitcond1_fu_512       |    0    |    0    |    8    |
|          |       exitcond2_fu_551       |    0    |    0    |    8    |
|          |           r_fu_622           |    0    |    0    |    18   |
|          |         tmp_5_fu_667         |    0    |    0    |    18   |
|   icmp   |         tmp_14_fu_673        |    0    |    0    |    18   |
|          |         tmp_18_fu_719        |    0    |    0    |    24   |
|          |        sel_tmp5_fu_748       |    0    |    0    |    8    |
|          |        sel_tmp8_fu_762       |    0    |    0    |    8    |
|          |        exitcond_fu_926       |    0    |    0    |    8    |
|          |          r_1_fu_988          |    0    |    0    |    18   |
|          |         tmp_s_fu_1033        |    0    |    0    |    18   |
|          |         tmp_4_fu_1039        |    0    |    0    |    18   |
|          |        tmp_10_fu_1085        |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_7_fu_595       |    3    |    0    |    20   |
|    mul   |         r_V_4_fu_692         |    4    |    0    |    22   |
|          |        p_Val2_2_fu_961       |    3    |    0    |    20   |
|          |         r_V_5_fu_1058        |    4    |    0    |    22   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_21_fu_577        |    0    |    0    |    15   |
|          |         tmp_16_fu_943        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |         r_i_i1_fu_634        |    0    |    0    |    8    |
|    or    |         r_i_i_fu_1000        |    0    |    0    |    8    |
|          |        tmp_15_fu_1136        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |      qb_assign_3_fu_640      |    0    |    0    |    8    |
|    and   |      qb_assign_1_fu_1006     |    0    |    0    |    8    |
|          |       sel_tmp3_fu_1123       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_11_fu_545        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    xor   |       sel_tmp2_fu_1118       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |   result_V_read_read_fu_168  |    0    |    0    |    0    |
|   read   |   inputs_V_read_read_fu_174  |    0    |    0    |    0    |
|          |   Ainputs_2_V_7_read_fu_187  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_180      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_192     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_241_write_fu_199  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       result_V3_fu_417       |    0    |    0    |    0    |
|          |       inputs_V1_fu_427       |    0    |    0    |    0    |
|partselect|        p_Val2_8_fu_601       |    0    |    0    |    0    |
|          |        ret_V_2_fu_698        |    0    |    0    |    0    |
|          |        p_Val2_3_fu_967       |    0    |    0    |    0    |
|          |         ret_V_fu_1064        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_437         |    0    |    0    |    0    |
|          |         tmp_8_fu_447         |    0    |    0    |    0    |
|          |          tmp_fu_524          |    0    |    0    |    0    |
|          |        tmp_cast_fu_529       |    0    |    0    |    0    |
|          |       p_shl_cast_fu_541      |    0    |    0    |    0    |
|   zext   |       tmp_9_cast_fu_563      |    0    |    0    |    0    |
|          |         tmp_12_fu_646        |    0    |    0    |    0    |
|          |        OP1_V_3_fu_689        |    0    |    0    |    0    |
|          |         tmp_6_fu_938         |    0    |    0    |    0    |
|          |         tmp_7_fu_1012        |    0    |    0    |    0    |
|          |        OP1_V_2_fu_1055       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_9_fu_533         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_25_cast_fu_572      |    0    |    0    |    0    |
|          |        OP1_V_1_fu_589        |    0    |    0    |    0    |
|          |        OP2_V_1_fu_592        |    0    |    0    |    0    |
|          |         tmp_17_fu_679        |    0    |    0    |    0    |
|          |         tmp_19_fu_743        |    0    |    0    |    0    |
|   sext   |  layerResult_0_V_3_c_fu_800  |    0    |    0    |    0    |
|          |         OP1_V_fu_955         |    0    |    0    |    0    |
|          |         OP2_V_fu_958         |    0    |    0    |    0    |
|          |         tmp_3_fu_1045        |    0    |    0    |    0    |
|          |        tmp_13_fu_1109        |    0    |    0    |    0    |
|          |  layerResult_0_V_1_c_fu_1114 |    0    |    0    |    0    |
|          | layerResult_V_gep_ca_fu_1149 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_32_fu_611        |    0    |    0    |    0    |
|   trunc  |         tmp_30_fu_708        |    0    |    0    |    0    |
|          |         tmp_27_fu_977        |    0    |    0    |    0    |
|          |        tmp_24_fu_1074        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          qbit_fu_615         |    0    |    0    |    0    |
|          |         tmp_33_fu_627        |    0    |    0    |    0    |
| bitselect|         tmp_29_fu_712        |    0    |    0    |    0    |
|          |         qbit_1_fu_981        |    0    |    0    |    0    |
|          |         tmp_28_fu_993        |    0    |    0    |    0    |
|          |        tmp_23_fu_1078        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    14   |    0    |   1742  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|coeTanSig_V|    6   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     Ainputs_1_V_s_reg_287    |   32   |
|    Ainputs_2_V_1_reg_1209    |   32   |
|    Ainputs_2_V_3_reg_1214    |   32   |
|     Ainputs_2_V_4_reg_299    |   32   |
|    Ainputs_2_V_5_reg_1219    |   32   |
|    Ainputs_2_V_7_reg_1202    |   32   |
|     Ainputs_2_V_s_reg_275    |   32   |
|     INPUTS_addr_reg_1163     |   32   |
|     OUTPUTS_addr_reg_1169    |   32   |
|     bias_V_addr_reg_1237     |    2   |
|  coeTanSig_V_addr_1_reg_1322 |   12   |
|   coeTanSig_V_addr_reg_1419  |   12   |
|      exitcond3_reg_1180      |    1   |
|          i2_reg_405          |    2   |
|         i_1_reg_1345         |    2   |
|         i_2_reg_1245         |    2   |
|           i_reg_382          |    2   |
|     indvar_next_reg_1184     |    2   |
|        indvar_reg_311        |    2   |
|      inputs_V1_reg_1158      |   30   |
|  layerResult_0_V_5_reg_1337  |   32   |
|  layerResult_1_V_5_reg_1332  |   32   |
|    layerResult_1_V_reg_334   |   32   |
|  layerResult_2_V_10_reg_346  |   32   |
|  layerResult_2_V_5_reg_1327  |   32   |
|    layerResult_2_V_reg_322   |   32   |
|  layerResult_V_gep_reg_1424  |   26   |
|  layerWeigth_V_addr_reg_1250 |    4   |
|  layerWeigth_V_load_reg_1260 |   32   |
|    neuronIndex_1_reg_1227    |    2   |
|      neuronIndex_reg_358     |    2   |
| outputLayerBias_V_ad_reg_1175|    1   |
|outputLayerWeigth_V_1_reg_1355|   32   |
|outputLayerWeigth_V_s_reg_1350|    2   |
|       p_Val2_2_reg_1365      |   64   |
|       p_Val2_3_reg_1371      |   32   |
|       p_Val2_5_reg_370       |   32   |
|       p_Val2_7_reg_1265      |   64   |
|       p_Val2_8_reg_1271      |   32   |
|       p_Val2_s_reg_393       |   32   |
|        r_V_1_reg_1300        |   33   |
|        r_V_4_reg_1305        |   65   |
|        r_V_5_reg_1402        |   65   |
|         r_V_reg_1397         |   33   |
|      result_V3_reg_1153      |   30   |
|       ret_V_2_reg_1310       |   17   |
|        ret_V_reg_1407        |   17   |
|       sel_tmp7_reg_1195      |    1   |
|       sel_tmp_reg_1189       |    1   |
|     tmpCalc_V_1_reg_1381     |   32   |
|      tmpCalc_V_reg_1281      |   32   |
|        tmp_11_reg_1232       |    5   |
|        tmp_14_reg_1293       |    1   |
|        tmp_16_reg_1360       |   32   |
|        tmp_21_reg_1255       |   32   |
|        tmp_24_reg_1414       |   48   |
|        tmp_27_reg_1376       |   23   |
|        tmp_30_reg_1317       |   48   |
|        tmp_32_reg_1276       |   23   |
|        tmp_4_reg_1392        |    1   |
|        tmp_5_reg_1286        |    1   |
|        tmp_s_reg_1386        |    1   |
+------------------------------+--------+
|             Total            |  1447  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|     grp_readreq_fu_180     |  p1  |   2  |  32  |   64   ||    9    |
|    grp_writeresp_fu_192    |  p0  |   2  |   1  |    2   |
|      grp_access_fu_230     |  p0  |   2  |   4  |    8   ||    9    |
|      grp_access_fu_246     |  p0  |   4  |  12  |   48   ||    21   |
|      grp_access_fu_258     |  p0  |   2  |   2  |    4   ||    9    |
|    Ainputs_2_V_s_reg_275   |  p0  |   2  |  32  |   64   ||    9    |
|    Ainputs_1_V_s_reg_287   |  p0  |   2  |  32  |   64   ||    9    |
|    Ainputs_2_V_4_reg_299   |  p0  |   2  |  32  |   64   ||    9    |
|   layerResult_2_V_reg_322  |  p0  |   2  |  32  |   64   ||    9    |
|   layerResult_1_V_reg_334  |  p0  |   2  |  32  |   64   ||    9    |
| layerResult_2_V_10_reg_346 |  p0  |   2  |  32  |   64   ||    9    |
|     neuronIndex_reg_358    |  p0  |   2  |   2  |    4   ||    9    |
|      p_Val2_5_reg_370      |  p0  |   2  |  32  |   64   ||    9    |
|      p_Val2_s_reg_393      |  p0  |   2  |  32  |   64   ||    9    |
|         i2_reg_405         |  p0  |   2  |   2  |    4   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   646  || 26.6265 ||   138   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    -   |    0   |  1742  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   26   |    -   |   138  |
|  Register |    -   |    -   |    -   |  1447  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   14   |   26   |  1447  |  1880  |
+-----------+--------+--------+--------+--------+--------+
