Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1599
design__instance__area,25541.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011404294054955244
power__switching__total,0.0003213403979316354
power__leakage__total,5.044244062446523E-7
power__total,0.001462274231016636
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2747094851573725
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2815120161106688
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1251002670197472
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.116037627235725
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125100
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.332165
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.30978562258922004
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.32820860846973626
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6554781347675342
timing__setup__ws__corner:nom_slow_1p08V_125C,11.833880876840848
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.655478
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.939952
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28814820789459633
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.29947220551028125
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3221416002910561
timing__setup__ws__corner:nom_typ_1p20V_25C,13.304411282575193
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.322142
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.085434
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2747094851573725
clock__skew__worst_setup,0.2815120161106688
timing__hold__ws,0.1251002670197472
timing__setup__ws,11.833880876840848
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125100
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.939952
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1599
design__instance__area__stdcell,25541.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.882515
design__instance__utilization__stdcell,0.882515
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,35
design__instance__area__class:inverter,192.326
design__instance__count__class:sequential_cell,205
design__instance__area__class:sequential_cell,9670.75
design__instance__count__class:multi_input_combinational_cell,886
design__instance__area__class:multi_input_combinational_cell,8966.76
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,417
design__instance__area__class:timing_repair_buffer,6225.21
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39722.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,311
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1818
route__net__special,2
route__drc_errors__iter:0,859
route__wirelength__iter:0,43015
route__drc_errors__iter:1,430
route__wirelength__iter:1,42778
route__drc_errors__iter:2,404
route__wirelength__iter:2,42850
route__drc_errors__iter:3,99
route__wirelength__iter:3,42579
route__drc_errors__iter:4,1
route__wirelength__iter:4,42542
route__drc_errors__iter:5,0
route__wirelength__iter:5,42539
route__drc_errors,0
route__wirelength,42539
route__vias,10016
route__vias__singlecut,10016
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,463.12
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,191
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,191
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,191
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,191
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000042097
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000462431
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000017577
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000462431
design_powergrid__voltage__worst,0.0000462431
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000462431
design_powergrid__drop__worst__net:VPWR,0.000042097
design_powergrid__voltage__worst__net:VGND,0.0000462431
design_powergrid__drop__worst__net:VGND,0.0000462431
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001860000000000000148765548491081034399030613712966442108154296875
ir__drop__worst,0.0000421000000000000001065987575987747959516127593815326690673828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
