Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date             : Fri May 12 20:28:28 2017
| Host             : el3ctroarch running 64-bit Arch Linux
| Command          : report_power -file simulator_power_routed.rpt -pb simulator_power_summary_routed.pb -rpx simulator_power_routed.rpx
| Design           : simulator
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.110  |
| Dynamic (W)              | 0.013  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.006 |     1802 |       --- |             --- |
|   LUT as Logic |     0.005 |      667 |     63400 |            1.05 |
|   CARRY4       |    <0.001 |      217 |     15850 |            1.37 |
|   Register     |    <0.001 |      314 |    126800 |            0.25 |
|   Others       |     0.000 |      185 |       --- |             --- |
| Signals        |     0.005 |     1230 |       --- |             --- |
| I/O            |    <0.001 |        4 |       210 |            1.90 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.110 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.013 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            20.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| simulator                                                 |     0.013 |
|   COor                                                    |    <0.001 |
|   D0gen                                                   |    <0.001 |
|   D1gen                                                   |    <0.001 |
|   D2gen                                                   |    <0.001 |
|   D3gen                                                   |    <0.001 |
|   D4gen                                                   |    <0.001 |
|   D5gen                                                   |    <0.001 |
|   D6gen                                                   |    <0.001 |
|   D7gen                                                   |    <0.001 |
|   D8gen                                                   |    <0.001 |
|   K0gen                                                   |    <0.001 |
|   K1gen                                                   |    <0.001 |
|   K2gen                                                   |    <0.001 |
|   K3gen                                                   |    <0.001 |
|   K4gen                                                   |    <0.001 |
|   K5gen                                                   |    <0.001 |
|   K6gen                                                   |    <0.001 |
|   K7gen                                                   |    <0.001 |
|   K8gen                                                   |    <0.001 |
|   ROor                                                    |    <0.001 |
|   core                                                    |     0.011 |
|     coreComp                                              |    <0.001 |
|       noDsp.horLeft[0].fabricComp                         |    <0.001 |
|       noDsp.horRight[2].fabricComp                        |    <0.001 |
|       noDsp.northEastRow[0].northEast[2].First.fabricComp |    <0.001 |
|       noDsp.northWestRow[0].northWest[0].First.fabricComp |    <0.001 |
|       noDsp.southEastRow[2].southEast[2].First.fabricComp |    <0.001 |
|       noDsp.southWestRow[2].southWest[0].First.fabricComp |    <0.001 |
|       noDsp.verticaldown[2].fabricComp                    |    <0.001 |
|       noDsp.verticalup[0].fabricComp                      |    <0.001 |
|     coreConv                                              |     0.008 |
|       noDsp.MULTS[0].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[1].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[2].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[3].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[4].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[5].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[6].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[7].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.MULTS[8].mult_in_fabric                       |    <0.001 |
|         mult                                              |    <0.001 |
|           U0                                              |    <0.001 |
|             i_mult                                        |    <0.001 |
|               gLUT.gLUT_speed.iLUT                        |    <0.001 |
|       noDsp.addr_fabric                                   |     0.001 |
|     registerCO                                            |    <0.001 |
|     registerD0                                            |    <0.001 |
|     registerD1                                            |    <0.001 |
|     registerD2                                            |    <0.001 |
|     registerD3                                            |    <0.001 |
|     registerD4                                            |    <0.001 |
|     registerD5                                            |    <0.001 |
|     registerD6                                            |    <0.001 |
|     registerD7                                            |    <0.001 |
|     registerD8                                            |    <0.001 |
|     registerK0                                            |    <0.001 |
|     registerK1                                            |    <0.001 |
|     registerK2                                            |    <0.001 |
|     registerK3                                            |    <0.001 |
|     registerK4                                            |    <0.001 |
|     registerK5                                            |    <0.001 |
|     registerK6                                            |    <0.001 |
|     registerK7                                            |    <0.001 |
|     registerK8                                            |    <0.001 |
|     registerR                                             |    <0.001 |
+-----------------------------------------------------------+-----------+


