Command: synth_design -mode out_of_context -flatten_hierarchy full -top natalius_8bit_risc -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26562 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v:29]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v:31]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v:34]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.402 ; gain = 172.324 ; free physical = 7610 ; free virtual = 31032
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'natalius_8bit_risc' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/natalius_8bit_risc.v:21]
INFO: [Synth 8-638] synthesizing module 'natalius_processor' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/natalius_processor.v:21]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/control_unit.v:21]
	Parameter fetch bound to: 5'b00000 
	Parameter decode bound to: 5'b00001 
	Parameter ldi bound to: 5'b00010 
	Parameter ldm bound to: 5'b00011 
	Parameter stm bound to: 5'b00100 
	Parameter cmp bound to: 5'b00101 
	Parameter add bound to: 5'b00110 
	Parameter sub bound to: 5'b00111 
	Parameter andi bound to: 5'b01000 
	Parameter oor bound to: 5'b01001 
	Parameter xori bound to: 5'b01010 
	Parameter jmp bound to: 5'b01011 
	Parameter jpz bound to: 5'b01100 
	Parameter jnz bound to: 5'b01101 
	Parameter jpc bound to: 5'b01110 
	Parameter jnc bound to: 5'b01111 
	Parameter csr bound to: 5'b10000 
	Parameter ret bound to: 5'b10001 
	Parameter adi bound to: 5'b10010 
	Parameter csz bound to: 5'b10011 
	Parameter cnz bound to: 5'b10100 
	Parameter csc bound to: 5'b10101 
	Parameter cnc bound to: 5'b10110 
	Parameter sl0 bound to: 5'b10111 
	Parameter sl1 bound to: 5'b11000 
	Parameter sr0 bound to: 5'b11001 
	Parameter sr1 bound to: 5'b11010 
	Parameter rrl bound to: 5'b11011 
	Parameter rrr bound to: 5'b11100 
	Parameter noti bound to: 5'b11101 
	Parameter nop bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/control_unit.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/control_unit.v:213]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/control_unit.v:21]
INFO: [Synth 8-638] synthesizing module 'data_path' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/data_path.v:21]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/regfile.v:21]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/regfile.v:21]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/ALU.v:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/ALU.v:21]
INFO: [Synth 8-638] synthesizing module 'shiftbyte' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v:21]
INFO: [Synth 8-256] done synthesizing module 'shiftbyte' (4#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v:21]
INFO: [Synth 8-638] synthesizing module 'LIFO' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/LIFO.v:21]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/LIFO.v:32]
INFO: [Synth 8-256] done synthesizing module 'LIFO' (5#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/LIFO.v:21]
INFO: [Synth 8-256] done synthesizing module 'data_path' (6#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/data_path.v:21]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/instruction_memory.v:21]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/instruction_memory.v:30]
INFO: [Synth 8-3876] $readmem data file 'instructions.mem' is read successfully [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/instruction_memory.v:33]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/instruction_memory.v:21]
INFO: [Synth 8-256] done synthesizing module 'natalius_processor' (8#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/natalius_processor.v:21]
INFO: [Synth 8-638] synthesizing module 'memram' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/memram.v:21]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/memram.v:31]
INFO: [Synth 8-256] done synthesizing module 'memram' (9#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/memram.v:21]
INFO: [Synth 8-638] synthesizing module 'mem_video' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/mem_video.v:21]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/mem_video.v:31]
INFO: [Synth 8-256] done synthesizing module 'mem_video' (10#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/mem_video.v:21]
INFO: [Synth 8-638] synthesizing module 'vga_control' [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/vga_control.v:21]
INFO: [Synth 8-256] done synthesizing module 'vga_control' (11#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/vga_control.v:21]
INFO: [Synth 8-256] done synthesizing module 'natalius_8bit_risc' (12#1) [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/natalius_8bit_risc.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.652 ; gain = 201.574 ; free physical = 7579 ; free virtual = 31001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.652 ; gain = 201.574 ; free physical = 7579 ; free virtual = 31001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.656 ; gain = 209.578 ; free physical = 7579 ; free virtual = 31001
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selimm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ldflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ldpc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "opalu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mem_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/ALU.v:32]
INFO: [Synth 8-5546] ROM "vcnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  decode |                            00000 |                            00001
                     ldi |                            00001 |                            00010
                     ldm |                            00010 |                            00011
                     stm |                            00011 |                            00100
                     cmp |                            00100 |                            00101
                     add |                            00101 |                            00110
                     sub |                            00110 |                            00111
                    andi |                            00111 |                            01000
                     oor |                            01000 |                            01001
                    xori |                            01001 |                            01010
                     jmp |                            01010 |                            01011
                     jpz |                            01011 |                            01100
                     jnz |                            01100 |                            01101
                     jpc |                            01101 |                            01110
                     jnc |                            01110 |                            01111
                     csr |                            01111 |                            10000
                     ret |                            10000 |                            10001
                     adi |                            10001 |                            10010
                     csz |                            10010 |                            10011
                     cnz |                            10011 |                            10100
                     csc |                            10100 |                            10101
                     cnc |                            10101 |                            10110
                     sl0 |                            10110 |                            10111
                     sl1 |                            10111 |                            11000
                     sr0 |                            11000 |                            11001
                     sr1 |                            11001 |                            11010
                     rrl |                            11010 |                            11011
                     rrr |                            11011 |                            11100
                    noti |                            11100 |                            11101
                     nop |                            11101 |                            11110
                   fetch |                            11110 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.125 ; gain = 261.047 ; free physical = 7530 ; free virtual = 30952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  31 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	  60 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module natalius_8bit_risc 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  31 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 3     
	  60 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 12    
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
Module LIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module data_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module instruction_memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module mem_video 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.125 ; gain = 310.047 ; free physical = 7481 ; free virtual = 30903
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "video_cntrl/vcnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1203.133 ; gain = 318.055 ; free physical = 7471 ; free virtual = 30894
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1203.133 ; gain = 318.055 ; free physical = 7471 ; free virtual = 30894

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'video_mem/dout_reg' and it is trimmed from '4' to '3' bits. [/home/sean/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/mem_video.v:38]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "video_mem/ram_video_reg" due to constant propagation. Old ram width 3 bits, new ram width 3 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM video_mem/ram_video_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------------------------+---------------+----------------+
|Module Name        | RTL Object                         | Depth x Width | Implemented As | 
+-------------------+------------------------------------+---------------+----------------+
|instruction_memory | instruction_reg                    | 2048x16       | Block RAM      | 
|natalius_8bit_risc | processor/inst_mem/instruction_reg | 2048x16       | Block RAM      | 
+-------------------+------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem_video   | ram_video_reg | 8 K x 4(READ_FIRST)    | W |   | 8 K x 4(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+-------------------------------------+----------------+----------------------+-----------------+
|Module Name        | RTL Object                          | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------+-------------------------------------+----------------+----------------------+-----------------+
|natalius_8bit_risc | ram_memory/ram_reg                  | User Attribute | 32 x 8               | RAM32X1S x 8    | 
|natalius_8bit_risc | processor/data_path_i/LIFOi/ram_reg | Implied        | 16 x 11              | RAM16X1S x 11   | 
+-------------------+-------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.164 ; gain = 353.086 ; free physical = 7440 ; free virtual = 30862
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.164 ; gain = 353.086 ; free physical = 7440 ; free virtual = 30862

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.164 ; gain = 353.086 ; free physical = 7440 ; free virtual = 30862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance video_mem/ram_video_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance processor/inst_mem/instruction_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |    15|
|4     |LUT3     |    25|
|5     |LUT4     |    38|
|6     |LUT5     |    55|
|7     |LUT6     |   138|
|8     |MUXF7    |     3|
|9     |RAM16X1S |    11|
|10    |RAM32X1S |     8|
|11    |RAMB36E1 |     2|
|12    |FDCE     |    67|
|13    |FDPE     |     4|
|14    |FDRE     |    72|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   444|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.180 ; gain = 369.102 ; free physical = 7423 ; free virtual = 30846
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.180 ; gain = 279.961 ; free physical = 7423 ; free virtual = 30846
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.188 ; gain = 369.109 ; free physical = 7423 ; free virtual = 30846
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 11 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1399.051 ; gain = 437.418 ; free physical = 7375 ; free virtual = 30798
