$date
	Sat Apr  6 11:22:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module counter_tb $end
$var wire 32 ! cnt [31:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % passed $end
$var reg 1 & rst_n $end
$var reg 32 ' tst_out [31:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 "
$end
#0
$dumpvars
bx (
bx '
0&
1%
1$
0#
b0 !
$end
#100
b1 (
b0 '
1&
#1000
b1 !
b1 '
1#
#2000
b10 (
0#
#3000
b10 !
b10 '
1#
#4000
b11 (
0#
#5000
b11 !
b11 '
1#
#6000
b100 (
0#
#7000
b100 !
b100 '
1#
#8000
b101 (
0#
#9000
b101 !
b101 '
1#
#10000
b110 (
0#
#11000
b110 !
b110 '
1#
#12000
b111 (
0#
#13000
b111 !
b111 '
1#
#14000
b1000 (
0#
#15000
b1000 !
b1000 '
1#
#16000
b1001 (
0#
#17000
b1001 !
b1001 '
1#
#18000
b1010 (
0#
#19000
b0 !
b0 '
0&
1#
#20000
1&
b1 (
0#
#21000
b1 !
b1 '
1#
#22000
b10 (
0#
#23000
b10 !
b10 '
1#
#24000
b11 (
0#
#25000
b11 !
b11 '
0$
1#
#26000
0#
#27000
1#
#28000
0#
#29000
1#
#30000
0#
#31000
1#
#32000
0#
#33000
1#
#34000
0#
#35000
1#
#36000
0#
#37000
1#
#38000
0#
#39000
1#
#40000
0#
#41000
1#
#42000
0#
#43000
1#
#44000
0#
#45000
1$
b100 (
1#
#46000
0#
#47000
b100 !
b100 '
1#
#48000
b101 (
0#
#49000
b101 !
b101 '
1#
#50000
b110 (
0#
#51000
b110 !
b110 '
1#
#52000
b111 (
0#
#53000
b111 !
b111 '
1#
#54000
b1000 (
0#
#55000
b1000 !
b1000 '
1#
#56000
b1001 (
0#
#57000
b1001 !
b1001 '
1#
#58000
b1010 (
0#
#59000
b1010 !
b1010 '
1#
#60000
b1011 (
0#
#61000
b1011 !
b1011 '
1#
#62000
b1100 (
0#
#63000
b1100 !
b1100 '
1#
#64000
b1101 (
0#
#65000
b1101 !
b1101 '
1#
#66000
b1110 (
0#
#67000
b1110 !
b1110 '
1#
#68000
b1111 (
0#
#69000
b1111 !
b1111 '
1#
#70000
b10000 (
0#
#71000
b10000 !
b10000 '
1#
#72000
b10001 (
0#
#73000
b10001 !
1#
