// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/12/2023 10:18:42"

// 
// Device: Altera EPM1270T144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 us/ 1 ps

module eeprom_byte_rd_wr (
	sys_clk,
	sys_rst_n,
	key_wr,
	key_rd,
	sda,
	scl);
input 	sys_clk;
input 	sys_rst_n;
input 	key_wr;
input 	key_rd;
inout 	sda;
output 	scl;

// Design Ports Information
// sys_rst_n	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_wr	=>  Location: PIN_61,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_rd	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scl	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// sda	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: 14mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("eeprom_byte_rd_wr_v.sdo");
// synopsys translate_on

wire \i2c_ctrl_inst|i2c_clk~regout ;
wire \i2c_ctrl_inst|Equal0~0 ;
wire \i2c_ctrl_inst|Equal0~1 ;
wire \i2c_ctrl_inst|Add0~2 ;
wire \i2c_ctrl_inst|Add0~0_combout ;
wire \i2c_ctrl_inst|Add0~5_combout ;
wire \i2c_ctrl_inst|Add0~12 ;
wire \i2c_ctrl_inst|Add0~12COUT1_58 ;
wire \i2c_ctrl_inst|Add0~10_combout ;
wire \i2c_ctrl_inst|Add0~17 ;
wire \i2c_ctrl_inst|Add0~17COUT1_56 ;
wire \i2c_ctrl_inst|Add0~15_combout ;
wire \i2c_ctrl_inst|Add0~22 ;
wire \i2c_ctrl_inst|Add0~22COUT1_50 ;
wire \i2c_ctrl_inst|Add0~20_combout ;
wire \i2c_ctrl_inst|Add0~27 ;
wire \i2c_ctrl_inst|Add0~27COUT1_48 ;
wire \i2c_ctrl_inst|Add0~25_combout ;
wire \i2c_ctrl_inst|Add0~32 ;
wire \i2c_ctrl_inst|Add0~32COUT1_54 ;
wire \i2c_ctrl_inst|Add0~30_combout ;
wire \i2c_ctrl_inst|Add0~37 ;
wire \i2c_ctrl_inst|Add0~37COUT1_52 ;
wire \i2c_ctrl_inst|Add0~35_combout ;
wire \i2c_rw_data_inst|Add6~35 ;
wire \sys_clk~combout ;
wire \sda~0 ;
wire \sys_rst_n~combout ;
wire \i2c_ctrl_inst|Equal1~0_combout ;
wire \i2c_ctrl_inst|Equal5~0_combout ;
wire \i2c_ctrl_inst|state.N_ACK~5_combout ;
wire \i2c_ctrl_inst|state.N_ACK~regout ;
wire \i2c_ctrl_inst|state.SEND_D_ADDR~regout ;
wire \i2c_ctrl_inst|state.ACK_1~regout ;
wire \i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ;
wire \i2c_ctrl_inst|state.ACK_2~regout ;
wire \i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ;
wire \i2c_ctrl_inst|Selector10~0_combout ;
wire \i2c_rw_data_inst|rd_i2c_data_num~16_combout ;
wire \i2c_rw_data_inst|rd_i2c_data_num[0]~1 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[0]~1COUT1_25 ;
wire \i2c_rw_data_inst|always8~0_combout ;
wire \i2c_rw_data_inst|rd_i2c_data_num[1]~3 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[1]~3COUT1_27 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[2]~7 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[2]~7COUT1_29 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[3]~5 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[3]~5COUT1_31 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[4]~9 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[5]~11 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[5]~11COUT1_33 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[6]~13 ;
wire \i2c_rw_data_inst|rd_i2c_data_num[6]~13COUT1_35 ;
wire \i2c_rw_data_inst|always8~1_combout ;
wire \i2c_rw_data_inst|always8~2_combout ;
wire \key_rd~combout ;
wire \key_rd_inst|cnt_20ms[0]~39 ;
wire \key_rd_inst|cnt_20ms[0]~39COUT1_58 ;
wire \key_rd_inst|cnt_20ms[1]~7 ;
wire \key_rd_inst|cnt_20ms[1]~7COUT1_60 ;
wire \key_rd_inst|cnt_20ms[2]~9 ;
wire \key_rd_inst|cnt_20ms[2]~9COUT1_62 ;
wire \key_rd_inst|cnt_20ms[3]~11 ;
wire \key_rd_inst|cnt_20ms[3]~11COUT1_64 ;
wire \key_rd_inst|cnt_20ms[4]~13 ;
wire \key_rd_inst|cnt_20ms[5]~15 ;
wire \key_rd_inst|cnt_20ms[5]~15COUT1_66 ;
wire \key_rd_inst|cnt_20ms[6]~17 ;
wire \key_rd_inst|cnt_20ms[6]~17COUT1_68 ;
wire \key_rd_inst|cnt_20ms[7]~19 ;
wire \key_rd_inst|cnt_20ms[7]~19COUT1_70 ;
wire \key_rd_inst|cnt_20ms[8]~21 ;
wire \key_rd_inst|cnt_20ms[8]~21COUT1_72 ;
wire \key_rd_inst|cnt_20ms[9]~23 ;
wire \key_rd_inst|cnt_20ms[10]~25 ;
wire \key_rd_inst|cnt_20ms[10]~25COUT1_74 ;
wire \key_rd_inst|cnt_20ms[11]~27 ;
wire \key_rd_inst|cnt_20ms[11]~27COUT1_76 ;
wire \key_rd_inst|cnt_20ms[12]~29 ;
wire \key_rd_inst|cnt_20ms[12]~29COUT1_78 ;
wire \key_rd_inst|cnt_20ms[13]~35 ;
wire \key_rd_inst|cnt_20ms[13]~35COUT1_80 ;
wire \key_rd_inst|cnt_20ms[14]~31 ;
wire \key_rd_inst|cnt_20ms[15]~37 ;
wire \key_rd_inst|cnt_20ms[15]~37COUT1_82 ;
wire \key_rd_inst|cnt_20ms[16]~33 ;
wire \key_rd_inst|cnt_20ms[16]~33COUT1_84 ;
wire \key_rd_inst|cnt_20ms[17]~1 ;
wire \key_rd_inst|cnt_20ms[17]~1COUT1_86 ;
wire \key_rd_inst|cnt_20ms[18]~3 ;
wire \key_rd_inst|cnt_20ms[18]~3COUT1_88 ;
wire \key_rd_inst|Equal1~0_combout ;
wire \key_rd_inst|Equal1~3_combout ;
wire \key_rd_inst|Equal1~2_combout ;
wire \key_rd_inst|Equal1~1_combout ;
wire \key_rd_inst|Equal1~4_combout ;
wire \key_rd_inst|Equal1~5_combout ;
wire \key_rd_inst|always0~0_combout ;
wire \key_rd_inst|key_flag~regout ;
wire \i2c_rw_data_inst|cnt_rd[0]~1 ;
wire \i2c_rw_data_inst|cnt_rd[0]~1COUT1_24 ;
wire \i2c_rw_data_inst|cnt_rd[1]~3 ;
wire \i2c_rw_data_inst|cnt_rd[1]~3COUT1_26 ;
wire \i2c_rw_data_inst|cnt_rd[2]~5 ;
wire \i2c_rw_data_inst|cnt_rd[2]~5COUT1_28 ;
wire \i2c_rw_data_inst|cnt_rd[3]~7 ;
wire \i2c_rw_data_inst|cnt_rd[3]~7COUT1_30 ;
wire \i2c_rw_data_inst|cnt_rd[4]~13 ;
wire \i2c_rw_data_inst|cnt_rd[5]~15 ;
wire \i2c_rw_data_inst|cnt_rd[5]~15COUT1_32 ;
wire \i2c_rw_data_inst|cnt_rd[6]~9 ;
wire \i2c_rw_data_inst|cnt_rd[6]~9COUT1_34 ;
wire \i2c_rw_data_inst|Equal1~1_combout ;
wire \i2c_rw_data_inst|Equal1~0_combout ;
wire \i2c_rw_data_inst|read_valid~regout ;
wire \i2c_rw_data_inst|rd_en~regout ;
wire \i2c_ctrl_inst|state~24_combout ;
wire \i2c_ctrl_inst|state.ACK_3~regout ;
wire \i2c_ctrl_inst|Equal4~0_combout ;
wire \i2c_ctrl_inst|WideOr16~0_combout ;
wire \i2c_ctrl_inst|WideOr16~1_combout ;
wire \i2c_ctrl_inst|ack~combout ;
wire \i2c_ctrl_inst|Selector11~0_combout ;
wire \i2c_ctrl_inst|state.WR_DATA~regout ;
wire \i2c_ctrl_inst|state.ACK_4~regout ;
wire \i2c_ctrl_inst|always10~5_combout ;
wire \i2c_ctrl_inst|Selector18~2_combout ;
wire \i2c_ctrl_inst|state.STOP~regout ;
wire \i2c_ctrl_inst|always10~4 ;
wire \i2c_ctrl_inst|cnt_i2c_clk_en~regout ;
wire \i2c_ctrl_inst|always5~0_combout ;
wire \i2c_ctrl_inst|Selector13~0_combout ;
wire \i2c_ctrl_inst|state.START_2~regout ;
wire \i2c_ctrl_inst|state.SEND_RD_ADDR~regout ;
wire \i2c_ctrl_inst|state.ACK_5~regout ;
wire \i2c_ctrl_inst|state.RD_DATA~regout ;
wire \i2c_ctrl_inst|always4~9_combout ;
wire \i2c_ctrl_inst|always4~10_combout ;
wire \i2c_ctrl_inst|cnt_bit[0]~2_combout ;
wire \i2c_ctrl_inst|cnt_bit[2]~6_combout ;
wire \i2c_ctrl_inst|i2c_end~regout ;
wire \i2c_rw_data_inst|wr_data~0_combout ;
wire \i2c_rw_data_inst|wr_i2c_data_num[0]~1 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[0]~1COUT1_24 ;
wire \i2c_rw_data_inst|always6~0_combout ;
wire \i2c_rw_data_inst|wr_i2c_data_num[1]~3 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[1]~3COUT1_26 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[2]~7 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[2]~7COUT1_28 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[3]~5 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[3]~5COUT1_30 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[4]~9 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[5]~11 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[5]~11COUT1_32 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[6]~13 ;
wire \i2c_rw_data_inst|wr_i2c_data_num[6]~13COUT1_34 ;
wire \i2c_rw_data_inst|always6~1_combout ;
wire \i2c_rw_data_inst|always6~2_combout ;
wire \i2c_rw_data_inst|cnt_wr[0]~1 ;
wire \i2c_rw_data_inst|cnt_wr[0]~1COUT1_24 ;
wire \i2c_rw_data_inst|cnt_wr[1]~3 ;
wire \i2c_rw_data_inst|cnt_wr[1]~3COUT1_26 ;
wire \i2c_rw_data_inst|cnt_wr[2]~5 ;
wire \i2c_rw_data_inst|cnt_wr[2]~5COUT1_28 ;
wire \i2c_rw_data_inst|cnt_wr[3]~7 ;
wire \i2c_rw_data_inst|cnt_wr[3]~7COUT1_30 ;
wire \i2c_rw_data_inst|cnt_wr[4]~13 ;
wire \i2c_rw_data_inst|cnt_wr[5]~15 ;
wire \i2c_rw_data_inst|cnt_wr[5]~15COUT1_32 ;
wire \i2c_rw_data_inst|cnt_wr[6]~9 ;
wire \i2c_rw_data_inst|cnt_wr[6]~9COUT1_34 ;
wire \i2c_rw_data_inst|Equal0~1_combout ;
wire \key_wr~combout ;
wire \key_wr_inst|cnt_20ms[0]~39 ;
wire \key_wr_inst|cnt_20ms[0]~39COUT1_58 ;
wire \key_wr_inst|cnt_20ms[1]~7 ;
wire \key_wr_inst|cnt_20ms[1]~7COUT1_60 ;
wire \key_wr_inst|cnt_20ms[2]~9 ;
wire \key_wr_inst|cnt_20ms[2]~9COUT1_62 ;
wire \key_wr_inst|cnt_20ms[3]~11 ;
wire \key_wr_inst|cnt_20ms[3]~11COUT1_64 ;
wire \key_wr_inst|cnt_20ms[4]~13 ;
wire \key_wr_inst|cnt_20ms[5]~15 ;
wire \key_wr_inst|cnt_20ms[5]~15COUT1_66 ;
wire \key_wr_inst|cnt_20ms[6]~17 ;
wire \key_wr_inst|cnt_20ms[6]~17COUT1_68 ;
wire \key_wr_inst|cnt_20ms[7]~19 ;
wire \key_wr_inst|cnt_20ms[7]~19COUT1_70 ;
wire \key_wr_inst|cnt_20ms[8]~21 ;
wire \key_wr_inst|cnt_20ms[8]~21COUT1_72 ;
wire \key_wr_inst|cnt_20ms[9]~23 ;
wire \key_wr_inst|cnt_20ms[10]~25 ;
wire \key_wr_inst|cnt_20ms[10]~25COUT1_74 ;
wire \key_wr_inst|cnt_20ms[11]~27 ;
wire \key_wr_inst|cnt_20ms[11]~27COUT1_76 ;
wire \key_wr_inst|cnt_20ms[12]~29 ;
wire \key_wr_inst|cnt_20ms[12]~29COUT1_78 ;
wire \key_wr_inst|cnt_20ms[13]~35 ;
wire \key_wr_inst|cnt_20ms[13]~35COUT1_80 ;
wire \key_wr_inst|cnt_20ms[14]~31 ;
wire \key_wr_inst|cnt_20ms[15]~37 ;
wire \key_wr_inst|cnt_20ms[15]~37COUT1_82 ;
wire \key_wr_inst|cnt_20ms[16]~33 ;
wire \key_wr_inst|cnt_20ms[16]~33COUT1_84 ;
wire \key_wr_inst|cnt_20ms[17]~1 ;
wire \key_wr_inst|cnt_20ms[17]~1COUT1_86 ;
wire \key_wr_inst|cnt_20ms[18]~3 ;
wire \key_wr_inst|cnt_20ms[18]~3COUT1_88 ;
wire \key_wr_inst|Equal1~2_combout ;
wire \key_wr_inst|Equal1~3_combout ;
wire \key_wr_inst|Equal1~0_combout ;
wire \key_wr_inst|Equal1~1_combout ;
wire \key_wr_inst|Equal1~4_combout ;
wire \key_wr_inst|Equal1~5_combout ;
wire \key_wr_inst|always0~0_combout ;
wire \key_wr_inst|key_flag~regout ;
wire \i2c_rw_data_inst|Equal0~0_combout ;
wire \i2c_rw_data_inst|write_valid~regout ;
wire \i2c_rw_data_inst|wr_en~regout ;
wire \i2c_rw_data_inst|cnt_start[5]~34_combout ;
wire \i2c_rw_data_inst|cnt_start[0]~3 ;
wire \i2c_rw_data_inst|cnt_start[0]~3COUT1_49 ;
wire \i2c_rw_data_inst|cnt_start[1]~5 ;
wire \i2c_rw_data_inst|cnt_start[1]~5COUT1_51 ;
wire \i2c_rw_data_inst|cnt_start[2]~7 ;
wire \i2c_rw_data_inst|Equal2~0_combout ;
wire \i2c_rw_data_inst|cnt_start[3]~9 ;
wire \i2c_rw_data_inst|cnt_start[3]~9COUT1_53 ;
wire \i2c_rw_data_inst|cnt_start[4]~15 ;
wire \i2c_rw_data_inst|cnt_start[4]~15COUT1_55 ;
wire \i2c_rw_data_inst|cnt_start[5]~11 ;
wire \i2c_rw_data_inst|cnt_start[5]~11COUT1_57 ;
wire \i2c_rw_data_inst|cnt_start[6]~13 ;
wire \i2c_rw_data_inst|cnt_start[6]~13COUT1_59 ;
wire \i2c_rw_data_inst|cnt_start[7]~17 ;
wire \i2c_rw_data_inst|cnt_start[8]~19 ;
wire \i2c_rw_data_inst|cnt_start[8]~19COUT1_61 ;
wire \i2c_rw_data_inst|cnt_start[9]~21 ;
wire \i2c_rw_data_inst|cnt_start[9]~21COUT1_63 ;
wire \i2c_rw_data_inst|cnt_start[10]~23 ;
wire \i2c_rw_data_inst|cnt_start[10]~23COUT1_65 ;
wire \i2c_rw_data_inst|cnt_start[11]~25 ;
wire \i2c_rw_data_inst|cnt_start[11]~25COUT1_67 ;
wire \i2c_rw_data_inst|cnt_start[12]~27 ;
wire \i2c_rw_data_inst|cnt_start[13]~29 ;
wire \i2c_rw_data_inst|cnt_start[13]~29COUT1_69 ;
wire \i2c_rw_data_inst|cnt_start[14]~31 ;
wire \i2c_rw_data_inst|cnt_start[14]~31COUT1_71 ;
wire \i2c_rw_data_inst|Equal2~3_combout ;
wire \i2c_rw_data_inst|Equal2~1_combout ;
wire \i2c_rw_data_inst|Equal2~2_combout ;
wire \i2c_rw_data_inst|Equal2~4_combout ;
wire \i2c_rw_data_inst|i2c_start~regout ;
wire \i2c_ctrl_inst|state.IDLE~regout ;
wire \i2c_ctrl_inst|state.START_1~regout ;
wire \i2c_ctrl_inst|Selector21~2_combout ;
wire \i2c_ctrl_inst|Selector21~3_combout ;
wire \i2c_ctrl_inst|Selector21~4_combout ;
wire \i2c_ctrl_inst|Selector21~5_combout ;
wire \i2c_rw_data_inst|byte_addr~32_combout ;
wire \~GND~combout ;
wire \i2c_rw_data_inst|byte_addr[0]~7 ;
wire \i2c_rw_data_inst|byte_addr[0]~7COUT1_47 ;
wire \i2c_rw_data_inst|byte_addr[1]~1 ;
wire \i2c_rw_data_inst|byte_addr[1]~1COUT1_49 ;
wire \i2c_rw_data_inst|byte_addr[2]~3 ;
wire \i2c_rw_data_inst|byte_addr[3]~5 ;
wire \i2c_rw_data_inst|byte_addr[3]~5COUT1_51 ;
wire \i2c_rw_data_inst|byte_addr[4]~15 ;
wire \i2c_rw_data_inst|byte_addr[4]~15COUT1_53 ;
wire \i2c_rw_data_inst|byte_addr[5]~11 ;
wire \i2c_rw_data_inst|byte_addr[5]~11COUT1_55 ;
wire \i2c_rw_data_inst|byte_addr[6]~9 ;
wire \i2c_rw_data_inst|byte_addr[6]~9COUT1_57 ;
wire \i2c_ctrl_inst|Mux1~2_combout ;
wire \i2c_ctrl_inst|Mux1~3_combout ;
wire \i2c_ctrl_inst|Mux1~0_combout ;
wire \i2c_ctrl_inst|Mux1~1_combout ;
wire \i2c_ctrl_inst|Selector1~9_combout ;
wire \i2c_ctrl_inst|Selector1~5_combout ;
wire \i2c_ctrl_inst|Selector1~13_combout ;
wire \i2c_ctrl_inst|Selector1~12_combout ;
wire \i2c_ctrl_inst|Selector1~4_combout ;
wire \i2c_ctrl_inst|Selector1~6_combout ;
wire \i2c_rw_data_inst|Add6~37_cout0 ;
wire \i2c_rw_data_inst|Add6~37COUT1_48 ;
wire \i2c_rw_data_inst|Add6~0_combout ;
wire \i2c_rw_data_inst|Add6~2 ;
wire \i2c_rw_data_inst|Add6~2COUT1_50 ;
wire \i2c_rw_data_inst|Add6~5_combout ;
wire \i2c_rw_data_inst|Add6~7 ;
wire \i2c_rw_data_inst|Add6~7COUT1_52 ;
wire \i2c_rw_data_inst|Add6~10_combout ;
wire \i2c_ctrl_inst|Mux2~0_combout ;
wire \i2c_ctrl_inst|Mux2~1_combout ;
wire \i2c_rw_data_inst|Add6~12 ;
wire \i2c_rw_data_inst|Add6~12COUT1_54 ;
wire \i2c_rw_data_inst|Add6~30_combout ;
wire \i2c_rw_data_inst|Add6~32 ;
wire \i2c_rw_data_inst|Add6~15_combout ;
wire \i2c_rw_data_inst|Add6~17 ;
wire \i2c_rw_data_inst|Add6~17COUT1_56 ;
wire \i2c_rw_data_inst|Add6~20_combout ;
wire \i2c_rw_data_inst|Add6~22 ;
wire \i2c_rw_data_inst|Add6~22COUT1_58 ;
wire \i2c_rw_data_inst|Add6~25_combout ;
wire \i2c_ctrl_inst|Mux2~2_combout ;
wire \i2c_ctrl_inst|Mux2~3_combout ;
wire \i2c_ctrl_inst|Selector1~7_combout ;
wire \i2c_ctrl_inst|Selector1~8_combout ;
wire \i2c_rw_data_inst|byte_addr[7]~13 ;
wire \i2c_rw_data_inst|byte_addr[8]~23 ;
wire \i2c_rw_data_inst|byte_addr[8]~23COUT1_59 ;
wire \i2c_rw_data_inst|byte_addr[9]~17 ;
wire \i2c_rw_data_inst|byte_addr[9]~17COUT1_61 ;
wire \i2c_rw_data_inst|byte_addr[10]~19 ;
wire \i2c_rw_data_inst|byte_addr[10]~19COUT1_63 ;
wire \i2c_ctrl_inst|Mux0~0_combout ;
wire \i2c_ctrl_inst|Mux0~1_combout ;
wire \i2c_rw_data_inst|byte_addr[11]~21 ;
wire \i2c_rw_data_inst|byte_addr[11]~21COUT1_65 ;
wire \i2c_rw_data_inst|byte_addr[12]~31 ;
wire \i2c_rw_data_inst|byte_addr[13]~27 ;
wire \i2c_rw_data_inst|byte_addr[13]~27COUT1_67 ;
wire \i2c_rw_data_inst|byte_addr[14]~25 ;
wire \i2c_rw_data_inst|byte_addr[14]~25COUT1_69 ;
wire \i2c_ctrl_inst|Mux0~2_combout ;
wire \i2c_ctrl_inst|Mux0~3_combout ;
wire \i2c_ctrl_inst|Selector1~10_combout ;
wire \i2c_ctrl_inst|Selector1~11_combout ;
wire \i2c_ctrl_inst|i2c_sda_reg~combout ;
wire \i2c_ctrl_inst|sda_en~0_combout ;
wire [15:0] \i2c_rw_data_inst|cnt_start ;
wire [7:0] \i2c_rw_data_inst|wr_i2c_data_num ;
wire [7:0] \i2c_ctrl_inst|cnt_clk ;
wire [19:0] \key_rd_inst|cnt_20ms ;
wire [15:0] \i2c_rw_data_inst|byte_addr ;
wire [7:0] \i2c_rw_data_inst|cnt_wr ;
wire [7:0] \i2c_rw_data_inst|cnt_rd ;
wire [19:0] \key_wr_inst|cnt_20ms ;
wire [7:0] \i2c_rw_data_inst|rd_i2c_data_num ;
wire [7:0] \i2c_rw_data_inst|wr_data ;
wire [1:0] \i2c_ctrl_inst|cnt_i2c_clk ;
wire [2:0] \i2c_ctrl_inst|cnt_bit ;


// Location: LC_X12_Y3_N8
maxii_lcell \i2c_ctrl_inst|i2c_clk (
// Equation(s):
// \i2c_ctrl_inst|i2c_clk~regout  = DFFEAS((\i2c_ctrl_inst|i2c_clk~regout  $ (((\i2c_ctrl_inst|Equal0~1  & \i2c_ctrl_inst|Equal0~0 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|Equal0~1 ),
	.datac(\i2c_ctrl_inst|Equal0~0 ),
	.datad(\i2c_ctrl_inst|i2c_clk~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|i2c_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|i2c_clk .lut_mask = "3fc0";
defparam \i2c_ctrl_inst|i2c_clk .operation_mode = "normal";
defparam \i2c_ctrl_inst|i2c_clk .output_mode = "reg_only";
defparam \i2c_ctrl_inst|i2c_clk .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|i2c_clk .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|i2c_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \i2c_ctrl_inst|cnt_clk[4] (
// Equation(s):
// \i2c_ctrl_inst|cnt_clk [4] = DFFEAS(((\i2c_ctrl_inst|Add0~0_combout  & ((!\i2c_ctrl_inst|Equal0~0 ) # (!\i2c_ctrl_inst|Equal0~1 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|Equal0~1 ),
	.datac(\i2c_ctrl_inst|Equal0~0 ),
	.datad(\i2c_ctrl_inst|Add0~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_clk [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[4] .lut_mask = "3f00";
defparam \i2c_ctrl_inst|cnt_clk[4] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[4] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_clk[4] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[4] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_clk[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxii_lcell \i2c_ctrl_inst|cnt_clk[6] (
// Equation(s):
// \i2c_ctrl_inst|cnt_clk [6] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \i2c_ctrl_inst|Add0~10_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|Add0~10_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_clk [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[6] .lut_mask = "0000";
defparam \i2c_ctrl_inst|cnt_clk[6] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[6] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_clk[6] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[6] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_clk[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \i2c_ctrl_inst|cnt_clk[5] (
// Equation(s):
// \i2c_ctrl_inst|cnt_clk [5] = DFFEAS((((\i2c_ctrl_inst|Add0~15_combout ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|Add0~15_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_clk [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[5] .lut_mask = "ff00";
defparam \i2c_ctrl_inst|cnt_clk[5] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[5] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_clk[5] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[5] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_clk[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \i2c_ctrl_inst|cnt_clk[7] (
// Equation(s):
// \i2c_ctrl_inst|Equal0~0  = (\i2c_ctrl_inst|cnt_clk [4] & (!\i2c_ctrl_inst|cnt_clk [5] & (!B1_cnt_clk[7] & !\i2c_ctrl_inst|cnt_clk [6])))
// \i2c_ctrl_inst|cnt_clk [7] = DFFEAS(\i2c_ctrl_inst|Equal0~0 , GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \i2c_ctrl_inst|Add0~5_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\i2c_ctrl_inst|cnt_clk [4]),
	.datab(\i2c_ctrl_inst|cnt_clk [5]),
	.datac(\i2c_ctrl_inst|Add0~5_combout ),
	.datad(\i2c_ctrl_inst|cnt_clk [6]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Equal0~0 ),
	.regout(\i2c_ctrl_inst|cnt_clk [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[7] .lut_mask = "0002";
defparam \i2c_ctrl_inst|cnt_clk[7] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[7] .output_mode = "reg_and_comb";
defparam \i2c_ctrl_inst|cnt_clk[7] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[7] .sum_lutc_input = "qfbk";
defparam \i2c_ctrl_inst|cnt_clk[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxii_lcell \i2c_ctrl_inst|cnt_clk[0] (
// Equation(s):
// \i2c_ctrl_inst|cnt_clk [0] = DFFEAS((((\i2c_ctrl_inst|Add0~25_combout ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|Add0~25_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_clk [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[0] .lut_mask = "ff00";
defparam \i2c_ctrl_inst|cnt_clk[0] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[0] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_clk[0] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[0] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_clk[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N8
maxii_lcell \i2c_ctrl_inst|cnt_clk[3] (
// Equation(s):
// \i2c_ctrl_inst|cnt_clk [3] = DFFEAS((((\i2c_ctrl_inst|Add0~30_combout ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|Add0~30_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_clk [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[3] .lut_mask = "ff00";
defparam \i2c_ctrl_inst|cnt_clk[3] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[3] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_clk[3] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[3] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_clk[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \i2c_ctrl_inst|cnt_clk[2] (
// Equation(s):
// \i2c_ctrl_inst|cnt_clk [2] = DFFEAS(((\i2c_ctrl_inst|Add0~35_combout  & ((!\i2c_ctrl_inst|Equal0~0 ) # (!\i2c_ctrl_inst|Equal0~1 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|Equal0~1 ),
	.datac(\i2c_ctrl_inst|Add0~35_combout ),
	.datad(\i2c_ctrl_inst|Equal0~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_clk [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[2] .lut_mask = "30f0";
defparam \i2c_ctrl_inst|cnt_clk[2] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[2] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_clk[2] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[2] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_clk[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxii_lcell \i2c_ctrl_inst|cnt_clk[1] (
// Equation(s):
// \i2c_ctrl_inst|Equal0~1  = (!\i2c_ctrl_inst|cnt_clk [2] & (\i2c_ctrl_inst|cnt_clk [0] & (B1_cnt_clk[1] & !\i2c_ctrl_inst|cnt_clk [3])))
// \i2c_ctrl_inst|cnt_clk [1] = DFFEAS(\i2c_ctrl_inst|Equal0~1 , GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \i2c_ctrl_inst|Add0~20_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\i2c_ctrl_inst|cnt_clk [2]),
	.datab(\i2c_ctrl_inst|cnt_clk [0]),
	.datac(\i2c_ctrl_inst|Add0~20_combout ),
	.datad(\i2c_ctrl_inst|cnt_clk [3]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Equal0~1 ),
	.regout(\i2c_ctrl_inst|cnt_clk [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_clk[1] .lut_mask = "0040";
defparam \i2c_ctrl_inst|cnt_clk[1] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_clk[1] .output_mode = "reg_and_comb";
defparam \i2c_ctrl_inst|cnt_clk[1] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_clk[1] .sum_lutc_input = "qfbk";
defparam \i2c_ctrl_inst|cnt_clk[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \sys_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sys_clk~combout ),
	.padio(sys_clk));
// synopsys translate_off
defparam \sys_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxii_lcell \i2c_ctrl_inst|Add0~0 (
// Equation(s):
// \i2c_ctrl_inst|Add0~0_combout  = (\i2c_ctrl_inst|cnt_clk [4] $ ((!\i2c_ctrl_inst|Add0~32 )))
// \i2c_ctrl_inst|Add0~2  = CARRY(((\i2c_ctrl_inst|cnt_clk [4] & !\i2c_ctrl_inst|Add0~32COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|cnt_clk [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_ctrl_inst|Add0~32 ),
	.cin1(\i2c_ctrl_inst|Add0~32COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~0_combout ),
	.regout(),
	.cout(\i2c_ctrl_inst|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~0 .cin0_used = "true";
defparam \i2c_ctrl_inst|Add0~0 .cin1_used = "true";
defparam \i2c_ctrl_inst|Add0~0 .lut_mask = "c30c";
defparam \i2c_ctrl_inst|Add0~0 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~0 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N7
maxii_lcell \i2c_ctrl_inst|Add0~5 (
// Equation(s):
// \i2c_ctrl_inst|Add0~5_combout  = (((!\i2c_ctrl_inst|Add0~2  & \i2c_ctrl_inst|Add0~12 ) # (\i2c_ctrl_inst|Add0~2  & \i2c_ctrl_inst|Add0~12COUT1_58 ) $ (\i2c_ctrl_inst|cnt_clk [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|cnt_clk [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_ctrl_inst|Add0~2 ),
	.cin0(\i2c_ctrl_inst|Add0~12 ),
	.cin1(\i2c_ctrl_inst|Add0~12COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~5 .cin0_used = "true";
defparam \i2c_ctrl_inst|Add0~5 .cin1_used = "true";
defparam \i2c_ctrl_inst|Add0~5 .cin_used = "true";
defparam \i2c_ctrl_inst|Add0~5 .lut_mask = "0ff0";
defparam \i2c_ctrl_inst|Add0~5 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Add0~5 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~5 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~5 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxii_lcell \i2c_ctrl_inst|Add0~10 (
// Equation(s):
// \i2c_ctrl_inst|Add0~10_combout  = \i2c_ctrl_inst|cnt_clk [6] $ ((((!(!\i2c_ctrl_inst|Add0~2  & \i2c_ctrl_inst|Add0~17 ) # (\i2c_ctrl_inst|Add0~2  & \i2c_ctrl_inst|Add0~17COUT1_56 )))))
// \i2c_ctrl_inst|Add0~12  = CARRY((\i2c_ctrl_inst|cnt_clk [6] & ((!\i2c_ctrl_inst|Add0~17 ))))
// \i2c_ctrl_inst|Add0~12COUT1_58  = CARRY((\i2c_ctrl_inst|cnt_clk [6] & ((!\i2c_ctrl_inst|Add0~17COUT1_56 ))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_clk [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_ctrl_inst|Add0~2 ),
	.cin0(\i2c_ctrl_inst|Add0~17 ),
	.cin1(\i2c_ctrl_inst|Add0~17COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_ctrl_inst|Add0~12 ),
	.cout1(\i2c_ctrl_inst|Add0~12COUT1_58 ));
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~10 .cin0_used = "true";
defparam \i2c_ctrl_inst|Add0~10 .cin1_used = "true";
defparam \i2c_ctrl_inst|Add0~10 .cin_used = "true";
defparam \i2c_ctrl_inst|Add0~10 .lut_mask = "a50a";
defparam \i2c_ctrl_inst|Add0~10 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~10 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~10 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxii_lcell \i2c_ctrl_inst|Add0~15 (
// Equation(s):
// \i2c_ctrl_inst|Add0~15_combout  = (\i2c_ctrl_inst|cnt_clk [5] $ ((\i2c_ctrl_inst|Add0~2 )))
// \i2c_ctrl_inst|Add0~17  = CARRY(((!\i2c_ctrl_inst|Add0~2 ) # (!\i2c_ctrl_inst|cnt_clk [5])))
// \i2c_ctrl_inst|Add0~17COUT1_56  = CARRY(((!\i2c_ctrl_inst|Add0~2 ) # (!\i2c_ctrl_inst|cnt_clk [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|cnt_clk [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_ctrl_inst|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_ctrl_inst|Add0~17 ),
	.cout1(\i2c_ctrl_inst|Add0~17COUT1_56 ));
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~15 .cin_used = "true";
defparam \i2c_ctrl_inst|Add0~15 .lut_mask = "3c3f";
defparam \i2c_ctrl_inst|Add0~15 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~15 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~15 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~15 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxii_lcell \i2c_ctrl_inst|Add0~20 (
// Equation(s):
// \i2c_ctrl_inst|Add0~20_combout  = (\i2c_ctrl_inst|cnt_clk [1] $ ((\i2c_ctrl_inst|Add0~27 )))
// \i2c_ctrl_inst|Add0~22  = CARRY(((!\i2c_ctrl_inst|Add0~27 ) # (!\i2c_ctrl_inst|cnt_clk [1])))
// \i2c_ctrl_inst|Add0~22COUT1_50  = CARRY(((!\i2c_ctrl_inst|Add0~27COUT1_48 ) # (!\i2c_ctrl_inst|cnt_clk [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|cnt_clk [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_ctrl_inst|Add0~27 ),
	.cin1(\i2c_ctrl_inst|Add0~27COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_ctrl_inst|Add0~22 ),
	.cout1(\i2c_ctrl_inst|Add0~22COUT1_50 ));
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~20 .cin0_used = "true";
defparam \i2c_ctrl_inst|Add0~20 .cin1_used = "true";
defparam \i2c_ctrl_inst|Add0~20 .lut_mask = "3c3f";
defparam \i2c_ctrl_inst|Add0~20 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~20 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~20 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~20 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N0
maxii_lcell \i2c_ctrl_inst|Add0~25 (
// Equation(s):
// \i2c_ctrl_inst|Add0~25_combout  = ((!\i2c_ctrl_inst|cnt_clk [0]))
// \i2c_ctrl_inst|Add0~27  = CARRY(((\i2c_ctrl_inst|cnt_clk [0])))
// \i2c_ctrl_inst|Add0~27COUT1_48  = CARRY(((\i2c_ctrl_inst|cnt_clk [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|cnt_clk [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_ctrl_inst|Add0~27 ),
	.cout1(\i2c_ctrl_inst|Add0~27COUT1_48 ));
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~25 .lut_mask = "33cc";
defparam \i2c_ctrl_inst|Add0~25 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~25 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~25 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~25 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N3
maxii_lcell \i2c_ctrl_inst|Add0~30 (
// Equation(s):
// \i2c_ctrl_inst|Add0~30_combout  = (\i2c_ctrl_inst|cnt_clk [3] $ ((\i2c_ctrl_inst|Add0~37 )))
// \i2c_ctrl_inst|Add0~32  = CARRY(((!\i2c_ctrl_inst|Add0~37 ) # (!\i2c_ctrl_inst|cnt_clk [3])))
// \i2c_ctrl_inst|Add0~32COUT1_54  = CARRY(((!\i2c_ctrl_inst|Add0~37COUT1_52 ) # (!\i2c_ctrl_inst|cnt_clk [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|cnt_clk [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_ctrl_inst|Add0~37 ),
	.cin1(\i2c_ctrl_inst|Add0~37COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_ctrl_inst|Add0~32 ),
	.cout1(\i2c_ctrl_inst|Add0~32COUT1_54 ));
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~30 .cin0_used = "true";
defparam \i2c_ctrl_inst|Add0~30 .cin1_used = "true";
defparam \i2c_ctrl_inst|Add0~30 .lut_mask = "3c3f";
defparam \i2c_ctrl_inst|Add0~30 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~30 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~30 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~30 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxii_lcell \i2c_ctrl_inst|Add0~35 (
// Equation(s):
// \i2c_ctrl_inst|Add0~35_combout  = \i2c_ctrl_inst|cnt_clk [2] $ ((((!\i2c_ctrl_inst|Add0~22 ))))
// \i2c_ctrl_inst|Add0~37  = CARRY((\i2c_ctrl_inst|cnt_clk [2] & ((!\i2c_ctrl_inst|Add0~22 ))))
// \i2c_ctrl_inst|Add0~37COUT1_52  = CARRY((\i2c_ctrl_inst|cnt_clk [2] & ((!\i2c_ctrl_inst|Add0~22COUT1_50 ))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_clk [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_ctrl_inst|Add0~22 ),
	.cin1(\i2c_ctrl_inst|Add0~22COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_ctrl_inst|Add0~37 ),
	.cout1(\i2c_ctrl_inst|Add0~37COUT1_52 ));
// synopsys translate_off
defparam \i2c_ctrl_inst|Add0~35 .cin0_used = "true";
defparam \i2c_ctrl_inst|Add0~35 .cin1_used = "true";
defparam \i2c_ctrl_inst|Add0~35 .lut_mask = "a50a";
defparam \i2c_ctrl_inst|Add0~35 .operation_mode = "arithmetic";
defparam \i2c_ctrl_inst|Add0~35 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Add0~35 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Add0~35 .sum_lutc_input = "cin";
defparam \i2c_ctrl_inst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \sda~I (
	.datain(\i2c_ctrl_inst|i2c_sda_reg~combout ),
	.oe(\i2c_ctrl_inst|sda_en~0_combout ),
	.combout(\sda~0 ),
	.padio(sda));
// synopsys translate_off
defparam \sda~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \sys_rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sys_rst_n~combout ),
	.padio(sys_rst_n));
// synopsys translate_off
defparam \sys_rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxii_lcell \i2c_ctrl_inst|cnt_i2c_clk[1] (
// Equation(s):
// \i2c_ctrl_inst|cnt_i2c_clk [1] = DFFEAS(\i2c_ctrl_inst|cnt_i2c_clk [1] $ (((\i2c_ctrl_inst|cnt_i2c_clk [0] & ((\i2c_ctrl_inst|cnt_i2c_clk_en~regout ))))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datab(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk_en~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_i2c_clk[1] .lut_mask = "66cc";
defparam \i2c_ctrl_inst|cnt_i2c_clk[1] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_i2c_clk[1] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_i2c_clk[1] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_i2c_clk[1] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_i2c_clk[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \i2c_ctrl_inst|Equal1~0 (
// Equation(s):
// \i2c_ctrl_inst|Equal1~0_combout  = (\i2c_ctrl_inst|cnt_i2c_clk [1] & (((\i2c_ctrl_inst|cnt_i2c_clk [0]))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Equal1~0 .lut_mask = "a0a0";
defparam \i2c_ctrl_inst|Equal1~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Equal1~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Equal1~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \i2c_ctrl_inst|Equal5~0 (
// Equation(s):
// \i2c_ctrl_inst|Equal5~0_combout  = (((\i2c_ctrl_inst|cnt_bit [1] & \i2c_ctrl_inst|cnt_bit [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|cnt_bit [1]),
	.datad(\i2c_ctrl_inst|cnt_bit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Equal5~0 .lut_mask = "f000";
defparam \i2c_ctrl_inst|Equal5~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Equal5~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Equal5~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Equal5~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxii_lcell \i2c_ctrl_inst|state.N_ACK~5 (
// Equation(s):
// \i2c_ctrl_inst|state.N_ACK~5_combout  = (\i2c_ctrl_inst|cnt_i2c_clk [1] & (\i2c_ctrl_inst|Equal5~0_combout  & (\i2c_ctrl_inst|cnt_bit [2] & \i2c_ctrl_inst|cnt_i2c_clk [0])))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datab(\i2c_ctrl_inst|Equal5~0_combout ),
	.datac(\i2c_ctrl_inst|cnt_bit [2]),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.N_ACK~5 .lut_mask = "8000";
defparam \i2c_ctrl_inst|state.N_ACK~5 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.N_ACK~5 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|state.N_ACK~5 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.N_ACK~5 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.N_ACK~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \i2c_ctrl_inst|state.N_ACK (
// Equation(s):
// \i2c_ctrl_inst|state.N_ACK~regout  = DFFEAS((\i2c_ctrl_inst|Equal1~0_combout  & (((\i2c_ctrl_inst|state.RD_DATA~regout  & \i2c_ctrl_inst|state.N_ACK~5_combout )))) # (!\i2c_ctrl_inst|Equal1~0_combout  & ((\i2c_ctrl_inst|state.N_ACK~regout ) # 
// ((\i2c_ctrl_inst|state.RD_DATA~regout  & \i2c_ctrl_inst|state.N_ACK~5_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|Equal1~0_combout ),
	.datab(\i2c_ctrl_inst|state.N_ACK~regout ),
	.datac(\i2c_ctrl_inst|state.RD_DATA~regout ),
	.datad(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.N_ACK~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.N_ACK .lut_mask = "f444";
defparam \i2c_ctrl_inst|state.N_ACK .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.N_ACK .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.N_ACK .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.N_ACK .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.N_ACK .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \i2c_ctrl_inst|state.SEND_D_ADDR (
// Equation(s):
// \i2c_ctrl_inst|state.SEND_D_ADDR~regout  = DFFEAS((\i2c_ctrl_inst|state.SEND_D_ADDR~regout  & (((\i2c_ctrl_inst|state.START_1~regout  & \i2c_ctrl_inst|Equal1~0_combout )) # (!\i2c_ctrl_inst|state.N_ACK~5_combout ))) # 
// (!\i2c_ctrl_inst|state.SEND_D_ADDR~regout  & (\i2c_ctrl_inst|state.START_1~regout  & ((\i2c_ctrl_inst|Equal1~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.SEND_D_ADDR~regout ),
	.datab(\i2c_ctrl_inst|state.START_1~regout ),
	.datac(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datad(\i2c_ctrl_inst|Equal1~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.SEND_D_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.SEND_D_ADDR .lut_mask = "ce0a";
defparam \i2c_ctrl_inst|state.SEND_D_ADDR .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.SEND_D_ADDR .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.SEND_D_ADDR .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.SEND_D_ADDR .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.SEND_D_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxii_lcell \i2c_ctrl_inst|state.ACK_1 (
// Equation(s):
// \i2c_ctrl_inst|state.ACK_1~regout  = DFFEAS((\i2c_ctrl_inst|always5~0_combout  & ((\i2c_ctrl_inst|state.ACK_1~regout ) # ((\i2c_ctrl_inst|state.SEND_D_ADDR~regout  & \i2c_ctrl_inst|state.N_ACK~5_combout )))) # (!\i2c_ctrl_inst|always5~0_combout  & 
// (\i2c_ctrl_inst|state.SEND_D_ADDR~regout  & ((\i2c_ctrl_inst|state.N_ACK~5_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|always5~0_combout ),
	.datab(\i2c_ctrl_inst|state.SEND_D_ADDR~regout ),
	.datac(\i2c_ctrl_inst|state.ACK_1~regout ),
	.datad(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.ACK_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.ACK_1 .lut_mask = "eca0";
defparam \i2c_ctrl_inst|state.ACK_1 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.ACK_1 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.ACK_1 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.ACK_1 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.ACK_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxii_lcell \i2c_ctrl_inst|state.SEND_B_ADDR_H (
// Equation(s):
// \i2c_ctrl_inst|state.SEND_B_ADDR_H~regout  = DFFEAS((\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout  & (((\i2c_ctrl_inst|state.ACK_1~regout  & !\i2c_ctrl_inst|always5~0_combout )) # (!\i2c_ctrl_inst|state.N_ACK~5_combout ))) # 
// (!\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout  & (((\i2c_ctrl_inst|state.ACK_1~regout  & !\i2c_ctrl_inst|always5~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ),
	.datab(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datac(\i2c_ctrl_inst|state.ACK_1~regout ),
	.datad(\i2c_ctrl_inst|always5~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_H .lut_mask = "22f2";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_H .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_H .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_H .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_H .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_H .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxii_lcell \i2c_ctrl_inst|state.ACK_2 (
// Equation(s):
// \i2c_ctrl_inst|state.ACK_2~regout  = DFFEAS((\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout  & ((\i2c_ctrl_inst|state.N_ACK~5_combout ) # ((\i2c_ctrl_inst|always5~0_combout  & \i2c_ctrl_inst|state.ACK_2~regout )))) # (!\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout 
//  & (\i2c_ctrl_inst|always5~0_combout  & (\i2c_ctrl_inst|state.ACK_2~regout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ),
	.datab(\i2c_ctrl_inst|always5~0_combout ),
	.datac(\i2c_ctrl_inst|state.ACK_2~regout ),
	.datad(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.ACK_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.ACK_2 .lut_mask = "eac0";
defparam \i2c_ctrl_inst|state.ACK_2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.ACK_2 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.ACK_2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.ACK_2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.ACK_2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxii_lcell \i2c_ctrl_inst|state.SEND_B_ADDR_L (
// Equation(s):
// \i2c_ctrl_inst|state.SEND_B_ADDR_L~regout  = DFFEAS((\i2c_ctrl_inst|state.N_ACK~5_combout  & (\i2c_ctrl_inst|state.ACK_2~regout  & ((!\i2c_ctrl_inst|always5~0_combout )))) # (!\i2c_ctrl_inst|state.N_ACK~5_combout  & 
// ((\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ) # ((\i2c_ctrl_inst|state.ACK_2~regout  & !\i2c_ctrl_inst|always5~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datab(\i2c_ctrl_inst|state.ACK_2~regout ),
	.datac(\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ),
	.datad(\i2c_ctrl_inst|always5~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_L .lut_mask = "50dc";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_L .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_L .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_L .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_L .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.SEND_B_ADDR_L .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \i2c_ctrl_inst|Selector10~0 (
// Equation(s):
// \i2c_ctrl_inst|Selector10~0_combout  = (\i2c_ctrl_inst|cnt_bit [2] & (\i2c_ctrl_inst|Equal5~0_combout  & (\i2c_ctrl_inst|Equal1~0_combout  & \i2c_ctrl_inst|state.SEND_B_ADDR_L~regout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [2]),
	.datab(\i2c_ctrl_inst|Equal5~0_combout ),
	.datac(\i2c_ctrl_inst|Equal1~0_combout ),
	.datad(\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector10~0 .lut_mask = "8000";
defparam \i2c_ctrl_inst|Selector10~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector10~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector10~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector10~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num~16 (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num~16_combout  = (((\i2c_ctrl_inst|i2c_end~regout ) # (!\i2c_rw_data_inst|rd_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|rd_en~regout ),
	.datad(\i2c_ctrl_inst|i2c_end~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num~16 .lut_mask = "ff0f";
defparam \i2c_rw_data_inst|rd_i2c_data_num~16 .operation_mode = "normal";
defparam \i2c_rw_data_inst|rd_i2c_data_num~16 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num~16 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num~16 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|rd_i2c_data_num~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[0] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [0] = DFFEAS(((!\i2c_rw_data_inst|rd_i2c_data_num [0])), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , , , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[0]~1  = CARRY(((\i2c_rw_data_inst|rd_i2c_data_num [0])))
// \i2c_rw_data_inst|rd_i2c_data_num[0]~1COUT1_25  = CARRY(((\i2c_rw_data_inst|rd_i2c_data_num [0])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [0]),
	.cout(),
	.cout0(\i2c_rw_data_inst|rd_i2c_data_num[0]~1 ),
	.cout1(\i2c_rw_data_inst|rd_i2c_data_num[0]~1COUT1_25 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[0] .lut_mask = "33cc";
defparam \i2c_rw_data_inst|rd_i2c_data_num[0] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|rd_i2c_data_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[1] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [1] = DFFEAS((\i2c_rw_data_inst|rd_i2c_data_num [1] $ ((\i2c_rw_data_inst|rd_i2c_data_num[0]~1 ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , , 
// , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[1]~3  = CARRY(((!\i2c_rw_data_inst|rd_i2c_data_num[0]~1 ) # (!\i2c_rw_data_inst|rd_i2c_data_num [1])))
// \i2c_rw_data_inst|rd_i2c_data_num[1]~3COUT1_27  = CARRY(((!\i2c_rw_data_inst|rd_i2c_data_num[0]~1COUT1_25 ) # (!\i2c_rw_data_inst|rd_i2c_data_num [1])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|rd_i2c_data_num[0]~1 ),
	.cin1(\i2c_rw_data_inst|rd_i2c_data_num[0]~1COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [1]),
	.cout(),
	.cout0(\i2c_rw_data_inst|rd_i2c_data_num[1]~3 ),
	.cout1(\i2c_rw_data_inst|rd_i2c_data_num[1]~3COUT1_27 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .cin0_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .cin1_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \i2c_rw_data_inst|always8~0 (
// Equation(s):
// \i2c_rw_data_inst|always8~0_combout  = (\i2c_rw_data_inst|rd_en~regout  & (!\i2c_rw_data_inst|rd_i2c_data_num [1] & (\i2c_ctrl_inst|i2c_end~regout  & \i2c_rw_data_inst|rd_i2c_data_num [0])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|rd_en~regout ),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [1]),
	.datac(\i2c_ctrl_inst|i2c_end~regout ),
	.datad(\i2c_rw_data_inst|rd_i2c_data_num [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|always8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|always8~0 .lut_mask = "2000";
defparam \i2c_rw_data_inst|always8~0 .operation_mode = "normal";
defparam \i2c_rw_data_inst|always8~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|always8~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|always8~0 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|always8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[2] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [2] = DFFEAS((\i2c_rw_data_inst|rd_i2c_data_num [2] $ ((!\i2c_rw_data_inst|rd_i2c_data_num[1]~3 ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , , 
// , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[2]~7  = CARRY(((\i2c_rw_data_inst|rd_i2c_data_num [2] & !\i2c_rw_data_inst|rd_i2c_data_num[1]~3 )))
// \i2c_rw_data_inst|rd_i2c_data_num[2]~7COUT1_29  = CARRY(((\i2c_rw_data_inst|rd_i2c_data_num [2] & !\i2c_rw_data_inst|rd_i2c_data_num[1]~3COUT1_27 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|rd_i2c_data_num[1]~3 ),
	.cin1(\i2c_rw_data_inst|rd_i2c_data_num[1]~3COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [2]),
	.cout(),
	.cout0(\i2c_rw_data_inst|rd_i2c_data_num[2]~7 ),
	.cout1(\i2c_rw_data_inst|rd_i2c_data_num[2]~7COUT1_29 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .cin0_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .cin1_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[3] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [3] = DFFEAS(\i2c_rw_data_inst|rd_i2c_data_num [3] $ ((((\i2c_rw_data_inst|rd_i2c_data_num[2]~7 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , 
// , , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[3]~5  = CARRY(((!\i2c_rw_data_inst|rd_i2c_data_num[2]~7 )) # (!\i2c_rw_data_inst|rd_i2c_data_num [3]))
// \i2c_rw_data_inst|rd_i2c_data_num[3]~5COUT1_31  = CARRY(((!\i2c_rw_data_inst|rd_i2c_data_num[2]~7COUT1_29 )) # (!\i2c_rw_data_inst|rd_i2c_data_num [3]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|rd_i2c_data_num [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|rd_i2c_data_num[2]~7 ),
	.cin1(\i2c_rw_data_inst|rd_i2c_data_num[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [3]),
	.cout(),
	.cout0(\i2c_rw_data_inst|rd_i2c_data_num[3]~5 ),
	.cout1(\i2c_rw_data_inst|rd_i2c_data_num[3]~5COUT1_31 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .cin0_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .cin1_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[4] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [4] = DFFEAS(\i2c_rw_data_inst|rd_i2c_data_num [4] $ ((((!\i2c_rw_data_inst|rd_i2c_data_num[3]~5 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , 
// , , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[4]~9  = CARRY((\i2c_rw_data_inst|rd_i2c_data_num [4] & ((!\i2c_rw_data_inst|rd_i2c_data_num[3]~5COUT1_31 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|rd_i2c_data_num [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|rd_i2c_data_num[3]~5 ),
	.cin1(\i2c_rw_data_inst|rd_i2c_data_num[3]~5COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [4]),
	.cout(\i2c_rw_data_inst|rd_i2c_data_num[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .cin0_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .cin1_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[5] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [5] = DFFEAS(\i2c_rw_data_inst|rd_i2c_data_num [5] $ ((((\i2c_rw_data_inst|rd_i2c_data_num[4]~9 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , 
// , , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[5]~11  = CARRY(((!\i2c_rw_data_inst|rd_i2c_data_num[4]~9 )) # (!\i2c_rw_data_inst|rd_i2c_data_num [5]))
// \i2c_rw_data_inst|rd_i2c_data_num[5]~11COUT1_33  = CARRY(((!\i2c_rw_data_inst|rd_i2c_data_num[4]~9 )) # (!\i2c_rw_data_inst|rd_i2c_data_num [5]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|rd_i2c_data_num [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(\i2c_rw_data_inst|rd_i2c_data_num[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [5]),
	.cout(),
	.cout0(\i2c_rw_data_inst|rd_i2c_data_num[5]~11 ),
	.cout1(\i2c_rw_data_inst|rd_i2c_data_num[5]~11COUT1_33 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .cin_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[6] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [6] = DFFEAS(\i2c_rw_data_inst|rd_i2c_data_num [6] $ ((((!(!\i2c_rw_data_inst|rd_i2c_data_num[4]~9  & \i2c_rw_data_inst|rd_i2c_data_num[5]~11 ) # (\i2c_rw_data_inst|rd_i2c_data_num[4]~9  & 
// \i2c_rw_data_inst|rd_i2c_data_num[5]~11COUT1_33 ))))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , , , !\i2c_rw_data_inst|rd_en~regout , )
// \i2c_rw_data_inst|rd_i2c_data_num[6]~13  = CARRY((\i2c_rw_data_inst|rd_i2c_data_num [6] & ((!\i2c_rw_data_inst|rd_i2c_data_num[5]~11 ))))
// \i2c_rw_data_inst|rd_i2c_data_num[6]~13COUT1_35  = CARRY((\i2c_rw_data_inst|rd_i2c_data_num [6] & ((!\i2c_rw_data_inst|rd_i2c_data_num[5]~11COUT1_33 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|rd_i2c_data_num [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(\i2c_rw_data_inst|rd_i2c_data_num[4]~9 ),
	.cin0(\i2c_rw_data_inst|rd_i2c_data_num[5]~11 ),
	.cin1(\i2c_rw_data_inst|rd_i2c_data_num[5]~11COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [6]),
	.cout(),
	.cout0(\i2c_rw_data_inst|rd_i2c_data_num[6]~13 ),
	.cout1(\i2c_rw_data_inst|rd_i2c_data_num[6]~13COUT1_35 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .cin0_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .cin1_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .cin_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \i2c_rw_data_inst|rd_i2c_data_num[7] (
// Equation(s):
// \i2c_rw_data_inst|rd_i2c_data_num [7] = DFFEAS((\i2c_rw_data_inst|rd_i2c_data_num [7] $ (((!\i2c_rw_data_inst|rd_i2c_data_num[4]~9  & \i2c_rw_data_inst|rd_i2c_data_num[6]~13 ) # (\i2c_rw_data_inst|rd_i2c_data_num[4]~9  & 
// \i2c_rw_data_inst|rd_i2c_data_num[6]~13COUT1_35 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|rd_i2c_data_num~16_combout , , , !\i2c_rw_data_inst|rd_en~regout , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|rd_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|rd_i2c_data_num~16_combout ),
	.cin(\i2c_rw_data_inst|rd_i2c_data_num[4]~9 ),
	.cin0(\i2c_rw_data_inst|rd_i2c_data_num[6]~13 ),
	.cin1(\i2c_rw_data_inst|rd_i2c_data_num[6]~13COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_i2c_data_num [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .cin0_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .cin1_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .cin_used = "true";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .lut_mask = "3c3c";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .operation_mode = "normal";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|rd_i2c_data_num[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \i2c_rw_data_inst|always8~1 (
// Equation(s):
// \i2c_rw_data_inst|always8~1_combout  = (!\i2c_rw_data_inst|rd_i2c_data_num [5] & (!\i2c_rw_data_inst|rd_i2c_data_num [2] & (!\i2c_rw_data_inst|rd_i2c_data_num [4] & \i2c_rw_data_inst|rd_i2c_data_num [3])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|rd_i2c_data_num [5]),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [2]),
	.datac(\i2c_rw_data_inst|rd_i2c_data_num [4]),
	.datad(\i2c_rw_data_inst|rd_i2c_data_num [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|always8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|always8~1 .lut_mask = "0100";
defparam \i2c_rw_data_inst|always8~1 .operation_mode = "normal";
defparam \i2c_rw_data_inst|always8~1 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|always8~1 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|always8~1 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|always8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \i2c_rw_data_inst|always8~2 (
// Equation(s):
// \i2c_rw_data_inst|always8~2_combout  = ((!\i2c_rw_data_inst|rd_i2c_data_num [7] & (!\i2c_rw_data_inst|rd_i2c_data_num [6] & \i2c_rw_data_inst|always8~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|rd_i2c_data_num [7]),
	.datac(\i2c_rw_data_inst|rd_i2c_data_num [6]),
	.datad(\i2c_rw_data_inst|always8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|always8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|always8~2 .lut_mask = "0300";
defparam \i2c_rw_data_inst|always8~2 .operation_mode = "normal";
defparam \i2c_rw_data_inst|always8~2 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|always8~2 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|always8~2 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|always8~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \key_rd~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_rd~combout ),
	.padio(key_rd));
// synopsys translate_off
defparam \key_rd~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \key_rd_inst|cnt_20ms[0] (
// Equation(s):
// \key_rd_inst|cnt_20ms [0] = DFFEAS(((!\key_rd_inst|cnt_20ms [0])), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[0]~39  = CARRY(((\key_rd_inst|cnt_20ms [0])))
// \key_rd_inst|cnt_20ms[0]~39COUT1_58  = CARRY(((\key_rd_inst|cnt_20ms [0])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [0]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[0]~39 ),
	.cout1(\key_rd_inst|cnt_20ms[0]~39COUT1_58 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[0] .lut_mask = "33cc";
defparam \key_rd_inst|cnt_20ms[0] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[0] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[0] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[0] .sum_lutc_input = "datac";
defparam \key_rd_inst|cnt_20ms[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \key_rd_inst|cnt_20ms[1] (
// Equation(s):
// \key_rd_inst|cnt_20ms [1] = DFFEAS((\key_rd_inst|cnt_20ms [1] $ ((\key_rd_inst|cnt_20ms[0]~39 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[1]~7  = CARRY(((!\key_rd_inst|cnt_20ms[0]~39 ) # (!\key_rd_inst|cnt_20ms [1])))
// \key_rd_inst|cnt_20ms[1]~7COUT1_60  = CARRY(((!\key_rd_inst|cnt_20ms[0]~39COUT1_58 ) # (!\key_rd_inst|cnt_20ms [1])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_rd_inst|cnt_20ms[0]~39 ),
	.cin1(\key_rd_inst|cnt_20ms[0]~39COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [1]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[1]~7 ),
	.cout1(\key_rd_inst|cnt_20ms[1]~7COUT1_60 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[1] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[1] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[1] .lut_mask = "3c3f";
defparam \key_rd_inst|cnt_20ms[1] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[1] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[1] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[1] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \key_rd_inst|cnt_20ms[2] (
// Equation(s):
// \key_rd_inst|cnt_20ms [2] = DFFEAS((\key_rd_inst|cnt_20ms [2] $ ((!\key_rd_inst|cnt_20ms[1]~7 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[2]~9  = CARRY(((\key_rd_inst|cnt_20ms [2] & !\key_rd_inst|cnt_20ms[1]~7 )))
// \key_rd_inst|cnt_20ms[2]~9COUT1_62  = CARRY(((\key_rd_inst|cnt_20ms [2] & !\key_rd_inst|cnt_20ms[1]~7COUT1_60 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_rd_inst|cnt_20ms[1]~7 ),
	.cin1(\key_rd_inst|cnt_20ms[1]~7COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [2]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[2]~9 ),
	.cout1(\key_rd_inst|cnt_20ms[2]~9COUT1_62 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[2] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[2] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[2] .lut_mask = "c30c";
defparam \key_rd_inst|cnt_20ms[2] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[2] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[2] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[2] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \key_rd_inst|cnt_20ms[3] (
// Equation(s):
// \key_rd_inst|cnt_20ms [3] = DFFEAS(\key_rd_inst|cnt_20ms [3] $ ((((\key_rd_inst|cnt_20ms[2]~9 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[3]~11  = CARRY(((!\key_rd_inst|cnt_20ms[2]~9 )) # (!\key_rd_inst|cnt_20ms [3]))
// \key_rd_inst|cnt_20ms[3]~11COUT1_64  = CARRY(((!\key_rd_inst|cnt_20ms[2]~9COUT1_62 )) # (!\key_rd_inst|cnt_20ms [3]))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_rd_inst|cnt_20ms[2]~9 ),
	.cin1(\key_rd_inst|cnt_20ms[2]~9COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [3]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[3]~11 ),
	.cout1(\key_rd_inst|cnt_20ms[3]~11COUT1_64 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[3] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[3] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[3] .lut_mask = "5a5f";
defparam \key_rd_inst|cnt_20ms[3] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[3] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[3] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[3] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \key_rd_inst|cnt_20ms[4] (
// Equation(s):
// \key_rd_inst|cnt_20ms [4] = DFFEAS(\key_rd_inst|cnt_20ms [4] $ ((((!\key_rd_inst|cnt_20ms[3]~11 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[4]~13  = CARRY((\key_rd_inst|cnt_20ms [4] & ((!\key_rd_inst|cnt_20ms[3]~11COUT1_64 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_rd_inst|cnt_20ms[3]~11 ),
	.cin1(\key_rd_inst|cnt_20ms[3]~11COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [4]),
	.cout(\key_rd_inst|cnt_20ms[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[4] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[4] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[4] .lut_mask = "a50a";
defparam \key_rd_inst|cnt_20ms[4] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[4] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[4] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[4] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \key_rd_inst|cnt_20ms[5] (
// Equation(s):
// \key_rd_inst|cnt_20ms [5] = DFFEAS(\key_rd_inst|cnt_20ms [5] $ ((((\key_rd_inst|cnt_20ms[4]~13 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[5]~15  = CARRY(((!\key_rd_inst|cnt_20ms[4]~13 )) # (!\key_rd_inst|cnt_20ms [5]))
// \key_rd_inst|cnt_20ms[5]~15COUT1_66  = CARRY(((!\key_rd_inst|cnt_20ms[4]~13 )) # (!\key_rd_inst|cnt_20ms [5]))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [5]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[5]~15 ),
	.cout1(\key_rd_inst|cnt_20ms[5]~15COUT1_66 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[5] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[5] .lut_mask = "5a5f";
defparam \key_rd_inst|cnt_20ms[5] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[5] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[5] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[5] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \key_rd_inst|cnt_20ms[6] (
// Equation(s):
// \key_rd_inst|cnt_20ms [6] = DFFEAS(\key_rd_inst|cnt_20ms [6] $ ((((!(!\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[5]~15 ) # (\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[5]~15COUT1_66 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[6]~17  = CARRY((\key_rd_inst|cnt_20ms [6] & ((!\key_rd_inst|cnt_20ms[5]~15 ))))
// \key_rd_inst|cnt_20ms[6]~17COUT1_68  = CARRY((\key_rd_inst|cnt_20ms [6] & ((!\key_rd_inst|cnt_20ms[5]~15COUT1_66 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[4]~13 ),
	.cin0(\key_rd_inst|cnt_20ms[5]~15 ),
	.cin1(\key_rd_inst|cnt_20ms[5]~15COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [6]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[6]~17 ),
	.cout1(\key_rd_inst|cnt_20ms[6]~17COUT1_68 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[6] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[6] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[6] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[6] .lut_mask = "a50a";
defparam \key_rd_inst|cnt_20ms[6] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[6] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[6] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[6] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \key_rd_inst|cnt_20ms[7] (
// Equation(s):
// \key_rd_inst|cnt_20ms [7] = DFFEAS((\key_rd_inst|cnt_20ms [7] $ (((!\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[6]~17 ) # (\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[6]~17COUT1_68 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[7]~19  = CARRY(((!\key_rd_inst|cnt_20ms[6]~17 ) # (!\key_rd_inst|cnt_20ms [7])))
// \key_rd_inst|cnt_20ms[7]~19COUT1_70  = CARRY(((!\key_rd_inst|cnt_20ms[6]~17COUT1_68 ) # (!\key_rd_inst|cnt_20ms [7])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[4]~13 ),
	.cin0(\key_rd_inst|cnt_20ms[6]~17 ),
	.cin1(\key_rd_inst|cnt_20ms[6]~17COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [7]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[7]~19 ),
	.cout1(\key_rd_inst|cnt_20ms[7]~19COUT1_70 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[7] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[7] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[7] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[7] .lut_mask = "3c3f";
defparam \key_rd_inst|cnt_20ms[7] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[7] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[7] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[7] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \key_rd_inst|cnt_20ms[8] (
// Equation(s):
// \key_rd_inst|cnt_20ms [8] = DFFEAS(\key_rd_inst|cnt_20ms [8] $ ((((!(!\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[7]~19 ) # (\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[7]~19COUT1_70 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[8]~21  = CARRY((\key_rd_inst|cnt_20ms [8] & ((!\key_rd_inst|cnt_20ms[7]~19 ))))
// \key_rd_inst|cnt_20ms[8]~21COUT1_72  = CARRY((\key_rd_inst|cnt_20ms [8] & ((!\key_rd_inst|cnt_20ms[7]~19COUT1_70 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[4]~13 ),
	.cin0(\key_rd_inst|cnt_20ms[7]~19 ),
	.cin1(\key_rd_inst|cnt_20ms[7]~19COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [8]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[8]~21 ),
	.cout1(\key_rd_inst|cnt_20ms[8]~21COUT1_72 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[8] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[8] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[8] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[8] .lut_mask = "a50a";
defparam \key_rd_inst|cnt_20ms[8] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[8] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[8] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[8] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \key_rd_inst|cnt_20ms[9] (
// Equation(s):
// \key_rd_inst|cnt_20ms [9] = DFFEAS((\key_rd_inst|cnt_20ms [9] $ (((!\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[8]~21 ) # (\key_rd_inst|cnt_20ms[4]~13  & \key_rd_inst|cnt_20ms[8]~21COUT1_72 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[9]~23  = CARRY(((!\key_rd_inst|cnt_20ms[8]~21COUT1_72 ) # (!\key_rd_inst|cnt_20ms [9])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[4]~13 ),
	.cin0(\key_rd_inst|cnt_20ms[8]~21 ),
	.cin1(\key_rd_inst|cnt_20ms[8]~21COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [9]),
	.cout(\key_rd_inst|cnt_20ms[9]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[9] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[9] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[9] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[9] .lut_mask = "3c3f";
defparam \key_rd_inst|cnt_20ms[9] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[9] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[9] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[9] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \key_rd_inst|cnt_20ms[10] (
// Equation(s):
// \key_rd_inst|cnt_20ms [10] = DFFEAS((\key_rd_inst|cnt_20ms [10] $ ((!\key_rd_inst|cnt_20ms[9]~23 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[10]~25  = CARRY(((\key_rd_inst|cnt_20ms [10] & !\key_rd_inst|cnt_20ms[9]~23 )))
// \key_rd_inst|cnt_20ms[10]~25COUT1_74  = CARRY(((\key_rd_inst|cnt_20ms [10] & !\key_rd_inst|cnt_20ms[9]~23 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[9]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [10]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[10]~25 ),
	.cout1(\key_rd_inst|cnt_20ms[10]~25COUT1_74 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[10] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[10] .lut_mask = "c30c";
defparam \key_rd_inst|cnt_20ms[10] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[10] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[10] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[10] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \key_rd_inst|cnt_20ms[11] (
// Equation(s):
// \key_rd_inst|cnt_20ms [11] = DFFEAS((\key_rd_inst|cnt_20ms [11] $ (((!\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[10]~25 ) # (\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[10]~25COUT1_74 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[11]~27  = CARRY(((!\key_rd_inst|cnt_20ms[10]~25 ) # (!\key_rd_inst|cnt_20ms [11])))
// \key_rd_inst|cnt_20ms[11]~27COUT1_76  = CARRY(((!\key_rd_inst|cnt_20ms[10]~25COUT1_74 ) # (!\key_rd_inst|cnt_20ms [11])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[9]~23 ),
	.cin0(\key_rd_inst|cnt_20ms[10]~25 ),
	.cin1(\key_rd_inst|cnt_20ms[10]~25COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [11]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[11]~27 ),
	.cout1(\key_rd_inst|cnt_20ms[11]~27COUT1_76 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[11] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[11] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[11] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[11] .lut_mask = "3c3f";
defparam \key_rd_inst|cnt_20ms[11] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[11] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[11] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[11] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \key_rd_inst|cnt_20ms[12] (
// Equation(s):
// \key_rd_inst|cnt_20ms [12] = DFFEAS((\key_rd_inst|cnt_20ms [12] $ ((!(!\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[11]~27 ) # (\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[11]~27COUT1_76 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[12]~29  = CARRY(((\key_rd_inst|cnt_20ms [12] & !\key_rd_inst|cnt_20ms[11]~27 )))
// \key_rd_inst|cnt_20ms[12]~29COUT1_78  = CARRY(((\key_rd_inst|cnt_20ms [12] & !\key_rd_inst|cnt_20ms[11]~27COUT1_76 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[9]~23 ),
	.cin0(\key_rd_inst|cnt_20ms[11]~27 ),
	.cin1(\key_rd_inst|cnt_20ms[11]~27COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [12]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[12]~29 ),
	.cout1(\key_rd_inst|cnt_20ms[12]~29COUT1_78 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[12] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[12] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[12] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[12] .lut_mask = "c30c";
defparam \key_rd_inst|cnt_20ms[12] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[12] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[12] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[12] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \key_rd_inst|cnt_20ms[13] (
// Equation(s):
// \key_rd_inst|cnt_20ms [13] = DFFEAS(\key_rd_inst|cnt_20ms [13] $ (((((!\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[12]~29 ) # (\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[12]~29COUT1_78 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[13]~35  = CARRY(((!\key_rd_inst|cnt_20ms[12]~29 )) # (!\key_rd_inst|cnt_20ms [13]))
// \key_rd_inst|cnt_20ms[13]~35COUT1_80  = CARRY(((!\key_rd_inst|cnt_20ms[12]~29COUT1_78 )) # (!\key_rd_inst|cnt_20ms [13]))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[9]~23 ),
	.cin0(\key_rd_inst|cnt_20ms[12]~29 ),
	.cin1(\key_rd_inst|cnt_20ms[12]~29COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [13]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[13]~35 ),
	.cout1(\key_rd_inst|cnt_20ms[13]~35COUT1_80 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[13] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[13] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[13] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[13] .lut_mask = "5a5f";
defparam \key_rd_inst|cnt_20ms[13] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[13] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[13] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[13] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \key_rd_inst|cnt_20ms[14] (
// Equation(s):
// \key_rd_inst|cnt_20ms [14] = DFFEAS(\key_rd_inst|cnt_20ms [14] $ ((((!(!\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[13]~35 ) # (\key_rd_inst|cnt_20ms[9]~23  & \key_rd_inst|cnt_20ms[13]~35COUT1_80 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[14]~31  = CARRY((\key_rd_inst|cnt_20ms [14] & ((!\key_rd_inst|cnt_20ms[13]~35COUT1_80 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[9]~23 ),
	.cin0(\key_rd_inst|cnt_20ms[13]~35 ),
	.cin1(\key_rd_inst|cnt_20ms[13]~35COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [14]),
	.cout(\key_rd_inst|cnt_20ms[14]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[14] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[14] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[14] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[14] .lut_mask = "a50a";
defparam \key_rd_inst|cnt_20ms[14] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[14] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[14] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[14] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \key_rd_inst|cnt_20ms[15] (
// Equation(s):
// \key_rd_inst|cnt_20ms [15] = DFFEAS(\key_rd_inst|cnt_20ms [15] $ ((((\key_rd_inst|cnt_20ms[14]~31 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[15]~37  = CARRY(((!\key_rd_inst|cnt_20ms[14]~31 )) # (!\key_rd_inst|cnt_20ms [15]))
// \key_rd_inst|cnt_20ms[15]~37COUT1_82  = CARRY(((!\key_rd_inst|cnt_20ms[14]~31 )) # (!\key_rd_inst|cnt_20ms [15]))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[14]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [15]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[15]~37 ),
	.cout1(\key_rd_inst|cnt_20ms[15]~37COUT1_82 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[15] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[15] .lut_mask = "5a5f";
defparam \key_rd_inst|cnt_20ms[15] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[15] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[15] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[15] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \key_rd_inst|cnt_20ms[16] (
// Equation(s):
// \key_rd_inst|cnt_20ms [16] = DFFEAS(\key_rd_inst|cnt_20ms [16] $ ((((!(!\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[15]~37 ) # (\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[15]~37COUT1_82 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[16]~33  = CARRY((\key_rd_inst|cnt_20ms [16] & ((!\key_rd_inst|cnt_20ms[15]~37 ))))
// \key_rd_inst|cnt_20ms[16]~33COUT1_84  = CARRY((\key_rd_inst|cnt_20ms [16] & ((!\key_rd_inst|cnt_20ms[15]~37COUT1_82 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[14]~31 ),
	.cin0(\key_rd_inst|cnt_20ms[15]~37 ),
	.cin1(\key_rd_inst|cnt_20ms[15]~37COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [16]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[16]~33 ),
	.cout1(\key_rd_inst|cnt_20ms[16]~33COUT1_84 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[16] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[16] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[16] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[16] .lut_mask = "a50a";
defparam \key_rd_inst|cnt_20ms[16] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[16] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[16] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[16] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \key_rd_inst|cnt_20ms[17] (
// Equation(s):
// \key_rd_inst|cnt_20ms [17] = DFFEAS((\key_rd_inst|cnt_20ms [17] $ (((!\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[16]~33 ) # (\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[16]~33COUT1_84 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[17]~1  = CARRY(((!\key_rd_inst|cnt_20ms[16]~33 ) # (!\key_rd_inst|cnt_20ms [17])))
// \key_rd_inst|cnt_20ms[17]~1COUT1_86  = CARRY(((!\key_rd_inst|cnt_20ms[16]~33COUT1_84 ) # (!\key_rd_inst|cnt_20ms [17])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_rd_inst|cnt_20ms [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[14]~31 ),
	.cin0(\key_rd_inst|cnt_20ms[16]~33 ),
	.cin1(\key_rd_inst|cnt_20ms[16]~33COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [17]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[17]~1 ),
	.cout1(\key_rd_inst|cnt_20ms[17]~1COUT1_86 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[17] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[17] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[17] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[17] .lut_mask = "3c3f";
defparam \key_rd_inst|cnt_20ms[17] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[17] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[17] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[17] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \key_rd_inst|cnt_20ms[18] (
// Equation(s):
// \key_rd_inst|cnt_20ms [18] = DFFEAS(\key_rd_inst|cnt_20ms [18] $ ((((!(!\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[17]~1 ) # (\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[17]~1COUT1_86 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )
// \key_rd_inst|cnt_20ms[18]~3  = CARRY((\key_rd_inst|cnt_20ms [18] & ((!\key_rd_inst|cnt_20ms[17]~1 ))))
// \key_rd_inst|cnt_20ms[18]~3COUT1_88  = CARRY((\key_rd_inst|cnt_20ms [18] & ((!\key_rd_inst|cnt_20ms[17]~1COUT1_86 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[14]~31 ),
	.cin0(\key_rd_inst|cnt_20ms[17]~1 ),
	.cin1(\key_rd_inst|cnt_20ms[17]~1COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [18]),
	.cout(),
	.cout0(\key_rd_inst|cnt_20ms[18]~3 ),
	.cout1(\key_rd_inst|cnt_20ms[18]~3COUT1_88 ));
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[18] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[18] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[18] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[18] .lut_mask = "a50a";
defparam \key_rd_inst|cnt_20ms[18] .operation_mode = "arithmetic";
defparam \key_rd_inst|cnt_20ms[18] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[18] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[18] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \key_rd_inst|cnt_20ms[19] (
// Equation(s):
// \key_rd_inst|cnt_20ms [19] = DFFEAS((((!\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[18]~3 ) # (\key_rd_inst|cnt_20ms[14]~31  & \key_rd_inst|cnt_20ms[18]~3COUT1_88 ) $ (\key_rd_inst|cnt_20ms [19]))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_rd_inst|always0~0_combout , , , \key_rd~combout , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\key_rd_inst|cnt_20ms [19]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_rd~combout ),
	.sload(gnd),
	.ena(\key_rd_inst|always0~0_combout ),
	.cin(\key_rd_inst|cnt_20ms[14]~31 ),
	.cin0(\key_rd_inst|cnt_20ms[18]~3 ),
	.cin1(\key_rd_inst|cnt_20ms[18]~3COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|cnt_20ms [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|cnt_20ms[19] .cin0_used = "true";
defparam \key_rd_inst|cnt_20ms[19] .cin1_used = "true";
defparam \key_rd_inst|cnt_20ms[19] .cin_used = "true";
defparam \key_rd_inst|cnt_20ms[19] .lut_mask = "0ff0";
defparam \key_rd_inst|cnt_20ms[19] .operation_mode = "normal";
defparam \key_rd_inst|cnt_20ms[19] .output_mode = "reg_only";
defparam \key_rd_inst|cnt_20ms[19] .register_cascade_mode = "off";
defparam \key_rd_inst|cnt_20ms[19] .sum_lutc_input = "cin";
defparam \key_rd_inst|cnt_20ms[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \key_rd_inst|Equal1~0 (
// Equation(s):
// \key_rd_inst|Equal1~0_combout  = (\key_rd_inst|cnt_20ms [4] & (\key_rd_inst|cnt_20ms [3] & (\key_rd_inst|cnt_20ms [2] & \key_rd_inst|cnt_20ms [1])))

	.clk(gnd),
	.dataa(\key_rd_inst|cnt_20ms [4]),
	.datab(\key_rd_inst|cnt_20ms [3]),
	.datac(\key_rd_inst|cnt_20ms [2]),
	.datad(\key_rd_inst|cnt_20ms [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|Equal1~0 .lut_mask = "8000";
defparam \key_rd_inst|Equal1~0 .operation_mode = "normal";
defparam \key_rd_inst|Equal1~0 .output_mode = "comb_only";
defparam \key_rd_inst|Equal1~0 .register_cascade_mode = "off";
defparam \key_rd_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \key_rd_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \key_rd_inst|Equal1~3 (
// Equation(s):
// \key_rd_inst|Equal1~3_combout  = (!\key_rd_inst|cnt_20ms [15] & (!\key_rd_inst|cnt_20ms [13] & (\key_rd_inst|cnt_20ms [16] & \key_rd_inst|cnt_20ms [14])))

	.clk(gnd),
	.dataa(\key_rd_inst|cnt_20ms [15]),
	.datab(\key_rd_inst|cnt_20ms [13]),
	.datac(\key_rd_inst|cnt_20ms [16]),
	.datad(\key_rd_inst|cnt_20ms [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|Equal1~3 .lut_mask = "1000";
defparam \key_rd_inst|Equal1~3 .operation_mode = "normal";
defparam \key_rd_inst|Equal1~3 .output_mode = "comb_only";
defparam \key_rd_inst|Equal1~3 .register_cascade_mode = "off";
defparam \key_rd_inst|Equal1~3 .sum_lutc_input = "datac";
defparam \key_rd_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \key_rd_inst|Equal1~2 (
// Equation(s):
// \key_rd_inst|Equal1~2_combout  = (\key_rd_inst|cnt_20ms [9] & (!\key_rd_inst|cnt_20ms [11] & (!\key_rd_inst|cnt_20ms [12] & !\key_rd_inst|cnt_20ms [10])))

	.clk(gnd),
	.dataa(\key_rd_inst|cnt_20ms [9]),
	.datab(\key_rd_inst|cnt_20ms [11]),
	.datac(\key_rd_inst|cnt_20ms [12]),
	.datad(\key_rd_inst|cnt_20ms [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|Equal1~2 .lut_mask = "0002";
defparam \key_rd_inst|Equal1~2 .operation_mode = "normal";
defparam \key_rd_inst|Equal1~2 .output_mode = "comb_only";
defparam \key_rd_inst|Equal1~2 .register_cascade_mode = "off";
defparam \key_rd_inst|Equal1~2 .sum_lutc_input = "datac";
defparam \key_rd_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \key_rd_inst|Equal1~1 (
// Equation(s):
// \key_rd_inst|Equal1~1_combout  = (!\key_rd_inst|cnt_20ms [6] & (!\key_rd_inst|cnt_20ms [7] & (\key_rd_inst|cnt_20ms [5] & !\key_rd_inst|cnt_20ms [8])))

	.clk(gnd),
	.dataa(\key_rd_inst|cnt_20ms [6]),
	.datab(\key_rd_inst|cnt_20ms [7]),
	.datac(\key_rd_inst|cnt_20ms [5]),
	.datad(\key_rd_inst|cnt_20ms [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|Equal1~1 .lut_mask = "0010";
defparam \key_rd_inst|Equal1~1 .operation_mode = "normal";
defparam \key_rd_inst|Equal1~1 .output_mode = "comb_only";
defparam \key_rd_inst|Equal1~1 .register_cascade_mode = "off";
defparam \key_rd_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \key_rd_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \key_rd_inst|Equal1~4 (
// Equation(s):
// \key_rd_inst|Equal1~4_combout  = (\key_rd_inst|Equal1~0_combout  & (\key_rd_inst|Equal1~3_combout  & (\key_rd_inst|Equal1~2_combout  & \key_rd_inst|Equal1~1_combout )))

	.clk(gnd),
	.dataa(\key_rd_inst|Equal1~0_combout ),
	.datab(\key_rd_inst|Equal1~3_combout ),
	.datac(\key_rd_inst|Equal1~2_combout ),
	.datad(\key_rd_inst|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|Equal1~4 .lut_mask = "8000";
defparam \key_rd_inst|Equal1~4 .operation_mode = "normal";
defparam \key_rd_inst|Equal1~4 .output_mode = "comb_only";
defparam \key_rd_inst|Equal1~4 .register_cascade_mode = "off";
defparam \key_rd_inst|Equal1~4 .sum_lutc_input = "datac";
defparam \key_rd_inst|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \key_rd_inst|Equal1~5 (
// Equation(s):
// \key_rd_inst|Equal1~5_combout  = (\key_rd_inst|cnt_20ms [18] & (\key_rd_inst|cnt_20ms [17] & (\key_rd_inst|cnt_20ms [19] & \key_rd_inst|Equal1~4_combout )))

	.clk(gnd),
	.dataa(\key_rd_inst|cnt_20ms [18]),
	.datab(\key_rd_inst|cnt_20ms [17]),
	.datac(\key_rd_inst|cnt_20ms [19]),
	.datad(\key_rd_inst|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|Equal1~5 .lut_mask = "8000";
defparam \key_rd_inst|Equal1~5 .operation_mode = "normal";
defparam \key_rd_inst|Equal1~5 .output_mode = "comb_only";
defparam \key_rd_inst|Equal1~5 .register_cascade_mode = "off";
defparam \key_rd_inst|Equal1~5 .sum_lutc_input = "datac";
defparam \key_rd_inst|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \key_rd_inst|always0~0 (
// Equation(s):
// \key_rd_inst|always0~0_combout  = ((\key_rd~combout ) # ((!\key_rd_inst|Equal1~5_combout ) # (!\key_rd_inst|cnt_20ms [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\key_rd~combout ),
	.datac(\key_rd_inst|cnt_20ms [0]),
	.datad(\key_rd_inst|Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_rd_inst|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|always0~0 .lut_mask = "cfff";
defparam \key_rd_inst|always0~0 .operation_mode = "normal";
defparam \key_rd_inst|always0~0 .output_mode = "comb_only";
defparam \key_rd_inst|always0~0 .register_cascade_mode = "off";
defparam \key_rd_inst|always0~0 .sum_lutc_input = "datac";
defparam \key_rd_inst|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \key_rd_inst|key_flag (
// Equation(s):
// \key_rd_inst|key_flag~regout  = DFFEAS((!\key_rd_inst|cnt_20ms [0] & (((\key_rd_inst|Equal1~5_combout )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|cnt_20ms [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\key_rd_inst|Equal1~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_rd_inst|key_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_rd_inst|key_flag .lut_mask = "5500";
defparam \key_rd_inst|key_flag .operation_mode = "normal";
defparam \key_rd_inst|key_flag .output_mode = "reg_only";
defparam \key_rd_inst|key_flag .register_cascade_mode = "off";
defparam \key_rd_inst|key_flag .sum_lutc_input = "datac";
defparam \key_rd_inst|key_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \i2c_rw_data_inst|cnt_rd[0] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [0] = DFFEAS(((!\i2c_rw_data_inst|cnt_rd [0])), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[0]~1  = CARRY(((\i2c_rw_data_inst|cnt_rd [0])))
// \i2c_rw_data_inst|cnt_rd[0]~1COUT1_24  = CARRY(((\i2c_rw_data_inst|cnt_rd [0])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_rd [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [0]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_rd[0]~1 ),
	.cout1(\i2c_rw_data_inst|cnt_rd[0]~1COUT1_24 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[0] .lut_mask = "33cc";
defparam \i2c_rw_data_inst|cnt_rd[0] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|cnt_rd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \i2c_rw_data_inst|cnt_rd[1] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [1] = DFFEAS((\i2c_rw_data_inst|cnt_rd [1] $ ((\i2c_rw_data_inst|cnt_rd[0]~1 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[1]~3  = CARRY(((!\i2c_rw_data_inst|cnt_rd[0]~1 ) # (!\i2c_rw_data_inst|cnt_rd [1])))
// \i2c_rw_data_inst|cnt_rd[1]~3COUT1_26  = CARRY(((!\i2c_rw_data_inst|cnt_rd[0]~1COUT1_24 ) # (!\i2c_rw_data_inst|cnt_rd [1])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_rd [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_rd[0]~1 ),
	.cin1(\i2c_rw_data_inst|cnt_rd[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [1]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_rd[1]~3 ),
	.cout1(\i2c_rw_data_inst|cnt_rd[1]~3COUT1_26 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[1] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[1] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[1] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|cnt_rd[1] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[1] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \i2c_rw_data_inst|cnt_rd[2] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [2] = DFFEAS((\i2c_rw_data_inst|cnt_rd [2] $ ((!\i2c_rw_data_inst|cnt_rd[1]~3 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[2]~5  = CARRY(((\i2c_rw_data_inst|cnt_rd [2] & !\i2c_rw_data_inst|cnt_rd[1]~3 )))
// \i2c_rw_data_inst|cnt_rd[2]~5COUT1_28  = CARRY(((\i2c_rw_data_inst|cnt_rd [2] & !\i2c_rw_data_inst|cnt_rd[1]~3COUT1_26 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_rd [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_rd[1]~3 ),
	.cin1(\i2c_rw_data_inst|cnt_rd[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [2]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_rd[2]~5 ),
	.cout1(\i2c_rw_data_inst|cnt_rd[2]~5COUT1_28 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[2] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[2] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[2] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_rd[2] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[2] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \i2c_rw_data_inst|cnt_rd[3] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [3] = DFFEAS(\i2c_rw_data_inst|cnt_rd [3] $ ((((\i2c_rw_data_inst|cnt_rd[2]~5 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[3]~7  = CARRY(((!\i2c_rw_data_inst|cnt_rd[2]~5 )) # (!\i2c_rw_data_inst|cnt_rd [3]))
// \i2c_rw_data_inst|cnt_rd[3]~7COUT1_30  = CARRY(((!\i2c_rw_data_inst|cnt_rd[2]~5COUT1_28 )) # (!\i2c_rw_data_inst|cnt_rd [3]))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_rd [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_rd[2]~5 ),
	.cin1(\i2c_rw_data_inst|cnt_rd[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [3]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_rd[3]~7 ),
	.cout1(\i2c_rw_data_inst|cnt_rd[3]~7COUT1_30 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[3] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[3] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[3] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_rd[3] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[3] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \i2c_rw_data_inst|cnt_rd[4] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [4] = DFFEAS(\i2c_rw_data_inst|cnt_rd [4] $ ((((!\i2c_rw_data_inst|cnt_rd[3]~7 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[4]~13  = CARRY((\i2c_rw_data_inst|cnt_rd [4] & ((!\i2c_rw_data_inst|cnt_rd[3]~7COUT1_30 ))))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_rd [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_rd[3]~7 ),
	.cin1(\i2c_rw_data_inst|cnt_rd[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [4]),
	.cout(\i2c_rw_data_inst|cnt_rd[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[4] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[4] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[4] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|cnt_rd[4] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[4] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \i2c_rw_data_inst|cnt_rd[5] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [5] = DFFEAS(\i2c_rw_data_inst|cnt_rd [5] $ ((((\i2c_rw_data_inst|cnt_rd[4]~13 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[5]~15  = CARRY(((!\i2c_rw_data_inst|cnt_rd[4]~13 )) # (!\i2c_rw_data_inst|cnt_rd [5]))
// \i2c_rw_data_inst|cnt_rd[5]~15COUT1_32  = CARRY(((!\i2c_rw_data_inst|cnt_rd[4]~13 )) # (!\i2c_rw_data_inst|cnt_rd [5]))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_rd [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_rd[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [5]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_rd[5]~15 ),
	.cout1(\i2c_rw_data_inst|cnt_rd[5]~15COUT1_32 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[5] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[5] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_rd[5] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[5] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \i2c_rw_data_inst|cnt_rd[6] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [6] = DFFEAS(\i2c_rw_data_inst|cnt_rd [6] $ ((((!(!\i2c_rw_data_inst|cnt_rd[4]~13  & \i2c_rw_data_inst|cnt_rd[5]~15 ) # (\i2c_rw_data_inst|cnt_rd[4]~13  & \i2c_rw_data_inst|cnt_rd[5]~15COUT1_32 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )
// \i2c_rw_data_inst|cnt_rd[6]~9  = CARRY((\i2c_rw_data_inst|cnt_rd [6] & ((!\i2c_rw_data_inst|cnt_rd[5]~15 ))))
// \i2c_rw_data_inst|cnt_rd[6]~9COUT1_34  = CARRY((\i2c_rw_data_inst|cnt_rd [6] & ((!\i2c_rw_data_inst|cnt_rd[5]~15COUT1_32 ))))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_rd [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_rd[4]~13 ),
	.cin0(\i2c_rw_data_inst|cnt_rd[5]~15 ),
	.cin1(\i2c_rw_data_inst|cnt_rd[5]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [6]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_rd[6]~9 ),
	.cout1(\i2c_rw_data_inst|cnt_rd[6]~9COUT1_34 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[6] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[6] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[6] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[6] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|cnt_rd[6] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_rd[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[6] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \i2c_rw_data_inst|cnt_rd[7] (
// Equation(s):
// \i2c_rw_data_inst|cnt_rd [7] = DFFEAS((\i2c_rw_data_inst|cnt_rd [7] $ (((!\i2c_rw_data_inst|cnt_rd[4]~13  & \i2c_rw_data_inst|cnt_rd[6]~9 ) # (\i2c_rw_data_inst|cnt_rd[4]~13  & \i2c_rw_data_inst|cnt_rd[6]~9COUT1_34 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|read_valid~regout , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_rd [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|read_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_rd[4]~13 ),
	.cin0(\i2c_rw_data_inst|cnt_rd[6]~9 ),
	.cin1(\i2c_rw_data_inst|cnt_rd[6]~9COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_rd [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_rd[7] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[7] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[7] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_rd[7] .lut_mask = "3c3c";
defparam \i2c_rw_data_inst|cnt_rd[7] .operation_mode = "normal";
defparam \i2c_rw_data_inst|cnt_rd[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_rd[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_rd[7] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_rd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \i2c_rw_data_inst|Equal1~1 (
// Equation(s):
// \i2c_rw_data_inst|Equal1~1_combout  = (!\i2c_rw_data_inst|cnt_rd [5] & (\i2c_rw_data_inst|cnt_rd [7] & (!\i2c_rw_data_inst|cnt_rd [4] & \i2c_rw_data_inst|cnt_rd [6])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_rd [5]),
	.datab(\i2c_rw_data_inst|cnt_rd [7]),
	.datac(\i2c_rw_data_inst|cnt_rd [4]),
	.datad(\i2c_rw_data_inst|cnt_rd [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal1~1 .lut_mask = "0400";
defparam \i2c_rw_data_inst|Equal1~1 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal1~1 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal1~1 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \i2c_rw_data_inst|Equal1~0 (
// Equation(s):
// \i2c_rw_data_inst|Equal1~0_combout  = (!\i2c_rw_data_inst|cnt_rd [3] & (\i2c_rw_data_inst|cnt_rd [2] & (\i2c_rw_data_inst|cnt_rd [0] & \i2c_rw_data_inst|cnt_rd [1])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_rd [3]),
	.datab(\i2c_rw_data_inst|cnt_rd [2]),
	.datac(\i2c_rw_data_inst|cnt_rd [0]),
	.datad(\i2c_rw_data_inst|cnt_rd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal1~0 .lut_mask = "4000";
defparam \i2c_rw_data_inst|Equal1~0 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal1~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal1~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \i2c_rw_data_inst|read_valid (
// Equation(s):
// \i2c_rw_data_inst|read_valid~regout  = DFFEAS((\key_rd_inst|key_flag~regout  & (((!\i2c_rw_data_inst|Equal1~0_combout )) # (!\i2c_rw_data_inst|Equal1~1_combout ))) # (!\key_rd_inst|key_flag~regout  & (\i2c_rw_data_inst|read_valid~regout  & 
// ((!\i2c_rw_data_inst|Equal1~0_combout ) # (!\i2c_rw_data_inst|Equal1~1_combout )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\key_rd_inst|key_flag~regout ),
	.datab(\i2c_rw_data_inst|Equal1~1_combout ),
	.datac(\i2c_rw_data_inst|read_valid~regout ),
	.datad(\i2c_rw_data_inst|Equal1~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|read_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|read_valid .lut_mask = "32fa";
defparam \i2c_rw_data_inst|read_valid .operation_mode = "normal";
defparam \i2c_rw_data_inst|read_valid .output_mode = "reg_only";
defparam \i2c_rw_data_inst|read_valid .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|read_valid .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|read_valid .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \i2c_rw_data_inst|rd_en (
// Equation(s):
// \i2c_rw_data_inst|rd_en~regout  = DFFEAS((\i2c_rw_data_inst|always8~0_combout  & (!\i2c_rw_data_inst|always8~2_combout  & ((\i2c_rw_data_inst|rd_en~regout ) # (\i2c_rw_data_inst|read_valid~regout )))) # (!\i2c_rw_data_inst|always8~0_combout  & 
// (((\i2c_rw_data_inst|rd_en~regout ) # (\i2c_rw_data_inst|read_valid~regout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|always8~0_combout ),
	.datab(\i2c_rw_data_inst|always8~2_combout ),
	.datac(\i2c_rw_data_inst|rd_en~regout ),
	.datad(\i2c_rw_data_inst|read_valid~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|rd_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|rd_en .lut_mask = "7770";
defparam \i2c_rw_data_inst|rd_en .operation_mode = "normal";
defparam \i2c_rw_data_inst|rd_en .output_mode = "reg_only";
defparam \i2c_rw_data_inst|rd_en .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|rd_en .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|rd_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \i2c_ctrl_inst|state~24 (
// Equation(s):
// \i2c_ctrl_inst|state~24_combout  = (((!\i2c_rw_data_inst|wr_en~regout  & !\i2c_rw_data_inst|rd_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|wr_en~regout ),
	.datad(\i2c_rw_data_inst|rd_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|state~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state~24 .lut_mask = "000f";
defparam \i2c_ctrl_inst|state~24 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state~24 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|state~24 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state~24 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \i2c_ctrl_inst|state.ACK_3 (
// Equation(s):
// \i2c_ctrl_inst|state.ACK_3~regout  = DFFEAS((\i2c_ctrl_inst|Selector10~0_combout ) # ((\i2c_ctrl_inst|state.ACK_3~regout  & ((\i2c_ctrl_inst|always5~0_combout ) # (\i2c_ctrl_inst|state~24_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), 
// GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.ACK_3~regout ),
	.datab(\i2c_ctrl_inst|always5~0_combout ),
	.datac(\i2c_ctrl_inst|Selector10~0_combout ),
	.datad(\i2c_ctrl_inst|state~24_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.ACK_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.ACK_3 .lut_mask = "faf8";
defparam \i2c_ctrl_inst|state.ACK_3 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.ACK_3 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.ACK_3 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.ACK_3 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.ACK_3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \i2c_ctrl_inst|Equal4~0 (
// Equation(s):
// \i2c_ctrl_inst|Equal4~0_combout  = (((\i2c_ctrl_inst|cnt_i2c_clk [1]) # (\i2c_ctrl_inst|cnt_i2c_clk [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Equal4~0 .lut_mask = "fff0";
defparam \i2c_ctrl_inst|Equal4~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Equal4~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Equal4~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Equal4~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \i2c_ctrl_inst|WideOr16~0 (
// Equation(s):
// \i2c_ctrl_inst|WideOr16~0_combout  = (((!\i2c_ctrl_inst|state.ACK_1~regout  & !\i2c_ctrl_inst|state.ACK_2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|state.ACK_1~regout ),
	.datad(\i2c_ctrl_inst|state.ACK_2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|WideOr16~0 .lut_mask = "000f";
defparam \i2c_ctrl_inst|WideOr16~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|WideOr16~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|WideOr16~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|WideOr16~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxii_lcell \i2c_ctrl_inst|WideOr16~1 (
// Equation(s):
// \i2c_ctrl_inst|WideOr16~1_combout  = (!\i2c_ctrl_inst|state.ACK_4~regout  & (!\i2c_ctrl_inst|state.ACK_5~regout  & (!\i2c_ctrl_inst|state.ACK_3~regout  & \i2c_ctrl_inst|WideOr16~0_combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.ACK_4~regout ),
	.datab(\i2c_ctrl_inst|state.ACK_5~regout ),
	.datac(\i2c_ctrl_inst|state.ACK_3~regout ),
	.datad(\i2c_ctrl_inst|WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|WideOr16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|WideOr16~1 .lut_mask = "0100";
defparam \i2c_ctrl_inst|WideOr16~1 .operation_mode = "normal";
defparam \i2c_ctrl_inst|WideOr16~1 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|WideOr16~1 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|WideOr16~1 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|WideOr16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxii_lcell \i2c_ctrl_inst|ack (
// Equation(s):
// \i2c_ctrl_inst|ack~combout  = (\i2c_ctrl_inst|WideOr16~1_combout ) # ((\i2c_ctrl_inst|Equal4~0_combout  & ((\i2c_ctrl_inst|ack~combout ))) # (!\i2c_ctrl_inst|Equal4~0_combout  & (\sda~0 )))

	.clk(gnd),
	.dataa(\sda~0 ),
	.datab(\i2c_ctrl_inst|Equal4~0_combout ),
	.datac(\i2c_ctrl_inst|ack~combout ),
	.datad(\i2c_ctrl_inst|WideOr16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|ack~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|ack .lut_mask = "ffe2";
defparam \i2c_ctrl_inst|ack .operation_mode = "normal";
defparam \i2c_ctrl_inst|ack .output_mode = "comb_only";
defparam \i2c_ctrl_inst|ack .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|ack .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \i2c_ctrl_inst|Selector11~0 (
// Equation(s):
// \i2c_ctrl_inst|Selector11~0_combout  = (\i2c_ctrl_inst|cnt_i2c_clk [1] & (\i2c_ctrl_inst|cnt_i2c_clk [0] & (\i2c_ctrl_inst|state.ACK_3~regout  & !\i2c_ctrl_inst|ack~combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datab(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datac(\i2c_ctrl_inst|state.ACK_3~regout ),
	.datad(\i2c_ctrl_inst|ack~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector11~0 .lut_mask = "0080";
defparam \i2c_ctrl_inst|Selector11~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector11~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector11~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector11~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \i2c_ctrl_inst|state.WR_DATA (
// Equation(s):
// \i2c_ctrl_inst|state.WR_DATA~regout  = DFFEAS((\i2c_rw_data_inst|wr_en~regout  & ((\i2c_ctrl_inst|Selector11~0_combout ) # ((\i2c_ctrl_inst|state.WR_DATA~regout  & !\i2c_ctrl_inst|state.N_ACK~5_combout )))) # (!\i2c_rw_data_inst|wr_en~regout  & 
// (\i2c_ctrl_inst|state.WR_DATA~regout  & (!\i2c_ctrl_inst|state.N_ACK~5_combout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_en~regout ),
	.datab(\i2c_ctrl_inst|state.WR_DATA~regout ),
	.datac(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datad(\i2c_ctrl_inst|Selector11~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.WR_DATA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.WR_DATA .lut_mask = "ae0c";
defparam \i2c_ctrl_inst|state.WR_DATA .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.WR_DATA .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.WR_DATA .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.WR_DATA .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.WR_DATA .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \i2c_ctrl_inst|state.ACK_4 (
// Equation(s):
// \i2c_ctrl_inst|state.ACK_4~regout  = DFFEAS((\i2c_ctrl_inst|state.WR_DATA~regout  & ((\i2c_ctrl_inst|state.N_ACK~5_combout ) # ((\i2c_ctrl_inst|state.ACK_4~regout  & \i2c_ctrl_inst|always5~0_combout )))) # (!\i2c_ctrl_inst|state.WR_DATA~regout  & 
// (((\i2c_ctrl_inst|state.ACK_4~regout  & \i2c_ctrl_inst|always5~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.WR_DATA~regout ),
	.datab(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datac(\i2c_ctrl_inst|state.ACK_4~regout ),
	.datad(\i2c_ctrl_inst|always5~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.ACK_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.ACK_4 .lut_mask = "f888";
defparam \i2c_ctrl_inst|state.ACK_4 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.ACK_4 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.ACK_4 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.ACK_4 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.ACK_4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxii_lcell \i2c_ctrl_inst|always10~5 (
// Equation(s):
// \i2c_ctrl_inst|always10~5_combout  = (!\i2c_ctrl_inst|cnt_bit [2] & (\i2c_ctrl_inst|cnt_i2c_clk [1] & (\i2c_ctrl_inst|Equal5~0_combout  & \i2c_ctrl_inst|cnt_i2c_clk [0])))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [2]),
	.datab(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datac(\i2c_ctrl_inst|Equal5~0_combout ),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|always10~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|always10~5 .lut_mask = "4000";
defparam \i2c_ctrl_inst|always10~5 .operation_mode = "normal";
defparam \i2c_ctrl_inst|always10~5 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|always10~5 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|always10~5 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|always10~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \i2c_ctrl_inst|Selector18~2 (
// Equation(s):
// \i2c_ctrl_inst|Selector18~2_combout  = (\i2c_ctrl_inst|state.STOP~regout  & (((\i2c_ctrl_inst|state.ACK_4~regout  & !\i2c_ctrl_inst|always5~0_combout )) # (!\i2c_ctrl_inst|always10~5_combout ))) # (!\i2c_ctrl_inst|state.STOP~regout  & 
// (\i2c_ctrl_inst|state.ACK_4~regout  & (!\i2c_ctrl_inst|always5~0_combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.STOP~regout ),
	.datab(\i2c_ctrl_inst|state.ACK_4~regout ),
	.datac(\i2c_ctrl_inst|always5~0_combout ),
	.datad(\i2c_ctrl_inst|always10~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector18~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector18~2 .lut_mask = "0cae";
defparam \i2c_ctrl_inst|Selector18~2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector18~2 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector18~2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector18~2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector18~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxii_lcell \i2c_ctrl_inst|state.STOP (
// Equation(s):
// \i2c_ctrl_inst|state.STOP~regout  = DFFEAS((\i2c_ctrl_inst|Selector18~2_combout ) # ((\i2c_ctrl_inst|state.N_ACK~regout  & (\i2c_ctrl_inst|cnt_i2c_clk [1] & \i2c_ctrl_inst|cnt_i2c_clk [0]))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), 
// GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.N_ACK~regout ),
	.datab(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datad(\i2c_ctrl_inst|Selector18~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.STOP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.STOP .lut_mask = "ff80";
defparam \i2c_ctrl_inst|state.STOP .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.STOP .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.STOP .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.STOP .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.STOP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \i2c_ctrl_inst|i2c_end (
// Equation(s):
// \i2c_ctrl_inst|always10~4  = (!\i2c_ctrl_inst|cnt_bit [2] & (\i2c_ctrl_inst|state.STOP~regout  & (\i2c_ctrl_inst|Equal5~0_combout  & \i2c_ctrl_inst|Equal1~0_combout )))
// \i2c_ctrl_inst|i2c_end~regout  = DFFEAS(\i2c_ctrl_inst|always10~4 , !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|cnt_bit [2]),
	.datab(\i2c_ctrl_inst|state.STOP~regout ),
	.datac(\i2c_ctrl_inst|Equal5~0_combout ),
	.datad(\i2c_ctrl_inst|Equal1~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|always10~4 ),
	.regout(\i2c_ctrl_inst|i2c_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|i2c_end .lut_mask = "4000";
defparam \i2c_ctrl_inst|i2c_end .operation_mode = "normal";
defparam \i2c_ctrl_inst|i2c_end .output_mode = "reg_and_comb";
defparam \i2c_ctrl_inst|i2c_end .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|i2c_end .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|i2c_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \i2c_ctrl_inst|cnt_i2c_clk_en (
// Equation(s):
// \i2c_ctrl_inst|cnt_i2c_clk_en~regout  = DFFEAS(((!\i2c_ctrl_inst|always10~4  & ((\i2c_rw_data_inst|i2c_start~regout ) # (\i2c_ctrl_inst|cnt_i2c_clk_en~regout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|i2c_start~regout ),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk_en~regout ),
	.datad(\i2c_ctrl_inst|always10~4 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_i2c_clk_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_i2c_clk_en .lut_mask = "00fc";
defparam \i2c_ctrl_inst|cnt_i2c_clk_en .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_i2c_clk_en .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_i2c_clk_en .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_i2c_clk_en .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_i2c_clk_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxii_lcell \i2c_ctrl_inst|cnt_i2c_clk[0] (
// Equation(s):
// \i2c_ctrl_inst|cnt_i2c_clk [0] = DFFEAS(((\i2c_ctrl_inst|cnt_i2c_clk [0] $ (\i2c_ctrl_inst|cnt_i2c_clk_en~regout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk_en~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_i2c_clk[0] .lut_mask = "0ff0";
defparam \i2c_ctrl_inst|cnt_i2c_clk[0] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_i2c_clk[0] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_i2c_clk[0] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_i2c_clk[0] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_i2c_clk[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \i2c_ctrl_inst|always5~0 (
// Equation(s):
// \i2c_ctrl_inst|always5~0_combout  = (((\i2c_ctrl_inst|ack~combout )) # (!\i2c_ctrl_inst|cnt_i2c_clk [1])) # (!\i2c_ctrl_inst|cnt_i2c_clk [0])

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datab(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|ack~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|always5~0 .lut_mask = "ff77";
defparam \i2c_ctrl_inst|always5~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|always5~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|always5~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|always5~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \i2c_ctrl_inst|Selector13~0 (
// Equation(s):
// \i2c_ctrl_inst|Selector13~0_combout  = (((\i2c_rw_data_inst|rd_en~regout  & !\i2c_rw_data_inst|wr_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|rd_en~regout ),
	.datad(\i2c_rw_data_inst|wr_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector13~0 .lut_mask = "00f0";
defparam \i2c_ctrl_inst|Selector13~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector13~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector13~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector13~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \i2c_ctrl_inst|state.START_2 (
// Equation(s):
// \i2c_ctrl_inst|state.START_2~regout  = DFFEAS((\i2c_ctrl_inst|Equal1~0_combout  & (((\i2c_ctrl_inst|Selector13~0_combout  & \i2c_ctrl_inst|Selector11~0_combout )))) # (!\i2c_ctrl_inst|Equal1~0_combout  & ((\i2c_ctrl_inst|state.START_2~regout ) # 
// ((\i2c_ctrl_inst|Selector13~0_combout  & \i2c_ctrl_inst|Selector11~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|Equal1~0_combout ),
	.datab(\i2c_ctrl_inst|state.START_2~regout ),
	.datac(\i2c_ctrl_inst|Selector13~0_combout ),
	.datad(\i2c_ctrl_inst|Selector11~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.START_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.START_2 .lut_mask = "f444";
defparam \i2c_ctrl_inst|state.START_2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.START_2 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.START_2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.START_2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.START_2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \i2c_ctrl_inst|state.SEND_RD_ADDR (
// Equation(s):
// \i2c_ctrl_inst|state.SEND_RD_ADDR~regout  = DFFEAS((\i2c_ctrl_inst|state.SEND_RD_ADDR~regout  & (((\i2c_ctrl_inst|state.START_2~regout  & \i2c_ctrl_inst|Equal1~0_combout )) # (!\i2c_ctrl_inst|state.N_ACK~5_combout ))) # 
// (!\i2c_ctrl_inst|state.SEND_RD_ADDR~regout  & (\i2c_ctrl_inst|state.START_2~regout  & ((\i2c_ctrl_inst|Equal1~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ),
	.datab(\i2c_ctrl_inst|state.START_2~regout ),
	.datac(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datad(\i2c_ctrl_inst|Equal1~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.SEND_RD_ADDR .lut_mask = "ce0a";
defparam \i2c_ctrl_inst|state.SEND_RD_ADDR .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.SEND_RD_ADDR .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.SEND_RD_ADDR .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.SEND_RD_ADDR .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.SEND_RD_ADDR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \i2c_ctrl_inst|state.ACK_5 (
// Equation(s):
// \i2c_ctrl_inst|state.ACK_5~regout  = DFFEAS((\i2c_ctrl_inst|always5~0_combout  & ((\i2c_ctrl_inst|state.ACK_5~regout ) # ((\i2c_ctrl_inst|state.SEND_RD_ADDR~regout  & \i2c_ctrl_inst|state.N_ACK~5_combout )))) # (!\i2c_ctrl_inst|always5~0_combout  & 
// (((\i2c_ctrl_inst|state.SEND_RD_ADDR~regout  & \i2c_ctrl_inst|state.N_ACK~5_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|always5~0_combout ),
	.datab(\i2c_ctrl_inst|state.ACK_5~regout ),
	.datac(\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ),
	.datad(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.ACK_5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.ACK_5 .lut_mask = "f888";
defparam \i2c_ctrl_inst|state.ACK_5 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.ACK_5 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.ACK_5 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.ACK_5 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.ACK_5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \i2c_ctrl_inst|state.RD_DATA (
// Equation(s):
// \i2c_ctrl_inst|state.RD_DATA~regout  = DFFEAS((\i2c_ctrl_inst|state.RD_DATA~regout  & (((\i2c_ctrl_inst|state.ACK_5~regout  & !\i2c_ctrl_inst|always5~0_combout )) # (!\i2c_ctrl_inst|state.N_ACK~5_combout ))) # (!\i2c_ctrl_inst|state.RD_DATA~regout  & 
// (\i2c_ctrl_inst|state.ACK_5~regout  & ((!\i2c_ctrl_inst|always5~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.RD_DATA~regout ),
	.datab(\i2c_ctrl_inst|state.ACK_5~regout ),
	.datac(\i2c_ctrl_inst|state.N_ACK~5_combout ),
	.datad(\i2c_ctrl_inst|always5~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.RD_DATA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.RD_DATA .lut_mask = "0ace";
defparam \i2c_ctrl_inst|state.RD_DATA .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.RD_DATA .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.RD_DATA .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.RD_DATA .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.RD_DATA .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \i2c_ctrl_inst|always4~9 (
// Equation(s):
// \i2c_ctrl_inst|always4~9_combout  = (\i2c_ctrl_inst|state.WR_DATA~regout ) # ((\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ) # ((\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ) # (\i2c_ctrl_inst|state.SEND_D_ADDR~regout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.WR_DATA~regout ),
	.datab(\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ),
	.datac(\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ),
	.datad(\i2c_ctrl_inst|state.SEND_D_ADDR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|always4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|always4~9 .lut_mask = "fffe";
defparam \i2c_ctrl_inst|always4~9 .operation_mode = "normal";
defparam \i2c_ctrl_inst|always4~9 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|always4~9 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|always4~9 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|always4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \i2c_ctrl_inst|always4~10 (
// Equation(s):
// \i2c_ctrl_inst|always4~10_combout  = (\i2c_ctrl_inst|state.RD_DATA~regout ) # ((\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ) # ((\i2c_ctrl_inst|state.STOP~regout ) # (\i2c_ctrl_inst|always4~9_combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.RD_DATA~regout ),
	.datab(\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ),
	.datac(\i2c_ctrl_inst|state.STOP~regout ),
	.datad(\i2c_ctrl_inst|always4~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|always4~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|always4~10 .lut_mask = "fffe";
defparam \i2c_ctrl_inst|always4~10 .operation_mode = "normal";
defparam \i2c_ctrl_inst|always4~10 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|always4~10 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|always4~10 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|always4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \i2c_ctrl_inst|cnt_bit[0]~2 (
// Equation(s):
// \i2c_ctrl_inst|cnt_bit[0]~2_combout  = ((!\i2c_ctrl_inst|state.IDLE~regout  & ((!\i2c_ctrl_inst|cnt_bit [2]) # (!\i2c_ctrl_inst|Equal5~0_combout )))) # (!\i2c_ctrl_inst|Equal1~0_combout )

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.IDLE~regout ),
	.datab(\i2c_ctrl_inst|Equal5~0_combout ),
	.datac(\i2c_ctrl_inst|cnt_bit [2]),
	.datad(\i2c_ctrl_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|cnt_bit[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_bit[0]~2 .lut_mask = "15ff";
defparam \i2c_ctrl_inst|cnt_bit[0]~2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_bit[0]~2 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|cnt_bit[0]~2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_bit[0]~2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_bit[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \i2c_ctrl_inst|cnt_bit[0] (
// Equation(s):
// \i2c_ctrl_inst|cnt_bit [0] = DFFEAS((\i2c_ctrl_inst|always4~10_combout  & (\i2c_ctrl_inst|cnt_bit [0] $ (((!\i2c_ctrl_inst|cnt_bit[0]~2_combout ))))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|cnt_bit [0]),
	.datab(\i2c_ctrl_inst|always4~10_combout ),
	.datac(vcc),
	.datad(\i2c_ctrl_inst|cnt_bit[0]~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_bit [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_bit[0] .lut_mask = "8844";
defparam \i2c_ctrl_inst|cnt_bit[0] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_bit[0] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_bit[0] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_bit[0] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_bit[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \i2c_ctrl_inst|cnt_bit[1] (
// Equation(s):
// \i2c_ctrl_inst|cnt_bit [1] = DFFEAS((\i2c_ctrl_inst|always4~10_combout  & (\i2c_ctrl_inst|cnt_bit [1] $ (((\i2c_ctrl_inst|cnt_bit [0] & !\i2c_ctrl_inst|cnt_bit[0]~2_combout ))))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , 
// , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|cnt_bit [0]),
	.datab(\i2c_ctrl_inst|cnt_bit [1]),
	.datac(\i2c_ctrl_inst|always4~10_combout ),
	.datad(\i2c_ctrl_inst|cnt_bit[0]~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_bit [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_bit[1] .lut_mask = "c060";
defparam \i2c_ctrl_inst|cnt_bit[1] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_bit[1] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_bit[1] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_bit[1] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_bit[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \i2c_ctrl_inst|cnt_bit[2]~6 (
// Equation(s):
// \i2c_ctrl_inst|cnt_bit[2]~6_combout  = (\i2c_ctrl_inst|cnt_bit [2] $ (((\i2c_ctrl_inst|cnt_bit [1] & \i2c_ctrl_inst|cnt_bit [0]))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [1]),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|cnt_bit [0]),
	.datad(\i2c_ctrl_inst|cnt_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|cnt_bit[2]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_bit[2]~6 .lut_mask = "5fa0";
defparam \i2c_ctrl_inst|cnt_bit[2]~6 .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_bit[2]~6 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|cnt_bit[2]~6 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_bit[2]~6 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_bit[2]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \i2c_ctrl_inst|cnt_bit[2] (
// Equation(s):
// \i2c_ctrl_inst|cnt_bit [2] = DFFEAS((\i2c_ctrl_inst|always4~10_combout  & ((\i2c_ctrl_inst|cnt_bit[0]~2_combout  & ((\i2c_ctrl_inst|cnt_bit [2]))) # (!\i2c_ctrl_inst|cnt_bit[0]~2_combout  & (\i2c_ctrl_inst|cnt_bit[2]~6_combout )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|cnt_bit[2]~6_combout ),
	.datab(\i2c_ctrl_inst|cnt_bit [2]),
	.datac(\i2c_ctrl_inst|always4~10_combout ),
	.datad(\i2c_ctrl_inst|cnt_bit[0]~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|cnt_bit [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|cnt_bit[2] .lut_mask = "c0a0";
defparam \i2c_ctrl_inst|cnt_bit[2] .operation_mode = "normal";
defparam \i2c_ctrl_inst|cnt_bit[2] .output_mode = "reg_only";
defparam \i2c_ctrl_inst|cnt_bit[2] .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|cnt_bit[2] .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|cnt_bit[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \i2c_rw_data_inst|wr_data~0 (
// Equation(s):
// \i2c_rw_data_inst|wr_data~0_combout  = (((\i2c_ctrl_inst|i2c_end~regout ) # (!\i2c_rw_data_inst|wr_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|i2c_end~regout ),
	.datad(\i2c_rw_data_inst|wr_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|wr_data~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data~0 .lut_mask = "f0ff";
defparam \i2c_rw_data_inst|wr_data~0 .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|wr_data~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data~0 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[0] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [0] = DFFEAS(((!\i2c_rw_data_inst|wr_i2c_data_num [0])), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[0]~1  = CARRY(((\i2c_rw_data_inst|wr_i2c_data_num [0])))
// \i2c_rw_data_inst|wr_i2c_data_num[0]~1COUT1_24  = CARRY(((\i2c_rw_data_inst|wr_i2c_data_num [0])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_i2c_data_num [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [0]),
	.cout(),
	.cout0(\i2c_rw_data_inst|wr_i2c_data_num[0]~1 ),
	.cout1(\i2c_rw_data_inst|wr_i2c_data_num[0]~1COUT1_24 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[0] .lut_mask = "33cc";
defparam \i2c_rw_data_inst|wr_i2c_data_num[0] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_i2c_data_num[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[1] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [1] = DFFEAS((\i2c_rw_data_inst|wr_i2c_data_num [1] $ ((\i2c_rw_data_inst|wr_i2c_data_num[0]~1 ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , 
// !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[1]~3  = CARRY(((!\i2c_rw_data_inst|wr_i2c_data_num[0]~1 ) # (!\i2c_rw_data_inst|wr_i2c_data_num [1])))
// \i2c_rw_data_inst|wr_i2c_data_num[1]~3COUT1_26  = CARRY(((!\i2c_rw_data_inst|wr_i2c_data_num[0]~1COUT1_24 ) # (!\i2c_rw_data_inst|wr_i2c_data_num [1])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_i2c_data_num [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|wr_i2c_data_num[0]~1 ),
	.cin1(\i2c_rw_data_inst|wr_i2c_data_num[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [1]),
	.cout(),
	.cout0(\i2c_rw_data_inst|wr_i2c_data_num[1]~3 ),
	.cout1(\i2c_rw_data_inst|wr_i2c_data_num[1]~3COUT1_26 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .cin0_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .cin1_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \i2c_rw_data_inst|always6~0 (
// Equation(s):
// \i2c_rw_data_inst|always6~0_combout  = (!\i2c_rw_data_inst|wr_i2c_data_num [1] & (\i2c_ctrl_inst|i2c_end~regout  & (\i2c_rw_data_inst|wr_i2c_data_num [0] & \i2c_rw_data_inst|wr_en~regout )))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|wr_i2c_data_num [1]),
	.datab(\i2c_ctrl_inst|i2c_end~regout ),
	.datac(\i2c_rw_data_inst|wr_i2c_data_num [0]),
	.datad(\i2c_rw_data_inst|wr_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|always6~0 .lut_mask = "4000";
defparam \i2c_rw_data_inst|always6~0 .operation_mode = "normal";
defparam \i2c_rw_data_inst|always6~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|always6~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|always6~0 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[2] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [2] = DFFEAS((\i2c_rw_data_inst|wr_i2c_data_num [2] $ ((!\i2c_rw_data_inst|wr_i2c_data_num[1]~3 ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , 
// !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[2]~7  = CARRY(((\i2c_rw_data_inst|wr_i2c_data_num [2] & !\i2c_rw_data_inst|wr_i2c_data_num[1]~3 )))
// \i2c_rw_data_inst|wr_i2c_data_num[2]~7COUT1_28  = CARRY(((\i2c_rw_data_inst|wr_i2c_data_num [2] & !\i2c_rw_data_inst|wr_i2c_data_num[1]~3COUT1_26 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_i2c_data_num [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|wr_i2c_data_num[1]~3 ),
	.cin1(\i2c_rw_data_inst|wr_i2c_data_num[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [2]),
	.cout(),
	.cout0(\i2c_rw_data_inst|wr_i2c_data_num[2]~7 ),
	.cout1(\i2c_rw_data_inst|wr_i2c_data_num[2]~7COUT1_28 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .cin0_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .cin1_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[3] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [3] = DFFEAS(\i2c_rw_data_inst|wr_i2c_data_num [3] $ ((((\i2c_rw_data_inst|wr_i2c_data_num[2]~7 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , 
// !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[3]~5  = CARRY(((!\i2c_rw_data_inst|wr_i2c_data_num[2]~7 )) # (!\i2c_rw_data_inst|wr_i2c_data_num [3]))
// \i2c_rw_data_inst|wr_i2c_data_num[3]~5COUT1_30  = CARRY(((!\i2c_rw_data_inst|wr_i2c_data_num[2]~7COUT1_28 )) # (!\i2c_rw_data_inst|wr_i2c_data_num [3]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_i2c_data_num [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|wr_i2c_data_num[2]~7 ),
	.cin1(\i2c_rw_data_inst|wr_i2c_data_num[2]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [3]),
	.cout(),
	.cout0(\i2c_rw_data_inst|wr_i2c_data_num[3]~5 ),
	.cout1(\i2c_rw_data_inst|wr_i2c_data_num[3]~5COUT1_30 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .cin0_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .cin1_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[4] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [4] = DFFEAS(\i2c_rw_data_inst|wr_i2c_data_num [4] $ ((((!\i2c_rw_data_inst|wr_i2c_data_num[3]~5 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , 
// !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[4]~9  = CARRY((\i2c_rw_data_inst|wr_i2c_data_num [4] & ((!\i2c_rw_data_inst|wr_i2c_data_num[3]~5COUT1_30 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_i2c_data_num [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|wr_i2c_data_num[3]~5 ),
	.cin1(\i2c_rw_data_inst|wr_i2c_data_num[3]~5COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [4]),
	.cout(\i2c_rw_data_inst|wr_i2c_data_num[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .cin0_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .cin1_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[5] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [5] = DFFEAS(\i2c_rw_data_inst|wr_i2c_data_num [5] $ ((((\i2c_rw_data_inst|wr_i2c_data_num[4]~9 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , 
// !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[5]~11  = CARRY(((!\i2c_rw_data_inst|wr_i2c_data_num[4]~9 )) # (!\i2c_rw_data_inst|wr_i2c_data_num [5]))
// \i2c_rw_data_inst|wr_i2c_data_num[5]~11COUT1_32  = CARRY(((!\i2c_rw_data_inst|wr_i2c_data_num[4]~9 )) # (!\i2c_rw_data_inst|wr_i2c_data_num [5]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_i2c_data_num [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(\i2c_rw_data_inst|wr_i2c_data_num[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [5]),
	.cout(),
	.cout0(\i2c_rw_data_inst|wr_i2c_data_num[5]~11 ),
	.cout1(\i2c_rw_data_inst|wr_i2c_data_num[5]~11COUT1_32 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .cin_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[6] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [6] = DFFEAS(\i2c_rw_data_inst|wr_i2c_data_num [6] $ ((((!(!\i2c_rw_data_inst|wr_i2c_data_num[4]~9  & \i2c_rw_data_inst|wr_i2c_data_num[5]~11 ) # (\i2c_rw_data_inst|wr_i2c_data_num[4]~9  & 
// \i2c_rw_data_inst|wr_i2c_data_num[5]~11COUT1_32 ))))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , !\i2c_rw_data_inst|wr_en~regout , )
// \i2c_rw_data_inst|wr_i2c_data_num[6]~13  = CARRY((\i2c_rw_data_inst|wr_i2c_data_num [6] & ((!\i2c_rw_data_inst|wr_i2c_data_num[5]~11 ))))
// \i2c_rw_data_inst|wr_i2c_data_num[6]~13COUT1_34  = CARRY((\i2c_rw_data_inst|wr_i2c_data_num [6] & ((!\i2c_rw_data_inst|wr_i2c_data_num[5]~11COUT1_32 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_i2c_data_num [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(\i2c_rw_data_inst|wr_i2c_data_num[4]~9 ),
	.cin0(\i2c_rw_data_inst|wr_i2c_data_num[5]~11 ),
	.cin1(\i2c_rw_data_inst|wr_i2c_data_num[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [6]),
	.cout(),
	.cout0(\i2c_rw_data_inst|wr_i2c_data_num[6]~13 ),
	.cout1(\i2c_rw_data_inst|wr_i2c_data_num[6]~13COUT1_34 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .cin0_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .cin1_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .cin_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \i2c_rw_data_inst|wr_i2c_data_num[7] (
// Equation(s):
// \i2c_rw_data_inst|wr_i2c_data_num [7] = DFFEAS((\i2c_rw_data_inst|wr_i2c_data_num [7] $ (((!\i2c_rw_data_inst|wr_i2c_data_num[4]~9  & \i2c_rw_data_inst|wr_i2c_data_num[6]~13 ) # (\i2c_rw_data_inst|wr_i2c_data_num[4]~9  & 
// \i2c_rw_data_inst|wr_i2c_data_num[6]~13COUT1_34 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , !\i2c_rw_data_inst|wr_en~regout , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_i2c_data_num [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|wr_en~regout ),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(\i2c_rw_data_inst|wr_i2c_data_num[4]~9 ),
	.cin0(\i2c_rw_data_inst|wr_i2c_data_num[6]~13 ),
	.cin1(\i2c_rw_data_inst|wr_i2c_data_num[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_i2c_data_num [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .cin0_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .cin1_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .cin_used = "true";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .lut_mask = "3c3c";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|wr_i2c_data_num[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \i2c_rw_data_inst|always6~1 (
// Equation(s):
// \i2c_rw_data_inst|always6~1_combout  = (!\i2c_rw_data_inst|wr_i2c_data_num [5] & (!\i2c_rw_data_inst|wr_i2c_data_num [2] & (!\i2c_rw_data_inst|wr_i2c_data_num [4] & \i2c_rw_data_inst|wr_i2c_data_num [3])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|wr_i2c_data_num [5]),
	.datab(\i2c_rw_data_inst|wr_i2c_data_num [2]),
	.datac(\i2c_rw_data_inst|wr_i2c_data_num [4]),
	.datad(\i2c_rw_data_inst|wr_i2c_data_num [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|always6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|always6~1 .lut_mask = "0100";
defparam \i2c_rw_data_inst|always6~1 .operation_mode = "normal";
defparam \i2c_rw_data_inst|always6~1 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|always6~1 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|always6~1 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|always6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \i2c_rw_data_inst|always6~2 (
// Equation(s):
// \i2c_rw_data_inst|always6~2_combout  = ((!\i2c_rw_data_inst|wr_i2c_data_num [7] & (!\i2c_rw_data_inst|wr_i2c_data_num [6] & \i2c_rw_data_inst|always6~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_i2c_data_num [7]),
	.datac(\i2c_rw_data_inst|wr_i2c_data_num [6]),
	.datad(\i2c_rw_data_inst|always6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|always6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|always6~2 .lut_mask = "0300";
defparam \i2c_rw_data_inst|always6~2 .operation_mode = "normal";
defparam \i2c_rw_data_inst|always6~2 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|always6~2 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|always6~2 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|always6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \i2c_rw_data_inst|cnt_wr[0] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [0] = DFFEAS(((!\i2c_rw_data_inst|cnt_wr [0])), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[0]~1  = CARRY(((\i2c_rw_data_inst|cnt_wr [0])))
// \i2c_rw_data_inst|cnt_wr[0]~1COUT1_24  = CARRY(((\i2c_rw_data_inst|cnt_wr [0])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_wr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [0]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_wr[0]~1 ),
	.cout1(\i2c_rw_data_inst|cnt_wr[0]~1COUT1_24 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[0] .lut_mask = "33cc";
defparam \i2c_rw_data_inst|cnt_wr[0] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|cnt_wr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \i2c_rw_data_inst|cnt_wr[1] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [1] = DFFEAS((\i2c_rw_data_inst|cnt_wr [1] $ ((\i2c_rw_data_inst|cnt_wr[0]~1 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[1]~3  = CARRY(((!\i2c_rw_data_inst|cnt_wr[0]~1 ) # (!\i2c_rw_data_inst|cnt_wr [1])))
// \i2c_rw_data_inst|cnt_wr[1]~3COUT1_26  = CARRY(((!\i2c_rw_data_inst|cnt_wr[0]~1COUT1_24 ) # (!\i2c_rw_data_inst|cnt_wr [1])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_wr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_wr[0]~1 ),
	.cin1(\i2c_rw_data_inst|cnt_wr[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [1]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_wr[1]~3 ),
	.cout1(\i2c_rw_data_inst|cnt_wr[1]~3COUT1_26 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[1] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[1] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[1] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|cnt_wr[1] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[1] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \i2c_rw_data_inst|cnt_wr[2] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [2] = DFFEAS((\i2c_rw_data_inst|cnt_wr [2] $ ((!\i2c_rw_data_inst|cnt_wr[1]~3 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[2]~5  = CARRY(((\i2c_rw_data_inst|cnt_wr [2] & !\i2c_rw_data_inst|cnt_wr[1]~3 )))
// \i2c_rw_data_inst|cnt_wr[2]~5COUT1_28  = CARRY(((\i2c_rw_data_inst|cnt_wr [2] & !\i2c_rw_data_inst|cnt_wr[1]~3COUT1_26 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_wr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_wr[1]~3 ),
	.cin1(\i2c_rw_data_inst|cnt_wr[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [2]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_wr[2]~5 ),
	.cout1(\i2c_rw_data_inst|cnt_wr[2]~5COUT1_28 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[2] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[2] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[2] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_wr[2] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[2] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \i2c_rw_data_inst|cnt_wr[3] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [3] = DFFEAS(\i2c_rw_data_inst|cnt_wr [3] $ ((((\i2c_rw_data_inst|cnt_wr[2]~5 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[3]~7  = CARRY(((!\i2c_rw_data_inst|cnt_wr[2]~5 )) # (!\i2c_rw_data_inst|cnt_wr [3]))
// \i2c_rw_data_inst|cnt_wr[3]~7COUT1_30  = CARRY(((!\i2c_rw_data_inst|cnt_wr[2]~5COUT1_28 )) # (!\i2c_rw_data_inst|cnt_wr [3]))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_wr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_wr[2]~5 ),
	.cin1(\i2c_rw_data_inst|cnt_wr[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [3]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_wr[3]~7 ),
	.cout1(\i2c_rw_data_inst|cnt_wr[3]~7COUT1_30 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[3] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[3] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[3] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_wr[3] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[3] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \i2c_rw_data_inst|cnt_wr[4] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [4] = DFFEAS(\i2c_rw_data_inst|cnt_wr [4] $ ((((!\i2c_rw_data_inst|cnt_wr[3]~7 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[4]~13  = CARRY((\i2c_rw_data_inst|cnt_wr [4] & ((!\i2c_rw_data_inst|cnt_wr[3]~7COUT1_30 ))))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_wr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_wr[3]~7 ),
	.cin1(\i2c_rw_data_inst|cnt_wr[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [4]),
	.cout(\i2c_rw_data_inst|cnt_wr[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[4] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[4] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[4] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|cnt_wr[4] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[4] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \i2c_rw_data_inst|cnt_wr[5] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [5] = DFFEAS(\i2c_rw_data_inst|cnt_wr [5] $ ((((\i2c_rw_data_inst|cnt_wr[4]~13 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[5]~15  = CARRY(((!\i2c_rw_data_inst|cnt_wr[4]~13 )) # (!\i2c_rw_data_inst|cnt_wr [5]))
// \i2c_rw_data_inst|cnt_wr[5]~15COUT1_32  = CARRY(((!\i2c_rw_data_inst|cnt_wr[4]~13 )) # (!\i2c_rw_data_inst|cnt_wr [5]))

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|cnt_wr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_wr[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [5]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_wr[5]~15 ),
	.cout1(\i2c_rw_data_inst|cnt_wr[5]~15COUT1_32 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[5] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[5] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_wr[5] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[5] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \i2c_rw_data_inst|cnt_wr[6] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [6] = DFFEAS((\i2c_rw_data_inst|cnt_wr [6] $ ((!(!\i2c_rw_data_inst|cnt_wr[4]~13  & \i2c_rw_data_inst|cnt_wr[5]~15 ) # (\i2c_rw_data_inst|cnt_wr[4]~13  & \i2c_rw_data_inst|cnt_wr[5]~15COUT1_32 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )
// \i2c_rw_data_inst|cnt_wr[6]~9  = CARRY(((\i2c_rw_data_inst|cnt_wr [6] & !\i2c_rw_data_inst|cnt_wr[5]~15 )))
// \i2c_rw_data_inst|cnt_wr[6]~9COUT1_34  = CARRY(((\i2c_rw_data_inst|cnt_wr [6] & !\i2c_rw_data_inst|cnt_wr[5]~15COUT1_32 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_wr [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_wr[4]~13 ),
	.cin0(\i2c_rw_data_inst|cnt_wr[5]~15 ),
	.cin1(\i2c_rw_data_inst|cnt_wr[5]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [6]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_wr[6]~9 ),
	.cout1(\i2c_rw_data_inst|cnt_wr[6]~9COUT1_34 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[6] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[6] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[6] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[6] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_wr[6] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_wr[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[6] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \i2c_rw_data_inst|cnt_wr[7] (
// Equation(s):
// \i2c_rw_data_inst|cnt_wr [7] = DFFEAS((\i2c_rw_data_inst|cnt_wr [7] $ (((!\i2c_rw_data_inst|cnt_wr[4]~13  & \i2c_rw_data_inst|cnt_wr[6]~9 ) # (\i2c_rw_data_inst|cnt_wr[4]~13  & \i2c_rw_data_inst|cnt_wr[6]~9COUT1_34 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , , , , !\i2c_rw_data_inst|write_valid~regout , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_wr [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(!\i2c_rw_data_inst|write_valid~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_wr[4]~13 ),
	.cin0(\i2c_rw_data_inst|cnt_wr[6]~9 ),
	.cin1(\i2c_rw_data_inst|cnt_wr[6]~9COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_wr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_wr[7] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[7] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[7] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_wr[7] .lut_mask = "3c3c";
defparam \i2c_rw_data_inst|cnt_wr[7] .operation_mode = "normal";
defparam \i2c_rw_data_inst|cnt_wr[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_wr[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_wr[7] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_wr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \i2c_rw_data_inst|Equal0~1 (
// Equation(s):
// \i2c_rw_data_inst|Equal0~1_combout  = (!\i2c_rw_data_inst|cnt_wr [4] & (\i2c_rw_data_inst|cnt_wr [7] & (!\i2c_rw_data_inst|cnt_wr [5] & \i2c_rw_data_inst|cnt_wr [6])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_wr [4]),
	.datab(\i2c_rw_data_inst|cnt_wr [7]),
	.datac(\i2c_rw_data_inst|cnt_wr [5]),
	.datad(\i2c_rw_data_inst|cnt_wr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal0~1 .lut_mask = "0400";
defparam \i2c_rw_data_inst|Equal0~1 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal0~1 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal0~1 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal0~1 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \key_wr~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_wr~combout ),
	.padio(key_wr));
// synopsys translate_off
defparam \key_wr~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \key_wr_inst|cnt_20ms[0] (
// Equation(s):
// \key_wr_inst|cnt_20ms [0] = DFFEAS(((!\key_wr_inst|cnt_20ms [0])), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[0]~39  = CARRY(((\key_wr_inst|cnt_20ms [0])))
// \key_wr_inst|cnt_20ms[0]~39COUT1_58  = CARRY(((\key_wr_inst|cnt_20ms [0])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [0]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[0]~39 ),
	.cout1(\key_wr_inst|cnt_20ms[0]~39COUT1_58 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[0] .lut_mask = "33cc";
defparam \key_wr_inst|cnt_20ms[0] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[0] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[0] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[0] .sum_lutc_input = "datac";
defparam \key_wr_inst|cnt_20ms[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \key_wr_inst|cnt_20ms[1] (
// Equation(s):
// \key_wr_inst|cnt_20ms [1] = DFFEAS((\key_wr_inst|cnt_20ms [1] $ ((\key_wr_inst|cnt_20ms[0]~39 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[1]~7  = CARRY(((!\key_wr_inst|cnt_20ms[0]~39 ) # (!\key_wr_inst|cnt_20ms [1])))
// \key_wr_inst|cnt_20ms[1]~7COUT1_60  = CARRY(((!\key_wr_inst|cnt_20ms[0]~39COUT1_58 ) # (!\key_wr_inst|cnt_20ms [1])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_wr_inst|cnt_20ms[0]~39 ),
	.cin1(\key_wr_inst|cnt_20ms[0]~39COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [1]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[1]~7 ),
	.cout1(\key_wr_inst|cnt_20ms[1]~7COUT1_60 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[1] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[1] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[1] .lut_mask = "3c3f";
defparam \key_wr_inst|cnt_20ms[1] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[1] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[1] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[1] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \key_wr_inst|cnt_20ms[2] (
// Equation(s):
// \key_wr_inst|cnt_20ms [2] = DFFEAS((\key_wr_inst|cnt_20ms [2] $ ((!\key_wr_inst|cnt_20ms[1]~7 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[2]~9  = CARRY(((\key_wr_inst|cnt_20ms [2] & !\key_wr_inst|cnt_20ms[1]~7 )))
// \key_wr_inst|cnt_20ms[2]~9COUT1_62  = CARRY(((\key_wr_inst|cnt_20ms [2] & !\key_wr_inst|cnt_20ms[1]~7COUT1_60 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_wr_inst|cnt_20ms[1]~7 ),
	.cin1(\key_wr_inst|cnt_20ms[1]~7COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [2]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[2]~9 ),
	.cout1(\key_wr_inst|cnt_20ms[2]~9COUT1_62 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[2] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[2] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[2] .lut_mask = "c30c";
defparam \key_wr_inst|cnt_20ms[2] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[2] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[2] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[2] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \key_wr_inst|cnt_20ms[3] (
// Equation(s):
// \key_wr_inst|cnt_20ms [3] = DFFEAS(\key_wr_inst|cnt_20ms [3] $ ((((\key_wr_inst|cnt_20ms[2]~9 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[3]~11  = CARRY(((!\key_wr_inst|cnt_20ms[2]~9 )) # (!\key_wr_inst|cnt_20ms [3]))
// \key_wr_inst|cnt_20ms[3]~11COUT1_64  = CARRY(((!\key_wr_inst|cnt_20ms[2]~9COUT1_62 )) # (!\key_wr_inst|cnt_20ms [3]))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_wr_inst|cnt_20ms[2]~9 ),
	.cin1(\key_wr_inst|cnt_20ms[2]~9COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [3]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[3]~11 ),
	.cout1(\key_wr_inst|cnt_20ms[3]~11COUT1_64 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[3] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[3] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[3] .lut_mask = "5a5f";
defparam \key_wr_inst|cnt_20ms[3] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[3] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[3] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[3] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \key_wr_inst|cnt_20ms[4] (
// Equation(s):
// \key_wr_inst|cnt_20ms [4] = DFFEAS(\key_wr_inst|cnt_20ms [4] $ ((((!\key_wr_inst|cnt_20ms[3]~11 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[4]~13  = CARRY((\key_wr_inst|cnt_20ms [4] & ((!\key_wr_inst|cnt_20ms[3]~11COUT1_64 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(gnd),
	.cin0(\key_wr_inst|cnt_20ms[3]~11 ),
	.cin1(\key_wr_inst|cnt_20ms[3]~11COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [4]),
	.cout(\key_wr_inst|cnt_20ms[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[4] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[4] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[4] .lut_mask = "a50a";
defparam \key_wr_inst|cnt_20ms[4] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[4] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[4] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[4] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \key_wr_inst|cnt_20ms[5] (
// Equation(s):
// \key_wr_inst|cnt_20ms [5] = DFFEAS(\key_wr_inst|cnt_20ms [5] $ ((((\key_wr_inst|cnt_20ms[4]~13 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[5]~15  = CARRY(((!\key_wr_inst|cnt_20ms[4]~13 )) # (!\key_wr_inst|cnt_20ms [5]))
// \key_wr_inst|cnt_20ms[5]~15COUT1_66  = CARRY(((!\key_wr_inst|cnt_20ms[4]~13 )) # (!\key_wr_inst|cnt_20ms [5]))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [5]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[5]~15 ),
	.cout1(\key_wr_inst|cnt_20ms[5]~15COUT1_66 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[5] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[5] .lut_mask = "5a5f";
defparam \key_wr_inst|cnt_20ms[5] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[5] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[5] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[5] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \key_wr_inst|cnt_20ms[6] (
// Equation(s):
// \key_wr_inst|cnt_20ms [6] = DFFEAS(\key_wr_inst|cnt_20ms [6] $ ((((!(!\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[5]~15 ) # (\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[5]~15COUT1_66 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[6]~17  = CARRY((\key_wr_inst|cnt_20ms [6] & ((!\key_wr_inst|cnt_20ms[5]~15 ))))
// \key_wr_inst|cnt_20ms[6]~17COUT1_68  = CARRY((\key_wr_inst|cnt_20ms [6] & ((!\key_wr_inst|cnt_20ms[5]~15COUT1_66 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[4]~13 ),
	.cin0(\key_wr_inst|cnt_20ms[5]~15 ),
	.cin1(\key_wr_inst|cnt_20ms[5]~15COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [6]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[6]~17 ),
	.cout1(\key_wr_inst|cnt_20ms[6]~17COUT1_68 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[6] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[6] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[6] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[6] .lut_mask = "a50a";
defparam \key_wr_inst|cnt_20ms[6] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[6] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[6] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[6] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \key_wr_inst|cnt_20ms[7] (
// Equation(s):
// \key_wr_inst|cnt_20ms [7] = DFFEAS((\key_wr_inst|cnt_20ms [7] $ (((!\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[6]~17 ) # (\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[6]~17COUT1_68 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[7]~19  = CARRY(((!\key_wr_inst|cnt_20ms[6]~17 ) # (!\key_wr_inst|cnt_20ms [7])))
// \key_wr_inst|cnt_20ms[7]~19COUT1_70  = CARRY(((!\key_wr_inst|cnt_20ms[6]~17COUT1_68 ) # (!\key_wr_inst|cnt_20ms [7])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[4]~13 ),
	.cin0(\key_wr_inst|cnt_20ms[6]~17 ),
	.cin1(\key_wr_inst|cnt_20ms[6]~17COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [7]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[7]~19 ),
	.cout1(\key_wr_inst|cnt_20ms[7]~19COUT1_70 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[7] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[7] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[7] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[7] .lut_mask = "3c3f";
defparam \key_wr_inst|cnt_20ms[7] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[7] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[7] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[7] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \key_wr_inst|cnt_20ms[8] (
// Equation(s):
// \key_wr_inst|cnt_20ms [8] = DFFEAS(\key_wr_inst|cnt_20ms [8] $ ((((!(!\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[7]~19 ) # (\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[7]~19COUT1_70 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[8]~21  = CARRY((\key_wr_inst|cnt_20ms [8] & ((!\key_wr_inst|cnt_20ms[7]~19 ))))
// \key_wr_inst|cnt_20ms[8]~21COUT1_72  = CARRY((\key_wr_inst|cnt_20ms [8] & ((!\key_wr_inst|cnt_20ms[7]~19COUT1_70 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[4]~13 ),
	.cin0(\key_wr_inst|cnt_20ms[7]~19 ),
	.cin1(\key_wr_inst|cnt_20ms[7]~19COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [8]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[8]~21 ),
	.cout1(\key_wr_inst|cnt_20ms[8]~21COUT1_72 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[8] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[8] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[8] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[8] .lut_mask = "a50a";
defparam \key_wr_inst|cnt_20ms[8] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[8] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[8] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[8] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \key_wr_inst|cnt_20ms[9] (
// Equation(s):
// \key_wr_inst|cnt_20ms [9] = DFFEAS((\key_wr_inst|cnt_20ms [9] $ (((!\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[8]~21 ) # (\key_wr_inst|cnt_20ms[4]~13  & \key_wr_inst|cnt_20ms[8]~21COUT1_72 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[9]~23  = CARRY(((!\key_wr_inst|cnt_20ms[8]~21COUT1_72 ) # (!\key_wr_inst|cnt_20ms [9])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[4]~13 ),
	.cin0(\key_wr_inst|cnt_20ms[8]~21 ),
	.cin1(\key_wr_inst|cnt_20ms[8]~21COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [9]),
	.cout(\key_wr_inst|cnt_20ms[9]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[9] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[9] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[9] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[9] .lut_mask = "3c3f";
defparam \key_wr_inst|cnt_20ms[9] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[9] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[9] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[9] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \key_wr_inst|cnt_20ms[10] (
// Equation(s):
// \key_wr_inst|cnt_20ms [10] = DFFEAS((\key_wr_inst|cnt_20ms [10] $ ((!\key_wr_inst|cnt_20ms[9]~23 ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[10]~25  = CARRY(((\key_wr_inst|cnt_20ms [10] & !\key_wr_inst|cnt_20ms[9]~23 )))
// \key_wr_inst|cnt_20ms[10]~25COUT1_74  = CARRY(((\key_wr_inst|cnt_20ms [10] & !\key_wr_inst|cnt_20ms[9]~23 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[9]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [10]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[10]~25 ),
	.cout1(\key_wr_inst|cnt_20ms[10]~25COUT1_74 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[10] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[10] .lut_mask = "c30c";
defparam \key_wr_inst|cnt_20ms[10] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[10] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[10] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[10] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \key_wr_inst|cnt_20ms[11] (
// Equation(s):
// \key_wr_inst|cnt_20ms [11] = DFFEAS((\key_wr_inst|cnt_20ms [11] $ (((!\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[10]~25 ) # (\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[10]~25COUT1_74 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[11]~27  = CARRY(((!\key_wr_inst|cnt_20ms[10]~25 ) # (!\key_wr_inst|cnt_20ms [11])))
// \key_wr_inst|cnt_20ms[11]~27COUT1_76  = CARRY(((!\key_wr_inst|cnt_20ms[10]~25COUT1_74 ) # (!\key_wr_inst|cnt_20ms [11])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[9]~23 ),
	.cin0(\key_wr_inst|cnt_20ms[10]~25 ),
	.cin1(\key_wr_inst|cnt_20ms[10]~25COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [11]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[11]~27 ),
	.cout1(\key_wr_inst|cnt_20ms[11]~27COUT1_76 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[11] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[11] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[11] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[11] .lut_mask = "3c3f";
defparam \key_wr_inst|cnt_20ms[11] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[11] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[11] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[11] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \key_wr_inst|cnt_20ms[12] (
// Equation(s):
// \key_wr_inst|cnt_20ms [12] = DFFEAS((\key_wr_inst|cnt_20ms [12] $ ((!(!\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[11]~27 ) # (\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[11]~27COUT1_76 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[12]~29  = CARRY(((\key_wr_inst|cnt_20ms [12] & !\key_wr_inst|cnt_20ms[11]~27 )))
// \key_wr_inst|cnt_20ms[12]~29COUT1_78  = CARRY(((\key_wr_inst|cnt_20ms [12] & !\key_wr_inst|cnt_20ms[11]~27COUT1_76 )))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[9]~23 ),
	.cin0(\key_wr_inst|cnt_20ms[11]~27 ),
	.cin1(\key_wr_inst|cnt_20ms[11]~27COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [12]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[12]~29 ),
	.cout1(\key_wr_inst|cnt_20ms[12]~29COUT1_78 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[12] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[12] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[12] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[12] .lut_mask = "c30c";
defparam \key_wr_inst|cnt_20ms[12] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[12] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[12] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[12] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \key_wr_inst|cnt_20ms[13] (
// Equation(s):
// \key_wr_inst|cnt_20ms [13] = DFFEAS(\key_wr_inst|cnt_20ms [13] $ (((((!\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[12]~29 ) # (\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[12]~29COUT1_78 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[13]~35  = CARRY(((!\key_wr_inst|cnt_20ms[12]~29 )) # (!\key_wr_inst|cnt_20ms [13]))
// \key_wr_inst|cnt_20ms[13]~35COUT1_80  = CARRY(((!\key_wr_inst|cnt_20ms[12]~29COUT1_78 )) # (!\key_wr_inst|cnt_20ms [13]))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[9]~23 ),
	.cin0(\key_wr_inst|cnt_20ms[12]~29 ),
	.cin1(\key_wr_inst|cnt_20ms[12]~29COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [13]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[13]~35 ),
	.cout1(\key_wr_inst|cnt_20ms[13]~35COUT1_80 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[13] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[13] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[13] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[13] .lut_mask = "5a5f";
defparam \key_wr_inst|cnt_20ms[13] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[13] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[13] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[13] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \key_wr_inst|cnt_20ms[14] (
// Equation(s):
// \key_wr_inst|cnt_20ms [14] = DFFEAS(\key_wr_inst|cnt_20ms [14] $ ((((!(!\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[13]~35 ) # (\key_wr_inst|cnt_20ms[9]~23  & \key_wr_inst|cnt_20ms[13]~35COUT1_80 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[14]~31  = CARRY((\key_wr_inst|cnt_20ms [14] & ((!\key_wr_inst|cnt_20ms[13]~35COUT1_80 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[9]~23 ),
	.cin0(\key_wr_inst|cnt_20ms[13]~35 ),
	.cin1(\key_wr_inst|cnt_20ms[13]~35COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [14]),
	.cout(\key_wr_inst|cnt_20ms[14]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[14] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[14] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[14] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[14] .lut_mask = "a50a";
defparam \key_wr_inst|cnt_20ms[14] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[14] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[14] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[14] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \key_wr_inst|cnt_20ms[15] (
// Equation(s):
// \key_wr_inst|cnt_20ms [15] = DFFEAS(\key_wr_inst|cnt_20ms [15] $ ((((\key_wr_inst|cnt_20ms[14]~31 )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[15]~37  = CARRY(((!\key_wr_inst|cnt_20ms[14]~31 )) # (!\key_wr_inst|cnt_20ms [15]))
// \key_wr_inst|cnt_20ms[15]~37COUT1_82  = CARRY(((!\key_wr_inst|cnt_20ms[14]~31 )) # (!\key_wr_inst|cnt_20ms [15]))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[14]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [15]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[15]~37 ),
	.cout1(\key_wr_inst|cnt_20ms[15]~37COUT1_82 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[15] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[15] .lut_mask = "5a5f";
defparam \key_wr_inst|cnt_20ms[15] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[15] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[15] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[15] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \key_wr_inst|cnt_20ms[16] (
// Equation(s):
// \key_wr_inst|cnt_20ms [16] = DFFEAS(\key_wr_inst|cnt_20ms [16] $ ((((!(!\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[15]~37 ) # (\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[15]~37COUT1_82 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[16]~33  = CARRY((\key_wr_inst|cnt_20ms [16] & ((!\key_wr_inst|cnt_20ms[15]~37 ))))
// \key_wr_inst|cnt_20ms[16]~33COUT1_84  = CARRY((\key_wr_inst|cnt_20ms [16] & ((!\key_wr_inst|cnt_20ms[15]~37COUT1_82 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[14]~31 ),
	.cin0(\key_wr_inst|cnt_20ms[15]~37 ),
	.cin1(\key_wr_inst|cnt_20ms[15]~37COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [16]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[16]~33 ),
	.cout1(\key_wr_inst|cnt_20ms[16]~33COUT1_84 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[16] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[16] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[16] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[16] .lut_mask = "a50a";
defparam \key_wr_inst|cnt_20ms[16] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[16] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[16] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[16] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \key_wr_inst|cnt_20ms[17] (
// Equation(s):
// \key_wr_inst|cnt_20ms [17] = DFFEAS((\key_wr_inst|cnt_20ms [17] $ (((!\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[16]~33 ) # (\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[16]~33COUT1_84 )))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[17]~1  = CARRY(((!\key_wr_inst|cnt_20ms[16]~33 ) # (!\key_wr_inst|cnt_20ms [17])))
// \key_wr_inst|cnt_20ms[17]~1COUT1_86  = CARRY(((!\key_wr_inst|cnt_20ms[16]~33COUT1_84 ) # (!\key_wr_inst|cnt_20ms [17])))

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\key_wr_inst|cnt_20ms [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[14]~31 ),
	.cin0(\key_wr_inst|cnt_20ms[16]~33 ),
	.cin1(\key_wr_inst|cnt_20ms[16]~33COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [17]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[17]~1 ),
	.cout1(\key_wr_inst|cnt_20ms[17]~1COUT1_86 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[17] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[17] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[17] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[17] .lut_mask = "3c3f";
defparam \key_wr_inst|cnt_20ms[17] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[17] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[17] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[17] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \key_wr_inst|cnt_20ms[18] (
// Equation(s):
// \key_wr_inst|cnt_20ms [18] = DFFEAS(\key_wr_inst|cnt_20ms [18] $ ((((!(!\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[17]~1 ) # (\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[17]~1COUT1_86 ))))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )
// \key_wr_inst|cnt_20ms[18]~3  = CARRY((\key_wr_inst|cnt_20ms [18] & ((!\key_wr_inst|cnt_20ms[17]~1 ))))
// \key_wr_inst|cnt_20ms[18]~3COUT1_88  = CARRY((\key_wr_inst|cnt_20ms [18] & ((!\key_wr_inst|cnt_20ms[17]~1COUT1_86 ))))

	.clk(\sys_clk~combout ),
	.dataa(\key_wr_inst|cnt_20ms [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[14]~31 ),
	.cin0(\key_wr_inst|cnt_20ms[17]~1 ),
	.cin1(\key_wr_inst|cnt_20ms[17]~1COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [18]),
	.cout(),
	.cout0(\key_wr_inst|cnt_20ms[18]~3 ),
	.cout1(\key_wr_inst|cnt_20ms[18]~3COUT1_88 ));
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[18] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[18] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[18] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[18] .lut_mask = "a50a";
defparam \key_wr_inst|cnt_20ms[18] .operation_mode = "arithmetic";
defparam \key_wr_inst|cnt_20ms[18] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[18] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[18] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \key_wr_inst|cnt_20ms[19] (
// Equation(s):
// \key_wr_inst|cnt_20ms [19] = DFFEAS((((!\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[18]~3 ) # (\key_wr_inst|cnt_20ms[14]~31  & \key_wr_inst|cnt_20ms[18]~3COUT1_88 ) $ (\key_wr_inst|cnt_20ms [19]))), GLOBAL(\sys_clk~combout ), 
// GLOBAL(\sys_rst_n~combout ), , \key_wr_inst|always0~0_combout , , , \key_wr~combout , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\key_wr_inst|cnt_20ms [19]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\key_wr~combout ),
	.sload(gnd),
	.ena(\key_wr_inst|always0~0_combout ),
	.cin(\key_wr_inst|cnt_20ms[14]~31 ),
	.cin0(\key_wr_inst|cnt_20ms[18]~3 ),
	.cin1(\key_wr_inst|cnt_20ms[18]~3COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|cnt_20ms [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|cnt_20ms[19] .cin0_used = "true";
defparam \key_wr_inst|cnt_20ms[19] .cin1_used = "true";
defparam \key_wr_inst|cnt_20ms[19] .cin_used = "true";
defparam \key_wr_inst|cnt_20ms[19] .lut_mask = "0ff0";
defparam \key_wr_inst|cnt_20ms[19] .operation_mode = "normal";
defparam \key_wr_inst|cnt_20ms[19] .output_mode = "reg_only";
defparam \key_wr_inst|cnt_20ms[19] .register_cascade_mode = "off";
defparam \key_wr_inst|cnt_20ms[19] .sum_lutc_input = "cin";
defparam \key_wr_inst|cnt_20ms[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \key_wr_inst|Equal1~2 (
// Equation(s):
// \key_wr_inst|Equal1~2_combout  = (!\key_wr_inst|cnt_20ms [10] & (!\key_wr_inst|cnt_20ms [12] & (!\key_wr_inst|cnt_20ms [11] & \key_wr_inst|cnt_20ms [9])))

	.clk(gnd),
	.dataa(\key_wr_inst|cnt_20ms [10]),
	.datab(\key_wr_inst|cnt_20ms [12]),
	.datac(\key_wr_inst|cnt_20ms [11]),
	.datad(\key_wr_inst|cnt_20ms [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|Equal1~2 .lut_mask = "0100";
defparam \key_wr_inst|Equal1~2 .operation_mode = "normal";
defparam \key_wr_inst|Equal1~2 .output_mode = "comb_only";
defparam \key_wr_inst|Equal1~2 .register_cascade_mode = "off";
defparam \key_wr_inst|Equal1~2 .sum_lutc_input = "datac";
defparam \key_wr_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \key_wr_inst|Equal1~3 (
// Equation(s):
// \key_wr_inst|Equal1~3_combout  = (!\key_wr_inst|cnt_20ms [15] & (!\key_wr_inst|cnt_20ms [13] & (\key_wr_inst|cnt_20ms [16] & \key_wr_inst|cnt_20ms [14])))

	.clk(gnd),
	.dataa(\key_wr_inst|cnt_20ms [15]),
	.datab(\key_wr_inst|cnt_20ms [13]),
	.datac(\key_wr_inst|cnt_20ms [16]),
	.datad(\key_wr_inst|cnt_20ms [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|Equal1~3 .lut_mask = "1000";
defparam \key_wr_inst|Equal1~3 .operation_mode = "normal";
defparam \key_wr_inst|Equal1~3 .output_mode = "comb_only";
defparam \key_wr_inst|Equal1~3 .register_cascade_mode = "off";
defparam \key_wr_inst|Equal1~3 .sum_lutc_input = "datac";
defparam \key_wr_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \key_wr_inst|Equal1~0 (
// Equation(s):
// \key_wr_inst|Equal1~0_combout  = (\key_wr_inst|cnt_20ms [4] & (\key_wr_inst|cnt_20ms [2] & (\key_wr_inst|cnt_20ms [1] & \key_wr_inst|cnt_20ms [3])))

	.clk(gnd),
	.dataa(\key_wr_inst|cnt_20ms [4]),
	.datab(\key_wr_inst|cnt_20ms [2]),
	.datac(\key_wr_inst|cnt_20ms [1]),
	.datad(\key_wr_inst|cnt_20ms [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|Equal1~0 .lut_mask = "8000";
defparam \key_wr_inst|Equal1~0 .operation_mode = "normal";
defparam \key_wr_inst|Equal1~0 .output_mode = "comb_only";
defparam \key_wr_inst|Equal1~0 .register_cascade_mode = "off";
defparam \key_wr_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \key_wr_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \key_wr_inst|Equal1~1 (
// Equation(s):
// \key_wr_inst|Equal1~1_combout  = (\key_wr_inst|cnt_20ms [5] & (!\key_wr_inst|cnt_20ms [8] & (!\key_wr_inst|cnt_20ms [6] & !\key_wr_inst|cnt_20ms [7])))

	.clk(gnd),
	.dataa(\key_wr_inst|cnt_20ms [5]),
	.datab(\key_wr_inst|cnt_20ms [8]),
	.datac(\key_wr_inst|cnt_20ms [6]),
	.datad(\key_wr_inst|cnt_20ms [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|Equal1~1 .lut_mask = "0002";
defparam \key_wr_inst|Equal1~1 .operation_mode = "normal";
defparam \key_wr_inst|Equal1~1 .output_mode = "comb_only";
defparam \key_wr_inst|Equal1~1 .register_cascade_mode = "off";
defparam \key_wr_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \key_wr_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \key_wr_inst|Equal1~4 (
// Equation(s):
// \key_wr_inst|Equal1~4_combout  = (\key_wr_inst|Equal1~2_combout  & (\key_wr_inst|Equal1~3_combout  & (\key_wr_inst|Equal1~0_combout  & \key_wr_inst|Equal1~1_combout )))

	.clk(gnd),
	.dataa(\key_wr_inst|Equal1~2_combout ),
	.datab(\key_wr_inst|Equal1~3_combout ),
	.datac(\key_wr_inst|Equal1~0_combout ),
	.datad(\key_wr_inst|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|Equal1~4 .lut_mask = "8000";
defparam \key_wr_inst|Equal1~4 .operation_mode = "normal";
defparam \key_wr_inst|Equal1~4 .output_mode = "comb_only";
defparam \key_wr_inst|Equal1~4 .register_cascade_mode = "off";
defparam \key_wr_inst|Equal1~4 .sum_lutc_input = "datac";
defparam \key_wr_inst|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \key_wr_inst|Equal1~5 (
// Equation(s):
// \key_wr_inst|Equal1~5_combout  = (\key_wr_inst|cnt_20ms [19] & (\key_wr_inst|cnt_20ms [17] & (\key_wr_inst|cnt_20ms [18] & \key_wr_inst|Equal1~4_combout )))

	.clk(gnd),
	.dataa(\key_wr_inst|cnt_20ms [19]),
	.datab(\key_wr_inst|cnt_20ms [17]),
	.datac(\key_wr_inst|cnt_20ms [18]),
	.datad(\key_wr_inst|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|Equal1~5 .lut_mask = "8000";
defparam \key_wr_inst|Equal1~5 .operation_mode = "normal";
defparam \key_wr_inst|Equal1~5 .output_mode = "comb_only";
defparam \key_wr_inst|Equal1~5 .register_cascade_mode = "off";
defparam \key_wr_inst|Equal1~5 .sum_lutc_input = "datac";
defparam \key_wr_inst|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \key_wr_inst|always0~0 (
// Equation(s):
// \key_wr_inst|always0~0_combout  = (\key_wr~combout ) # (((!\key_wr_inst|Equal1~5_combout ) # (!\key_wr_inst|cnt_20ms [0])))

	.clk(gnd),
	.dataa(\key_wr~combout ),
	.datab(vcc),
	.datac(\key_wr_inst|cnt_20ms [0]),
	.datad(\key_wr_inst|Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key_wr_inst|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|always0~0 .lut_mask = "afff";
defparam \key_wr_inst|always0~0 .operation_mode = "normal";
defparam \key_wr_inst|always0~0 .output_mode = "comb_only";
defparam \key_wr_inst|always0~0 .register_cascade_mode = "off";
defparam \key_wr_inst|always0~0 .sum_lutc_input = "datac";
defparam \key_wr_inst|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \key_wr_inst|key_flag (
// Equation(s):
// \key_wr_inst|key_flag~regout  = DFFEAS((((!\key_wr_inst|cnt_20ms [0] & \key_wr_inst|Equal1~5_combout ))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_wr_inst|cnt_20ms [0]),
	.datad(\key_wr_inst|Equal1~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key_wr_inst|key_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key_wr_inst|key_flag .lut_mask = "0f00";
defparam \key_wr_inst|key_flag .operation_mode = "normal";
defparam \key_wr_inst|key_flag .output_mode = "reg_only";
defparam \key_wr_inst|key_flag .register_cascade_mode = "off";
defparam \key_wr_inst|key_flag .sum_lutc_input = "datac";
defparam \key_wr_inst|key_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \i2c_rw_data_inst|Equal0~0 (
// Equation(s):
// \i2c_rw_data_inst|Equal0~0_combout  = (!\i2c_rw_data_inst|cnt_wr [3] & (\i2c_rw_data_inst|cnt_wr [2] & (\i2c_rw_data_inst|cnt_wr [0] & \i2c_rw_data_inst|cnt_wr [1])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_wr [3]),
	.datab(\i2c_rw_data_inst|cnt_wr [2]),
	.datac(\i2c_rw_data_inst|cnt_wr [0]),
	.datad(\i2c_rw_data_inst|cnt_wr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal0~0 .lut_mask = "4000";
defparam \i2c_rw_data_inst|Equal0~0 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal0~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal0~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \i2c_rw_data_inst|write_valid (
// Equation(s):
// \i2c_rw_data_inst|write_valid~regout  = DFFEAS((\i2c_rw_data_inst|Equal0~1_combout  & (!\i2c_rw_data_inst|Equal0~0_combout  & ((\i2c_rw_data_inst|write_valid~regout ) # (\key_wr_inst|key_flag~regout )))) # (!\i2c_rw_data_inst|Equal0~1_combout  & 
// ((\i2c_rw_data_inst|write_valid~regout ) # ((\key_wr_inst|key_flag~regout )))), GLOBAL(\sys_clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\i2c_rw_data_inst|Equal0~1_combout ),
	.datab(\i2c_rw_data_inst|write_valid~regout ),
	.datac(\key_wr_inst|key_flag~regout ),
	.datad(\i2c_rw_data_inst|Equal0~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|write_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|write_valid .lut_mask = "54fc";
defparam \i2c_rw_data_inst|write_valid .operation_mode = "normal";
defparam \i2c_rw_data_inst|write_valid .output_mode = "reg_only";
defparam \i2c_rw_data_inst|write_valid .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|write_valid .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|write_valid .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \i2c_rw_data_inst|wr_en (
// Equation(s):
// \i2c_rw_data_inst|wr_en~regout  = DFFEAS((\i2c_rw_data_inst|always6~0_combout  & (!\i2c_rw_data_inst|always6~2_combout  & ((\i2c_rw_data_inst|wr_en~regout ) # (\i2c_rw_data_inst|write_valid~regout )))) # (!\i2c_rw_data_inst|always6~0_combout  & 
// ((\i2c_rw_data_inst|wr_en~regout ) # ((\i2c_rw_data_inst|write_valid~regout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|always6~0_combout ),
	.datab(\i2c_rw_data_inst|wr_en~regout ),
	.datac(\i2c_rw_data_inst|always6~2_combout ),
	.datad(\i2c_rw_data_inst|write_valid~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_en .lut_mask = "5f4c";
defparam \i2c_rw_data_inst|wr_en .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_en .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_en .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_en .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \i2c_rw_data_inst|cnt_start[5]~34 (
// Equation(s):
// \i2c_rw_data_inst|cnt_start[5]~34_combout  = (((!\i2c_rw_data_inst|wr_en~regout  & !\i2c_rw_data_inst|rd_en~regout )) # (!\i2c_rw_data_inst|Equal2~4_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_en~regout ),
	.datac(\i2c_rw_data_inst|rd_en~regout ),
	.datad(\i2c_rw_data_inst|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[5]~34 .lut_mask = "03ff";
defparam \i2c_rw_data_inst|cnt_start[5]~34 .operation_mode = "normal";
defparam \i2c_rw_data_inst|cnt_start[5]~34 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|cnt_start[5]~34 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[5]~34 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|cnt_start[5]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \i2c_rw_data_inst|cnt_start[0] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [0] = DFFEAS(((!\i2c_rw_data_inst|cnt_start [0])), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[0]~3  = CARRY(((\i2c_rw_data_inst|cnt_start [0])))
// \i2c_rw_data_inst|cnt_start[0]~3COUT1_49  = CARRY(((\i2c_rw_data_inst|cnt_start [0])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [0]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[0]~3 ),
	.cout1(\i2c_rw_data_inst|cnt_start[0]~3COUT1_49 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[0] .lut_mask = "33cc";
defparam \i2c_rw_data_inst|cnt_start[0] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|cnt_start[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \i2c_rw_data_inst|cnt_start[1] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [1] = DFFEAS(\i2c_rw_data_inst|cnt_start [1] $ ((((\i2c_rw_data_inst|cnt_start[0]~3 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[1]~5  = CARRY(((!\i2c_rw_data_inst|cnt_start[0]~3 )) # (!\i2c_rw_data_inst|cnt_start [1]))
// \i2c_rw_data_inst|cnt_start[1]~5COUT1_51  = CARRY(((!\i2c_rw_data_inst|cnt_start[0]~3COUT1_49 )) # (!\i2c_rw_data_inst|cnt_start [1]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|cnt_start [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_start[0]~3 ),
	.cin1(\i2c_rw_data_inst|cnt_start[0]~3COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [1]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[1]~5 ),
	.cout1(\i2c_rw_data_inst|cnt_start[1]~5COUT1_51 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[1] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[1] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[1] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_start[1] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[1] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \i2c_rw_data_inst|cnt_start[2] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [2] = DFFEAS(\i2c_rw_data_inst|cnt_start [2] $ ((((!\i2c_rw_data_inst|cnt_start[1]~5 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[2]~7  = CARRY((\i2c_rw_data_inst|cnt_start [2] & ((!\i2c_rw_data_inst|cnt_start[1]~5COUT1_51 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|cnt_start [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|cnt_start[1]~5 ),
	.cin1(\i2c_rw_data_inst|cnt_start[1]~5COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [2]),
	.cout(\i2c_rw_data_inst|cnt_start[2]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[2] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[2] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[2] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|cnt_start[2] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[2] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \i2c_rw_data_inst|cnt_start[3] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [3] = DFFEAS(\i2c_rw_data_inst|cnt_start [3] $ ((((\i2c_rw_data_inst|cnt_start[2]~7 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[3]~9  = CARRY(((!\i2c_rw_data_inst|cnt_start[2]~7 )) # (!\i2c_rw_data_inst|cnt_start [3]))
// \i2c_rw_data_inst|cnt_start[3]~9COUT1_53  = CARRY(((!\i2c_rw_data_inst|cnt_start[2]~7 )) # (!\i2c_rw_data_inst|cnt_start [3]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|cnt_start [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[2]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [3]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[3]~9 ),
	.cout1(\i2c_rw_data_inst|cnt_start[3]~9COUT1_53 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[3] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[3] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_start[3] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[3] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \i2c_rw_data_inst|Equal2~0 (
// Equation(s):
// \i2c_rw_data_inst|Equal2~0_combout  = (((!\i2c_rw_data_inst|cnt_start [1]) # (!\i2c_rw_data_inst|cnt_start [3])) # (!\i2c_rw_data_inst|cnt_start [0])) # (!\i2c_rw_data_inst|cnt_start [2])

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_start [2]),
	.datab(\i2c_rw_data_inst|cnt_start [0]),
	.datac(\i2c_rw_data_inst|cnt_start [3]),
	.datad(\i2c_rw_data_inst|cnt_start [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal2~0 .lut_mask = "7fff";
defparam \i2c_rw_data_inst|Equal2~0 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal2~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal2~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal2~0 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \i2c_rw_data_inst|cnt_start[4] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [4] = DFFEAS((\i2c_rw_data_inst|cnt_start [4] $ ((!(!\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[3]~9 ) # (\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[3]~9COUT1_53 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[4]~15  = CARRY(((\i2c_rw_data_inst|cnt_start [4] & !\i2c_rw_data_inst|cnt_start[3]~9 )))
// \i2c_rw_data_inst|cnt_start[4]~15COUT1_55  = CARRY(((\i2c_rw_data_inst|cnt_start [4] & !\i2c_rw_data_inst|cnt_start[3]~9COUT1_53 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[2]~7 ),
	.cin0(\i2c_rw_data_inst|cnt_start[3]~9 ),
	.cin1(\i2c_rw_data_inst|cnt_start[3]~9COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [4]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[4]~15 ),
	.cout1(\i2c_rw_data_inst|cnt_start[4]~15COUT1_55 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[4] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[4] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[4] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[4] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_start[4] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[4] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \i2c_rw_data_inst|cnt_start[5] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [5] = DFFEAS((\i2c_rw_data_inst|cnt_start [5] $ (((!\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[4]~15 ) # (\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[4]~15COUT1_55 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[5]~11  = CARRY(((!\i2c_rw_data_inst|cnt_start[4]~15 ) # (!\i2c_rw_data_inst|cnt_start [5])))
// \i2c_rw_data_inst|cnt_start[5]~11COUT1_57  = CARRY(((!\i2c_rw_data_inst|cnt_start[4]~15COUT1_55 ) # (!\i2c_rw_data_inst|cnt_start [5])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[2]~7 ),
	.cin0(\i2c_rw_data_inst|cnt_start[4]~15 ),
	.cin1(\i2c_rw_data_inst|cnt_start[4]~15COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [5]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[5]~11 ),
	.cout1(\i2c_rw_data_inst|cnt_start[5]~11COUT1_57 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[5] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[5] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[5] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[5] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|cnt_start[5] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[5] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \i2c_rw_data_inst|cnt_start[6] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [6] = DFFEAS(\i2c_rw_data_inst|cnt_start [6] $ ((((!(!\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[5]~11 ) # (\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[5]~11COUT1_57 ))))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[6]~13  = CARRY((\i2c_rw_data_inst|cnt_start [6] & ((!\i2c_rw_data_inst|cnt_start[5]~11 ))))
// \i2c_rw_data_inst|cnt_start[6]~13COUT1_59  = CARRY((\i2c_rw_data_inst|cnt_start [6] & ((!\i2c_rw_data_inst|cnt_start[5]~11COUT1_57 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|cnt_start [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[2]~7 ),
	.cin0(\i2c_rw_data_inst|cnt_start[5]~11 ),
	.cin1(\i2c_rw_data_inst|cnt_start[5]~11COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [6]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[6]~13 ),
	.cout1(\i2c_rw_data_inst|cnt_start[6]~13COUT1_59 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[6] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[6] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[6] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[6] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|cnt_start[6] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[6] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \i2c_rw_data_inst|cnt_start[7] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [7] = DFFEAS((\i2c_rw_data_inst|cnt_start [7] $ (((!\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[6]~13 ) # (\i2c_rw_data_inst|cnt_start[2]~7  & \i2c_rw_data_inst|cnt_start[6]~13COUT1_59 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[7]~17  = CARRY(((!\i2c_rw_data_inst|cnt_start[6]~13COUT1_59 ) # (!\i2c_rw_data_inst|cnt_start [7])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[2]~7 ),
	.cin0(\i2c_rw_data_inst|cnt_start[6]~13 ),
	.cin1(\i2c_rw_data_inst|cnt_start[6]~13COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [7]),
	.cout(\i2c_rw_data_inst|cnt_start[7]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[7] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[7] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[7] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[7] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|cnt_start[7] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[7] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \i2c_rw_data_inst|cnt_start[8] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [8] = DFFEAS((\i2c_rw_data_inst|cnt_start [8] $ ((!\i2c_rw_data_inst|cnt_start[7]~17 ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[8]~19  = CARRY(((\i2c_rw_data_inst|cnt_start [8] & !\i2c_rw_data_inst|cnt_start[7]~17 )))
// \i2c_rw_data_inst|cnt_start[8]~19COUT1_61  = CARRY(((\i2c_rw_data_inst|cnt_start [8] & !\i2c_rw_data_inst|cnt_start[7]~17 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[7]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [8]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[8]~19 ),
	.cout1(\i2c_rw_data_inst|cnt_start[8]~19COUT1_61 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[8] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[8] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_start[8] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[8] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[8] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[8] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \i2c_rw_data_inst|cnt_start[9] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [9] = DFFEAS((\i2c_rw_data_inst|cnt_start [9] $ (((!\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[8]~19 ) # (\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[8]~19COUT1_61 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[9]~21  = CARRY(((!\i2c_rw_data_inst|cnt_start[8]~19 ) # (!\i2c_rw_data_inst|cnt_start [9])))
// \i2c_rw_data_inst|cnt_start[9]~21COUT1_63  = CARRY(((!\i2c_rw_data_inst|cnt_start[8]~19COUT1_61 ) # (!\i2c_rw_data_inst|cnt_start [9])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[7]~17 ),
	.cin0(\i2c_rw_data_inst|cnt_start[8]~19 ),
	.cin1(\i2c_rw_data_inst|cnt_start[8]~19COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [9]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[9]~21 ),
	.cout1(\i2c_rw_data_inst|cnt_start[9]~21COUT1_63 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[9] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[9] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[9] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[9] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|cnt_start[9] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[9] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[9] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[9] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \i2c_rw_data_inst|cnt_start[10] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [10] = DFFEAS((\i2c_rw_data_inst|cnt_start [10] $ ((!(!\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[9]~21 ) # (\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[9]~21COUT1_63 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[10]~23  = CARRY(((\i2c_rw_data_inst|cnt_start [10] & !\i2c_rw_data_inst|cnt_start[9]~21 )))
// \i2c_rw_data_inst|cnt_start[10]~23COUT1_65  = CARRY(((\i2c_rw_data_inst|cnt_start [10] & !\i2c_rw_data_inst|cnt_start[9]~21COUT1_63 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[7]~17 ),
	.cin0(\i2c_rw_data_inst|cnt_start[9]~21 ),
	.cin1(\i2c_rw_data_inst|cnt_start[9]~21COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [10]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[10]~23 ),
	.cout1(\i2c_rw_data_inst|cnt_start[10]~23COUT1_65 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[10] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[10] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[10] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[10] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_start[10] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[10] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[10] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[10] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \i2c_rw_data_inst|cnt_start[11] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [11] = DFFEAS(\i2c_rw_data_inst|cnt_start [11] $ (((((!\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[10]~23 ) # (\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[10]~23COUT1_65 ))))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[11]~25  = CARRY(((!\i2c_rw_data_inst|cnt_start[10]~23 )) # (!\i2c_rw_data_inst|cnt_start [11]))
// \i2c_rw_data_inst|cnt_start[11]~25COUT1_67  = CARRY(((!\i2c_rw_data_inst|cnt_start[10]~23COUT1_65 )) # (!\i2c_rw_data_inst|cnt_start [11]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|cnt_start [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[7]~17 ),
	.cin0(\i2c_rw_data_inst|cnt_start[10]~23 ),
	.cin1(\i2c_rw_data_inst|cnt_start[10]~23COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [11]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[11]~25 ),
	.cout1(\i2c_rw_data_inst|cnt_start[11]~25COUT1_67 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[11] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[11] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[11] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[11] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_start[11] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[11] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[11] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[11] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \i2c_rw_data_inst|cnt_start[12] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [12] = DFFEAS((\i2c_rw_data_inst|cnt_start [12] $ ((!(!\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[11]~25 ) # (\i2c_rw_data_inst|cnt_start[7]~17  & \i2c_rw_data_inst|cnt_start[11]~25COUT1_67 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[12]~27  = CARRY(((\i2c_rw_data_inst|cnt_start [12] & !\i2c_rw_data_inst|cnt_start[11]~25COUT1_67 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[7]~17 ),
	.cin0(\i2c_rw_data_inst|cnt_start[11]~25 ),
	.cin1(\i2c_rw_data_inst|cnt_start[11]~25COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [12]),
	.cout(\i2c_rw_data_inst|cnt_start[12]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[12] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[12] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[12] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[12] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_start[12] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[12] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[12] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[12] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \i2c_rw_data_inst|cnt_start[13] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [13] = DFFEAS(\i2c_rw_data_inst|cnt_start [13] $ ((((\i2c_rw_data_inst|cnt_start[12]~27 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[13]~29  = CARRY(((!\i2c_rw_data_inst|cnt_start[12]~27 )) # (!\i2c_rw_data_inst|cnt_start [13]))
// \i2c_rw_data_inst|cnt_start[13]~29COUT1_69  = CARRY(((!\i2c_rw_data_inst|cnt_start[12]~27 )) # (!\i2c_rw_data_inst|cnt_start [13]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|cnt_start [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[12]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [13]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[13]~29 ),
	.cout1(\i2c_rw_data_inst|cnt_start[13]~29COUT1_69 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[13] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[13] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|cnt_start[13] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[13] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[13] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[13] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \i2c_rw_data_inst|cnt_start[14] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [14] = DFFEAS((\i2c_rw_data_inst|cnt_start [14] $ ((!(!\i2c_rw_data_inst|cnt_start[12]~27  & \i2c_rw_data_inst|cnt_start[13]~29 ) # (\i2c_rw_data_inst|cnt_start[12]~27  & \i2c_rw_data_inst|cnt_start[13]~29COUT1_69 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )
// \i2c_rw_data_inst|cnt_start[14]~31  = CARRY(((\i2c_rw_data_inst|cnt_start [14] & !\i2c_rw_data_inst|cnt_start[13]~29 )))
// \i2c_rw_data_inst|cnt_start[14]~31COUT1_71  = CARRY(((\i2c_rw_data_inst|cnt_start [14] & !\i2c_rw_data_inst|cnt_start[13]~29COUT1_69 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[12]~27 ),
	.cin0(\i2c_rw_data_inst|cnt_start[13]~29 ),
	.cin1(\i2c_rw_data_inst|cnt_start[13]~29COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [14]),
	.cout(),
	.cout0(\i2c_rw_data_inst|cnt_start[14]~31 ),
	.cout1(\i2c_rw_data_inst|cnt_start[14]~31COUT1_71 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[14] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[14] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[14] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[14] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|cnt_start[14] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|cnt_start[14] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[14] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[14] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \i2c_rw_data_inst|cnt_start[15] (
// Equation(s):
// \i2c_rw_data_inst|cnt_start [15] = DFFEAS((\i2c_rw_data_inst|cnt_start [15] $ (((!\i2c_rw_data_inst|cnt_start[12]~27  & \i2c_rw_data_inst|cnt_start[14]~31 ) # (\i2c_rw_data_inst|cnt_start[12]~27  & \i2c_rw_data_inst|cnt_start[14]~31COUT1_71 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , \i2c_rw_data_inst|cnt_start[5]~34_combout , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|cnt_start [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\i2c_rw_data_inst|cnt_start[5]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|cnt_start[12]~27 ),
	.cin0(\i2c_rw_data_inst|cnt_start[14]~31 ),
	.cin1(\i2c_rw_data_inst|cnt_start[14]~31COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|cnt_start [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|cnt_start[15] .cin0_used = "true";
defparam \i2c_rw_data_inst|cnt_start[15] .cin1_used = "true";
defparam \i2c_rw_data_inst|cnt_start[15] .cin_used = "true";
defparam \i2c_rw_data_inst|cnt_start[15] .lut_mask = "3c3c";
defparam \i2c_rw_data_inst|cnt_start[15] .operation_mode = "normal";
defparam \i2c_rw_data_inst|cnt_start[15] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|cnt_start[15] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|cnt_start[15] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|cnt_start[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \i2c_rw_data_inst|Equal2~3 (
// Equation(s):
// \i2c_rw_data_inst|Equal2~3_combout  = (\i2c_rw_data_inst|cnt_start [14]) # ((\i2c_rw_data_inst|cnt_start [15]) # ((\i2c_rw_data_inst|cnt_start [13]) # (\i2c_rw_data_inst|cnt_start [12])))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_start [14]),
	.datab(\i2c_rw_data_inst|cnt_start [15]),
	.datac(\i2c_rw_data_inst|cnt_start [13]),
	.datad(\i2c_rw_data_inst|cnt_start [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal2~3 .lut_mask = "fffe";
defparam \i2c_rw_data_inst|Equal2~3 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal2~3 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal2~3 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal2~3 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \i2c_rw_data_inst|Equal2~1 (
// Equation(s):
// \i2c_rw_data_inst|Equal2~1_combout  = (((\i2c_rw_data_inst|cnt_start [5]) # (\i2c_rw_data_inst|cnt_start [6])) # (!\i2c_rw_data_inst|cnt_start [7])) # (!\i2c_rw_data_inst|cnt_start [4])

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_start [4]),
	.datab(\i2c_rw_data_inst|cnt_start [7]),
	.datac(\i2c_rw_data_inst|cnt_start [5]),
	.datad(\i2c_rw_data_inst|cnt_start [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal2~1 .lut_mask = "fff7";
defparam \i2c_rw_data_inst|Equal2~1 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal2~1 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal2~1 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal2~1 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \i2c_rw_data_inst|Equal2~2 (
// Equation(s):
// \i2c_rw_data_inst|Equal2~2_combout  = (((!\i2c_rw_data_inst|cnt_start [9]) # (!\i2c_rw_data_inst|cnt_start [8])) # (!\i2c_rw_data_inst|cnt_start [10])) # (!\i2c_rw_data_inst|cnt_start [11])

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|cnt_start [11]),
	.datab(\i2c_rw_data_inst|cnt_start [10]),
	.datac(\i2c_rw_data_inst|cnt_start [8]),
	.datad(\i2c_rw_data_inst|cnt_start [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal2~2 .lut_mask = "7fff";
defparam \i2c_rw_data_inst|Equal2~2 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal2~2 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal2~2 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal2~2 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \i2c_rw_data_inst|Equal2~4 (
// Equation(s):
// \i2c_rw_data_inst|Equal2~4_combout  = (\i2c_rw_data_inst|Equal2~0_combout ) # ((\i2c_rw_data_inst|Equal2~3_combout ) # ((\i2c_rw_data_inst|Equal2~1_combout ) # (\i2c_rw_data_inst|Equal2~2_combout )))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|Equal2~0_combout ),
	.datab(\i2c_rw_data_inst|Equal2~3_combout ),
	.datac(\i2c_rw_data_inst|Equal2~1_combout ),
	.datad(\i2c_rw_data_inst|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Equal2~4 .lut_mask = "fffe";
defparam \i2c_rw_data_inst|Equal2~4 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Equal2~4 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Equal2~4 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Equal2~4 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \i2c_rw_data_inst|i2c_start (
// Equation(s):
// \i2c_rw_data_inst|i2c_start~regout  = DFFEAS((((!\i2c_rw_data_inst|Equal2~4_combout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|Equal2~4_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|i2c_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|i2c_start .lut_mask = "0f0f";
defparam \i2c_rw_data_inst|i2c_start .operation_mode = "normal";
defparam \i2c_rw_data_inst|i2c_start .output_mode = "reg_only";
defparam \i2c_rw_data_inst|i2c_start .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|i2c_start .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|i2c_start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \i2c_ctrl_inst|state.IDLE (
// Equation(s):
// \i2c_ctrl_inst|state.IDLE~regout  = DFFEAS((!\i2c_ctrl_inst|always10~4  & ((\i2c_ctrl_inst|state.IDLE~regout ) # ((\i2c_rw_data_inst|i2c_start~regout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.IDLE~regout ),
	.datab(\i2c_rw_data_inst|i2c_start~regout ),
	.datac(\i2c_ctrl_inst|always10~4 ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.IDLE .lut_mask = "0e0e";
defparam \i2c_ctrl_inst|state.IDLE .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.IDLE .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.IDLE .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.IDLE .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \i2c_ctrl_inst|state.START_1 (
// Equation(s):
// \i2c_ctrl_inst|state.START_1~regout  = DFFEAS((\i2c_ctrl_inst|state.IDLE~regout  & (((\i2c_ctrl_inst|state.START_1~regout  & !\i2c_ctrl_inst|Equal1~0_combout )))) # (!\i2c_ctrl_inst|state.IDLE~regout  & ((\i2c_rw_data_inst|i2c_start~regout ) # 
// ((\i2c_ctrl_inst|state.START_1~regout  & !\i2c_ctrl_inst|Equal1~0_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_ctrl_inst|state.IDLE~regout ),
	.datab(\i2c_rw_data_inst|i2c_start~regout ),
	.datac(\i2c_ctrl_inst|state.START_1~regout ),
	.datad(\i2c_ctrl_inst|Equal1~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_ctrl_inst|state.START_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|state.START_1 .lut_mask = "44f4";
defparam \i2c_ctrl_inst|state.START_1 .operation_mode = "normal";
defparam \i2c_ctrl_inst|state.START_1 .output_mode = "reg_only";
defparam \i2c_ctrl_inst|state.START_1 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|state.START_1 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|state.START_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \i2c_ctrl_inst|Selector21~2 (
// Equation(s):
// \i2c_ctrl_inst|Selector21~2_combout  = (\i2c_ctrl_inst|state.START_1~regout ) # ((\i2c_ctrl_inst|cnt_i2c_clk [1] $ (\i2c_ctrl_inst|cnt_i2c_clk [0])) # (!\i2c_ctrl_inst|state.IDLE~regout ))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.START_1~regout ),
	.datab(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datad(\i2c_ctrl_inst|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector21~2 .lut_mask = "beff";
defparam \i2c_ctrl_inst|Selector21~2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector21~2 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector21~2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector21~2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \i2c_ctrl_inst|Selector21~3 (
// Equation(s):
// \i2c_ctrl_inst|Selector21~3_combout  = ((!\i2c_ctrl_inst|cnt_bit [1] & (!\i2c_ctrl_inst|cnt_bit [0] & !\i2c_ctrl_inst|cnt_bit [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|cnt_bit [1]),
	.datac(\i2c_ctrl_inst|cnt_bit [0]),
	.datad(\i2c_ctrl_inst|cnt_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector21~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector21~3 .lut_mask = "0003";
defparam \i2c_ctrl_inst|Selector21~3 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector21~3 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector21~3 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector21~3 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector21~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \i2c_ctrl_inst|Selector21~4 (
// Equation(s):
// \i2c_ctrl_inst|Selector21~4_combout  = (\i2c_ctrl_inst|state.STOP~regout  & (((\i2c_ctrl_inst|Equal4~0_combout ) # (!\i2c_ctrl_inst|Selector21~3_combout )))) # (!\i2c_ctrl_inst|state.STOP~regout  & (\i2c_ctrl_inst|Selector21~2_combout ))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|Selector21~2_combout ),
	.datab(\i2c_ctrl_inst|Selector21~3_combout ),
	.datac(\i2c_ctrl_inst|Equal4~0_combout ),
	.datad(\i2c_ctrl_inst|state.STOP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector21~4 .lut_mask = "f3aa";
defparam \i2c_ctrl_inst|Selector21~4 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector21~4 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector21~4 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector21~4 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \i2c_ctrl_inst|Selector21~5 (
// Equation(s):
// \i2c_ctrl_inst|Selector21~5_combout  = (\i2c_ctrl_inst|Selector21~4_combout  & (((!\i2c_ctrl_inst|cnt_i2c_clk [1]) # (!\i2c_ctrl_inst|cnt_i2c_clk [0])) # (!\i2c_ctrl_inst|state.START_1~regout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.START_1~regout ),
	.datab(\i2c_ctrl_inst|Selector21~4_combout ),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector21~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector21~5 .lut_mask = "4ccc";
defparam \i2c_ctrl_inst|Selector21~5 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector21~5 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector21~5 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector21~5 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \i2c_rw_data_inst|byte_addr~32 (
// Equation(s):
// \i2c_rw_data_inst|byte_addr~32_combout  = ((\i2c_ctrl_inst|i2c_end~regout ) # ((!\i2c_rw_data_inst|rd_en~regout  & !\i2c_rw_data_inst|wr_en~regout )))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|rd_en~regout ),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|i2c_end~regout ),
	.datad(\i2c_rw_data_inst|wr_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|byte_addr~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr~32 .lut_mask = "f0f5";
defparam \i2c_rw_data_inst|byte_addr~32 .operation_mode = "normal";
defparam \i2c_rw_data_inst|byte_addr~32 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|byte_addr~32 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr~32 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|byte_addr~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \i2c_rw_data_inst|byte_addr[0] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [0] = DFFEAS(((!\i2c_rw_data_inst|byte_addr [0])), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[0]~7  = CARRY(((\i2c_rw_data_inst|byte_addr [0])))
// \i2c_rw_data_inst|byte_addr[0]~7COUT1_47  = CARRY(((\i2c_rw_data_inst|byte_addr [0])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [0]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[0]~7 ),
	.cout1(\i2c_rw_data_inst|byte_addr[0]~7COUT1_47 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[0] .lut_mask = "33cc";
defparam \i2c_rw_data_inst|byte_addr[0] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|byte_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \i2c_rw_data_inst|byte_addr[1] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [1] = DFFEAS(\i2c_rw_data_inst|byte_addr [1] $ ((((\i2c_rw_data_inst|byte_addr[0]~7 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , VCC, !GLOBAL(\sys_rst_n~combout ), , 
// \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[1]~1  = CARRY(((!\i2c_rw_data_inst|byte_addr[0]~7 )) # (!\i2c_rw_data_inst|byte_addr [1]))
// \i2c_rw_data_inst|byte_addr[1]~1COUT1_49  = CARRY(((!\i2c_rw_data_inst|byte_addr[0]~7COUT1_47 )) # (!\i2c_rw_data_inst|byte_addr [1]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|byte_addr[0]~7 ),
	.cin1(\i2c_rw_data_inst|byte_addr[0]~7COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [1]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[1]~1 ),
	.cout1(\i2c_rw_data_inst|byte_addr[1]~1COUT1_49 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[1] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[1] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[1] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|byte_addr[1] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[1] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \i2c_rw_data_inst|byte_addr[2] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [2] = DFFEAS(\i2c_rw_data_inst|byte_addr [2] $ ((((!\i2c_rw_data_inst|byte_addr[1]~1 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , 
// \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[2]~3  = CARRY((\i2c_rw_data_inst|byte_addr [2] & ((!\i2c_rw_data_inst|byte_addr[1]~1COUT1_49 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|byte_addr[1]~1 ),
	.cin1(\i2c_rw_data_inst|byte_addr[1]~1COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [2]),
	.cout(\i2c_rw_data_inst|byte_addr[2]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[2] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[2] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[2] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|byte_addr[2] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[2] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \i2c_rw_data_inst|byte_addr[3] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [3] = DFFEAS(\i2c_rw_data_inst|byte_addr [3] $ ((((\i2c_rw_data_inst|byte_addr[2]~3 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , VCC, !GLOBAL(\sys_rst_n~combout ), , 
// \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[3]~5  = CARRY(((!\i2c_rw_data_inst|byte_addr[2]~3 )) # (!\i2c_rw_data_inst|byte_addr [3]))
// \i2c_rw_data_inst|byte_addr[3]~5COUT1_51  = CARRY(((!\i2c_rw_data_inst|byte_addr[2]~3 )) # (!\i2c_rw_data_inst|byte_addr [3]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[2]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [3]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[3]~5 ),
	.cout1(\i2c_rw_data_inst|byte_addr[3]~5COUT1_51 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[3] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[3] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|byte_addr[3] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[3] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \i2c_rw_data_inst|byte_addr[4] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [4] = DFFEAS((\i2c_rw_data_inst|byte_addr [4] $ ((!(!\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[3]~5 ) # (\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[3]~5COUT1_51 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , VCC, !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[4]~15  = CARRY(((\i2c_rw_data_inst|byte_addr [4] & !\i2c_rw_data_inst|byte_addr[3]~5 )))
// \i2c_rw_data_inst|byte_addr[4]~15COUT1_53  = CARRY(((\i2c_rw_data_inst|byte_addr [4] & !\i2c_rw_data_inst|byte_addr[3]~5COUT1_51 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[2]~3 ),
	.cin0(\i2c_rw_data_inst|byte_addr[3]~5 ),
	.cin1(\i2c_rw_data_inst|byte_addr[3]~5COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [4]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[4]~15 ),
	.cout1(\i2c_rw_data_inst|byte_addr[4]~15COUT1_53 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[4] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[4] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[4] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[4] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|byte_addr[4] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[4] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \i2c_rw_data_inst|byte_addr[5] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [5] = DFFEAS((\i2c_rw_data_inst|byte_addr [5] $ (((!\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[4]~15 ) # (\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[4]~15COUT1_53 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[5]~11  = CARRY(((!\i2c_rw_data_inst|byte_addr[4]~15 ) # (!\i2c_rw_data_inst|byte_addr [5])))
// \i2c_rw_data_inst|byte_addr[5]~11COUT1_55  = CARRY(((!\i2c_rw_data_inst|byte_addr[4]~15COUT1_53 ) # (!\i2c_rw_data_inst|byte_addr [5])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [5]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[2]~3 ),
	.cin0(\i2c_rw_data_inst|byte_addr[4]~15 ),
	.cin1(\i2c_rw_data_inst|byte_addr[4]~15COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [5]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[5]~11 ),
	.cout1(\i2c_rw_data_inst|byte_addr[5]~11COUT1_55 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[5] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[5] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[5] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[5] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|byte_addr[5] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[5] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \i2c_rw_data_inst|byte_addr[6] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [6] = DFFEAS(\i2c_rw_data_inst|byte_addr [6] $ ((((!(!\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[5]~11 ) # (\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[5]~11COUT1_55 ))))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , VCC, !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[6]~9  = CARRY((\i2c_rw_data_inst|byte_addr [6] & ((!\i2c_rw_data_inst|byte_addr[5]~11 ))))
// \i2c_rw_data_inst|byte_addr[6]~9COUT1_57  = CARRY((\i2c_rw_data_inst|byte_addr [6] & ((!\i2c_rw_data_inst|byte_addr[5]~11COUT1_55 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[2]~3 ),
	.cin0(\i2c_rw_data_inst|byte_addr[5]~11 ),
	.cin1(\i2c_rw_data_inst|byte_addr[5]~11COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [6]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[6]~9 ),
	.cout1(\i2c_rw_data_inst|byte_addr[6]~9COUT1_57 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[6] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[6] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[6] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[6] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|byte_addr[6] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[6] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \i2c_rw_data_inst|byte_addr[7] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [7] = DFFEAS((\i2c_rw_data_inst|byte_addr [7] $ (((!\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[6]~9 ) # (\i2c_rw_data_inst|byte_addr[2]~3  & \i2c_rw_data_inst|byte_addr[6]~9COUT1_57 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[7]~13  = CARRY(((!\i2c_rw_data_inst|byte_addr[6]~9COUT1_57 ) # (!\i2c_rw_data_inst|byte_addr [7])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [7]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[2]~3 ),
	.cin0(\i2c_rw_data_inst|byte_addr[6]~9 ),
	.cin1(\i2c_rw_data_inst|byte_addr[6]~9COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [7]),
	.cout(\i2c_rw_data_inst|byte_addr[7]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[7] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[7] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[7] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[7] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|byte_addr[7] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[7] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \i2c_ctrl_inst|Mux1~2 (
// Equation(s):
// \i2c_ctrl_inst|Mux1~2_combout  = (\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_rw_data_inst|byte_addr [5]) # ((\i2c_ctrl_inst|cnt_bit [0])))) # (!\i2c_ctrl_inst|cnt_bit [1] & (((!\i2c_ctrl_inst|cnt_bit [0] & \i2c_rw_data_inst|byte_addr [7]))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|byte_addr [5]),
	.datab(\i2c_ctrl_inst|cnt_bit [1]),
	.datac(\i2c_ctrl_inst|cnt_bit [0]),
	.datad(\i2c_rw_data_inst|byte_addr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux1~2 .lut_mask = "cbc8";
defparam \i2c_ctrl_inst|Mux1~2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux1~2 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux1~2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux1~2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \i2c_ctrl_inst|Mux1~3 (
// Equation(s):
// \i2c_ctrl_inst|Mux1~3_combout  = (\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_ctrl_inst|Mux1~2_combout  & (\i2c_rw_data_inst|byte_addr [4])) # (!\i2c_ctrl_inst|Mux1~2_combout  & ((\i2c_rw_data_inst|byte_addr [6]))))) # (!\i2c_ctrl_inst|cnt_bit [0] & 
// (((\i2c_ctrl_inst|Mux1~2_combout ))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [0]),
	.datab(\i2c_rw_data_inst|byte_addr [4]),
	.datac(\i2c_rw_data_inst|byte_addr [6]),
	.datad(\i2c_ctrl_inst|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux1~3 .lut_mask = "dda0";
defparam \i2c_ctrl_inst|Mux1~3 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux1~3 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux1~3 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux1~3 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \i2c_ctrl_inst|Mux1~0 (
// Equation(s):
// \i2c_ctrl_inst|Mux1~0_combout  = (\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_ctrl_inst|cnt_bit [1]) # ((\i2c_rw_data_inst|byte_addr [2])))) # (!\i2c_ctrl_inst|cnt_bit [0] & (!\i2c_ctrl_inst|cnt_bit [1] & (\i2c_rw_data_inst|byte_addr [3])))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [0]),
	.datab(\i2c_ctrl_inst|cnt_bit [1]),
	.datac(\i2c_rw_data_inst|byte_addr [3]),
	.datad(\i2c_rw_data_inst|byte_addr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux1~0 .lut_mask = "ba98";
defparam \i2c_ctrl_inst|Mux1~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux1~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux1~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux1~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \i2c_ctrl_inst|Mux1~1 (
// Equation(s):
// \i2c_ctrl_inst|Mux1~1_combout  = (\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_ctrl_inst|Mux1~0_combout  & (\i2c_rw_data_inst|byte_addr [0])) # (!\i2c_ctrl_inst|Mux1~0_combout  & ((\i2c_rw_data_inst|byte_addr [1]))))) # (!\i2c_ctrl_inst|cnt_bit [1] & 
// (((\i2c_ctrl_inst|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|byte_addr [0]),
	.datab(\i2c_ctrl_inst|cnt_bit [1]),
	.datac(\i2c_rw_data_inst|byte_addr [1]),
	.datad(\i2c_ctrl_inst|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux1~1 .lut_mask = "bbc0";
defparam \i2c_ctrl_inst|Mux1~1 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux1~1 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux1~1 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux1~1 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \i2c_ctrl_inst|Selector1~9 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~9_combout  = (\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout  & ((\i2c_ctrl_inst|cnt_bit [2] & ((\i2c_ctrl_inst|Mux1~1_combout ))) # (!\i2c_ctrl_inst|cnt_bit [2] & (\i2c_ctrl_inst|Mux1~3_combout ))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [2]),
	.datab(\i2c_ctrl_inst|state.SEND_B_ADDR_L~regout ),
	.datac(\i2c_ctrl_inst|Mux1~3_combout ),
	.datad(\i2c_ctrl_inst|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~9 .lut_mask = "c840";
defparam \i2c_ctrl_inst|Selector1~9 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~9 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~9 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~9 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \i2c_ctrl_inst|Selector1~5 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~5_combout  = ((\i2c_ctrl_inst|cnt_bit [0] & ((!\i2c_ctrl_inst|cnt_bit [2]) # (!\i2c_ctrl_inst|cnt_bit [1]))) # (!\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_ctrl_inst|cnt_bit [2]))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [1]),
	.datab(vcc),
	.datac(\i2c_ctrl_inst|cnt_bit [0]),
	.datad(\i2c_ctrl_inst|cnt_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~5 .lut_mask = "5ff0";
defparam \i2c_ctrl_inst|Selector1~5 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~5 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~5 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~5 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \i2c_ctrl_inst|Selector1~13 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~13_combout  = (\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ) # ((\i2c_ctrl_inst|state.SEND_D_ADDR~regout  & ((!\i2c_ctrl_inst|cnt_bit [1]) # (!\i2c_ctrl_inst|cnt_bit [0]))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.SEND_RD_ADDR~regout ),
	.datab(\i2c_ctrl_inst|state.SEND_D_ADDR~regout ),
	.datac(\i2c_ctrl_inst|cnt_bit [0]),
	.datad(\i2c_ctrl_inst|cnt_bit [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~13 .lut_mask = "aeee";
defparam \i2c_ctrl_inst|Selector1~13 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~13 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~13 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~13 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \i2c_ctrl_inst|Selector1~12 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~12_combout  = (\i2c_ctrl_inst|state.STOP~regout  & (((\i2c_ctrl_inst|cnt_i2c_clk [1] & \i2c_ctrl_inst|cnt_i2c_clk [0])) # (!\i2c_ctrl_inst|Selector21~3_combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datab(\i2c_ctrl_inst|state.STOP~regout ),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.datad(\i2c_ctrl_inst|Selector21~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~12 .lut_mask = "80cc";
defparam \i2c_ctrl_inst|Selector1~12 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~12 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~12 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~12 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \i2c_ctrl_inst|Selector1~4 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~4_combout  = (!\i2c_ctrl_inst|cnt_i2c_clk [1] & ((\i2c_ctrl_inst|state.START_2~regout ) # ((\i2c_ctrl_inst|state.START_1~regout  & !\i2c_ctrl_inst|cnt_i2c_clk [0]))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.START_1~regout ),
	.datab(\i2c_ctrl_inst|state.START_2~regout ),
	.datac(\i2c_ctrl_inst|cnt_i2c_clk [1]),
	.datad(\i2c_ctrl_inst|cnt_i2c_clk [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~4 .lut_mask = "0c0e";
defparam \i2c_ctrl_inst|Selector1~4 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~4 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~4 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~4 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \i2c_ctrl_inst|Selector1~6 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~6_combout  = (\i2c_ctrl_inst|Selector1~12_combout ) # ((\i2c_ctrl_inst|Selector1~4_combout ) # ((!\i2c_ctrl_inst|Selector1~5_combout  & \i2c_ctrl_inst|Selector1~13_combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|Selector1~5_combout ),
	.datab(\i2c_ctrl_inst|Selector1~13_combout ),
	.datac(\i2c_ctrl_inst|Selector1~12_combout ),
	.datad(\i2c_ctrl_inst|Selector1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~6 .lut_mask = "fff4";
defparam \i2c_ctrl_inst|Selector1~6 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~6 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~6 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~6 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxii_lcell \i2c_rw_data_inst|wr_data[0] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [0] = DFFEAS(((\i2c_rw_data_inst|wr_en~regout  & (\i2c_ctrl_inst|i2c_end~regout  $ (\i2c_rw_data_inst|wr_data [0])))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|i2c_end~regout ),
	.datac(\i2c_rw_data_inst|wr_en~regout ),
	.datad(\i2c_rw_data_inst|wr_data [0]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[0] .lut_mask = "30c0";
defparam \i2c_rw_data_inst|wr_data[0] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[0] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[0] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[0] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxii_lcell \i2c_rw_data_inst|Add6~37 (
// Equation(s):
// \i2c_rw_data_inst|Add6~37_cout0  = CARRY((!\i2c_rw_data_inst|wr_data [0]))
// \i2c_rw_data_inst|Add6~37COUT1_48  = CARRY((!\i2c_rw_data_inst|wr_data [0]))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|wr_data [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~35 ),
	.regout(),
	.cout(),
	.cout0(\i2c_rw_data_inst|Add6~37_cout0 ),
	.cout1(\i2c_rw_data_inst|Add6~37COUT1_48 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~37 .lut_mask = "ff55";
defparam \i2c_rw_data_inst|Add6~37 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~37 .output_mode = "none";
defparam \i2c_rw_data_inst|Add6~37 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~37 .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|Add6~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxii_lcell \i2c_rw_data_inst|Add6~0 (
// Equation(s):
// \i2c_rw_data_inst|Add6~0_combout  = (\i2c_rw_data_inst|wr_data [1] $ ((\i2c_rw_data_inst|Add6~37_cout0 )))
// \i2c_rw_data_inst|Add6~2  = CARRY(((!\i2c_rw_data_inst|Add6~37_cout0 ) # (!\i2c_rw_data_inst|wr_data [1])))
// \i2c_rw_data_inst|Add6~2COUT1_50  = CARRY(((!\i2c_rw_data_inst|Add6~37COUT1_48 ) # (!\i2c_rw_data_inst|wr_data [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_data [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|Add6~37_cout0 ),
	.cin1(\i2c_rw_data_inst|Add6~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~0_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_rw_data_inst|Add6~2 ),
	.cout1(\i2c_rw_data_inst|Add6~2COUT1_50 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~0 .cin0_used = "true";
defparam \i2c_rw_data_inst|Add6~0 .cin1_used = "true";
defparam \i2c_rw_data_inst|Add6~0 .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|Add6~0 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~0 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~0 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~0 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \i2c_rw_data_inst|wr_data[1] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [1] = DFFEAS((((\i2c_rw_data_inst|wr_en~regout  & \i2c_rw_data_inst|Add6~0_combout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|wr_en~regout ),
	.datad(\i2c_rw_data_inst|Add6~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[1] .lut_mask = "f000";
defparam \i2c_rw_data_inst|wr_data[1] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[1] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[1] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[1] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \i2c_rw_data_inst|Add6~5 (
// Equation(s):
// \i2c_rw_data_inst|Add6~5_combout  = (\i2c_rw_data_inst|wr_data [2] $ ((!\i2c_rw_data_inst|Add6~2 )))
// \i2c_rw_data_inst|Add6~7  = CARRY(((\i2c_rw_data_inst|wr_data [2] & !\i2c_rw_data_inst|Add6~2 )))
// \i2c_rw_data_inst|Add6~7COUT1_52  = CARRY(((\i2c_rw_data_inst|wr_data [2] & !\i2c_rw_data_inst|Add6~2COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_data [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|Add6~2 ),
	.cin1(\i2c_rw_data_inst|Add6~2COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~5_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_rw_data_inst|Add6~7 ),
	.cout1(\i2c_rw_data_inst|Add6~7COUT1_52 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~5 .cin0_used = "true";
defparam \i2c_rw_data_inst|Add6~5 .cin1_used = "true";
defparam \i2c_rw_data_inst|Add6~5 .lut_mask = "c30c";
defparam \i2c_rw_data_inst|Add6~5 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~5 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~5 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~5 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \i2c_rw_data_inst|wr_data[2] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [2] = DFFEAS((\i2c_rw_data_inst|wr_en~regout  & (((\i2c_rw_data_inst|Add6~5_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_en~regout ),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|Add6~5_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[2] .lut_mask = "a0a0";
defparam \i2c_rw_data_inst|wr_data[2] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[2] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[2] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[2] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxii_lcell \i2c_rw_data_inst|Add6~10 (
// Equation(s):
// \i2c_rw_data_inst|Add6~10_combout  = (\i2c_rw_data_inst|wr_data [3] $ ((\i2c_rw_data_inst|Add6~7 )))
// \i2c_rw_data_inst|Add6~12  = CARRY(((!\i2c_rw_data_inst|Add6~7 ) # (!\i2c_rw_data_inst|wr_data [3])))
// \i2c_rw_data_inst|Add6~12COUT1_54  = CARRY(((!\i2c_rw_data_inst|Add6~7COUT1_52 ) # (!\i2c_rw_data_inst|wr_data [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_data [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|Add6~7 ),
	.cin1(\i2c_rw_data_inst|Add6~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~10_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_rw_data_inst|Add6~12 ),
	.cout1(\i2c_rw_data_inst|Add6~12COUT1_54 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~10 .cin0_used = "true";
defparam \i2c_rw_data_inst|Add6~10 .cin1_used = "true";
defparam \i2c_rw_data_inst|Add6~10 .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|Add6~10 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~10 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~10 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~10 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \i2c_rw_data_inst|wr_data[3] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [3] = DFFEAS((\i2c_rw_data_inst|wr_en~regout  & (((\i2c_rw_data_inst|Add6~10_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_en~regout ),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|Add6~10_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[3] .lut_mask = "a0a0";
defparam \i2c_rw_data_inst|wr_data[3] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[3] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[3] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[3] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \i2c_ctrl_inst|Mux2~0 (
// Equation(s):
// \i2c_ctrl_inst|Mux2~0_combout  = (\i2c_ctrl_inst|cnt_bit [1] & (((\i2c_ctrl_inst|cnt_bit [0])))) # (!\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_rw_data_inst|wr_data [2]))) # (!\i2c_ctrl_inst|cnt_bit [0] & (\i2c_rw_data_inst|wr_data 
// [3]))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|wr_data [3]),
	.datab(\i2c_rw_data_inst|wr_data [2]),
	.datac(\i2c_ctrl_inst|cnt_bit [1]),
	.datad(\i2c_ctrl_inst|cnt_bit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux2~0 .lut_mask = "fc0a";
defparam \i2c_ctrl_inst|Mux2~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux2~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux2~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux2~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \i2c_ctrl_inst|Mux2~1 (
// Equation(s):
// \i2c_ctrl_inst|Mux2~1_combout  = (\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_ctrl_inst|Mux2~0_combout  & ((!\i2c_rw_data_inst|wr_data [0]))) # (!\i2c_ctrl_inst|Mux2~0_combout  & (\i2c_rw_data_inst|wr_data [1])))) # (!\i2c_ctrl_inst|cnt_bit [1] & 
// (((\i2c_ctrl_inst|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|wr_data [1]),
	.datab(\i2c_rw_data_inst|wr_data [0]),
	.datac(\i2c_ctrl_inst|cnt_bit [1]),
	.datad(\i2c_ctrl_inst|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux2~1 .lut_mask = "3fa0";
defparam \i2c_ctrl_inst|Mux2~1 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux2~1 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux2~1 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux2~1 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \i2c_rw_data_inst|Add6~30 (
// Equation(s):
// \i2c_rw_data_inst|Add6~30_combout  = (\i2c_rw_data_inst|wr_data [4] $ ((!\i2c_rw_data_inst|Add6~12 )))
// \i2c_rw_data_inst|Add6~32  = CARRY(((\i2c_rw_data_inst|wr_data [4] & !\i2c_rw_data_inst|Add6~12COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_data [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_rw_data_inst|Add6~12 ),
	.cin1(\i2c_rw_data_inst|Add6~12COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~30_combout ),
	.regout(),
	.cout(\i2c_rw_data_inst|Add6~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~30 .cin0_used = "true";
defparam \i2c_rw_data_inst|Add6~30 .cin1_used = "true";
defparam \i2c_rw_data_inst|Add6~30 .lut_mask = "c30c";
defparam \i2c_rw_data_inst|Add6~30 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~30 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~30 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~30 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \i2c_rw_data_inst|wr_data[4] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [4] = DFFEAS((((\i2c_rw_data_inst|wr_en~regout  & \i2c_rw_data_inst|Add6~30_combout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|wr_en~regout ),
	.datad(\i2c_rw_data_inst|Add6~30_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[4] .lut_mask = "f000";
defparam \i2c_rw_data_inst|wr_data[4] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[4] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[4] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[4] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxii_lcell \i2c_rw_data_inst|Add6~15 (
// Equation(s):
// \i2c_rw_data_inst|Add6~15_combout  = (\i2c_rw_data_inst|wr_data [5] $ ((\i2c_rw_data_inst|Add6~32 )))
// \i2c_rw_data_inst|Add6~17  = CARRY(((!\i2c_rw_data_inst|Add6~32 ) # (!\i2c_rw_data_inst|wr_data [5])))
// \i2c_rw_data_inst|Add6~17COUT1_56  = CARRY(((!\i2c_rw_data_inst|Add6~32 ) # (!\i2c_rw_data_inst|wr_data [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_data [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|Add6~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~15_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_rw_data_inst|Add6~17 ),
	.cout1(\i2c_rw_data_inst|Add6~17COUT1_56 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~15 .cin_used = "true";
defparam \i2c_rw_data_inst|Add6~15 .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|Add6~15 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~15 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~15 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~15 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxii_lcell \i2c_rw_data_inst|wr_data[5] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [5] = DFFEAS((\i2c_rw_data_inst|wr_en~regout  & (((\i2c_rw_data_inst|Add6~15_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_en~regout ),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|Add6~15_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[5] .lut_mask = "a0a0";
defparam \i2c_rw_data_inst|wr_data[5] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[5] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[5] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[5] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxii_lcell \i2c_rw_data_inst|Add6~20 (
// Equation(s):
// \i2c_rw_data_inst|Add6~20_combout  = (\i2c_rw_data_inst|wr_data [6] $ ((!(!\i2c_rw_data_inst|Add6~32  & \i2c_rw_data_inst|Add6~17 ) # (\i2c_rw_data_inst|Add6~32  & \i2c_rw_data_inst|Add6~17COUT1_56 ))))
// \i2c_rw_data_inst|Add6~22  = CARRY(((\i2c_rw_data_inst|wr_data [6] & !\i2c_rw_data_inst|Add6~17 )))
// \i2c_rw_data_inst|Add6~22COUT1_58  = CARRY(((\i2c_rw_data_inst|wr_data [6] & !\i2c_rw_data_inst|Add6~17COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|wr_data [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|Add6~32 ),
	.cin0(\i2c_rw_data_inst|Add6~17 ),
	.cin1(\i2c_rw_data_inst|Add6~17COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~20_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_rw_data_inst|Add6~22 ),
	.cout1(\i2c_rw_data_inst|Add6~22COUT1_58 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~20 .cin0_used = "true";
defparam \i2c_rw_data_inst|Add6~20 .cin1_used = "true";
defparam \i2c_rw_data_inst|Add6~20 .cin_used = "true";
defparam \i2c_rw_data_inst|Add6~20 .lut_mask = "c30c";
defparam \i2c_rw_data_inst|Add6~20 .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|Add6~20 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~20 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~20 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \i2c_rw_data_inst|wr_data[6] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [6] = DFFEAS((\i2c_rw_data_inst|wr_en~regout  & (((\i2c_rw_data_inst|Add6~20_combout )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|wr_en~regout ),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|Add6~20_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[6] .lut_mask = "a0a0";
defparam \i2c_rw_data_inst|wr_data[6] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[6] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[6] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[6] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxii_lcell \i2c_rw_data_inst|Add6~25 (
// Equation(s):
// \i2c_rw_data_inst|Add6~25_combout  = (((!\i2c_rw_data_inst|Add6~32  & \i2c_rw_data_inst|Add6~22 ) # (\i2c_rw_data_inst|Add6~32  & \i2c_rw_data_inst|Add6~22COUT1_58 ) $ (\i2c_rw_data_inst|wr_data [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_rw_data_inst|wr_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_rw_data_inst|Add6~32 ),
	.cin0(\i2c_rw_data_inst|Add6~22 ),
	.cin1(\i2c_rw_data_inst|Add6~22COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_rw_data_inst|Add6~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|Add6~25 .cin0_used = "true";
defparam \i2c_rw_data_inst|Add6~25 .cin1_used = "true";
defparam \i2c_rw_data_inst|Add6~25 .cin_used = "true";
defparam \i2c_rw_data_inst|Add6~25 .lut_mask = "0ff0";
defparam \i2c_rw_data_inst|Add6~25 .operation_mode = "normal";
defparam \i2c_rw_data_inst|Add6~25 .output_mode = "comb_only";
defparam \i2c_rw_data_inst|Add6~25 .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|Add6~25 .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|Add6~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \i2c_rw_data_inst|wr_data[7] (
// Equation(s):
// \i2c_rw_data_inst|wr_data [7] = DFFEAS((((\i2c_rw_data_inst|wr_en~regout  & \i2c_rw_data_inst|Add6~25_combout ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), GLOBAL(\sys_rst_n~combout ), , \i2c_rw_data_inst|wr_data~0_combout , , , , )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rw_data_inst|wr_en~regout ),
	.datad(\i2c_rw_data_inst|Add6~25_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rw_data_inst|wr_data~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|wr_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|wr_data[7] .lut_mask = "f000";
defparam \i2c_rw_data_inst|wr_data[7] .operation_mode = "normal";
defparam \i2c_rw_data_inst|wr_data[7] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|wr_data[7] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|wr_data[7] .sum_lutc_input = "datac";
defparam \i2c_rw_data_inst|wr_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \i2c_ctrl_inst|Mux2~2 (
// Equation(s):
// \i2c_ctrl_inst|Mux2~2_combout  = (\i2c_ctrl_inst|cnt_bit [1] & (((\i2c_ctrl_inst|cnt_bit [0])))) # (!\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_rw_data_inst|wr_data [6]))) # (!\i2c_ctrl_inst|cnt_bit [0] & (\i2c_rw_data_inst|wr_data 
// [7]))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|wr_data [7]),
	.datab(\i2c_rw_data_inst|wr_data [6]),
	.datac(\i2c_ctrl_inst|cnt_bit [1]),
	.datad(\i2c_ctrl_inst|cnt_bit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux2~2 .lut_mask = "fc0a";
defparam \i2c_ctrl_inst|Mux2~2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux2~2 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux2~2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux2~2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \i2c_ctrl_inst|Mux2~3 (
// Equation(s):
// \i2c_ctrl_inst|Mux2~3_combout  = (\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_ctrl_inst|Mux2~2_combout  & (\i2c_rw_data_inst|wr_data [4])) # (!\i2c_ctrl_inst|Mux2~2_combout  & ((\i2c_rw_data_inst|wr_data [5]))))) # (!\i2c_ctrl_inst|cnt_bit [1] & 
// (((\i2c_ctrl_inst|Mux2~2_combout ))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [1]),
	.datab(\i2c_rw_data_inst|wr_data [4]),
	.datac(\i2c_rw_data_inst|wr_data [5]),
	.datad(\i2c_ctrl_inst|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux2~3 .lut_mask = "dda0";
defparam \i2c_ctrl_inst|Mux2~3 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux2~3 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux2~3 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux2~3 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \i2c_ctrl_inst|Selector1~7 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~7_combout  = (\i2c_ctrl_inst|state.WR_DATA~regout  & ((\i2c_ctrl_inst|cnt_bit [2] & (\i2c_ctrl_inst|Mux2~1_combout )) # (!\i2c_ctrl_inst|cnt_bit [2] & ((\i2c_ctrl_inst|Mux2~3_combout )))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [2]),
	.datab(\i2c_ctrl_inst|state.WR_DATA~regout ),
	.datac(\i2c_ctrl_inst|Mux2~1_combout ),
	.datad(\i2c_ctrl_inst|Mux2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~7 .lut_mask = "c480";
defparam \i2c_ctrl_inst|Selector1~7 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~7 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~7 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~7 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \i2c_ctrl_inst|Selector1~8 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~8_combout  = ((\i2c_ctrl_inst|state.N_ACK~regout ) # ((\i2c_ctrl_inst|Selector1~7_combout ) # (!\i2c_ctrl_inst|WideOr16~1_combout ))) # (!\i2c_ctrl_inst|state.IDLE~regout )

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|state.IDLE~regout ),
	.datab(\i2c_ctrl_inst|state.N_ACK~regout ),
	.datac(\i2c_ctrl_inst|WideOr16~1_combout ),
	.datad(\i2c_ctrl_inst|Selector1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~8 .lut_mask = "ffdf";
defparam \i2c_ctrl_inst|Selector1~8 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~8 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~8 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~8 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \i2c_rw_data_inst|byte_addr[8] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [8] = DFFEAS((\i2c_rw_data_inst|byte_addr [8] $ ((!\i2c_rw_data_inst|byte_addr[7]~13 ))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , 
// \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[8]~23  = CARRY(((\i2c_rw_data_inst|byte_addr [8] & !\i2c_rw_data_inst|byte_addr[7]~13 )))
// \i2c_rw_data_inst|byte_addr[8]~23COUT1_59  = CARRY(((\i2c_rw_data_inst|byte_addr [8] & !\i2c_rw_data_inst|byte_addr[7]~13 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [8]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[7]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [8]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[8]~23 ),
	.cout1(\i2c_rw_data_inst|byte_addr[8]~23COUT1_59 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[8] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[8] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|byte_addr[8] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[8] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[8] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[8] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \i2c_rw_data_inst|byte_addr[9] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [9] = DFFEAS((\i2c_rw_data_inst|byte_addr [9] $ (((!\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[8]~23 ) # (\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[8]~23COUT1_59 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[9]~17  = CARRY(((!\i2c_rw_data_inst|byte_addr[8]~23 ) # (!\i2c_rw_data_inst|byte_addr [9])))
// \i2c_rw_data_inst|byte_addr[9]~17COUT1_61  = CARRY(((!\i2c_rw_data_inst|byte_addr[8]~23COUT1_59 ) # (!\i2c_rw_data_inst|byte_addr [9])))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [9]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[7]~13 ),
	.cin0(\i2c_rw_data_inst|byte_addr[8]~23 ),
	.cin1(\i2c_rw_data_inst|byte_addr[8]~23COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [9]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[9]~17 ),
	.cout1(\i2c_rw_data_inst|byte_addr[9]~17COUT1_61 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[9] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[9] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[9] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[9] .lut_mask = "3c3f";
defparam \i2c_rw_data_inst|byte_addr[9] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[9] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[9] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[9] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \i2c_rw_data_inst|byte_addr[10] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [10] = DFFEAS((\i2c_rw_data_inst|byte_addr [10] $ ((!(!\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[9]~17 ) # (\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[9]~17COUT1_61 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[10]~19  = CARRY(((\i2c_rw_data_inst|byte_addr [10] & !\i2c_rw_data_inst|byte_addr[9]~17 )))
// \i2c_rw_data_inst|byte_addr[10]~19COUT1_63  = CARRY(((\i2c_rw_data_inst|byte_addr [10] & !\i2c_rw_data_inst|byte_addr[9]~17COUT1_61 )))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [10]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[7]~13 ),
	.cin0(\i2c_rw_data_inst|byte_addr[9]~17 ),
	.cin1(\i2c_rw_data_inst|byte_addr[9]~17COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [10]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[10]~19 ),
	.cout1(\i2c_rw_data_inst|byte_addr[10]~19COUT1_63 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[10] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[10] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[10] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[10] .lut_mask = "c30c";
defparam \i2c_rw_data_inst|byte_addr[10] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[10] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[10] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[10] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \i2c_rw_data_inst|byte_addr[11] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [11] = DFFEAS(\i2c_rw_data_inst|byte_addr [11] $ (((((!\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[10]~19 ) # (\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[10]~19COUT1_63 ))))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[11]~21  = CARRY(((!\i2c_rw_data_inst|byte_addr[10]~19 )) # (!\i2c_rw_data_inst|byte_addr [11]))
// \i2c_rw_data_inst|byte_addr[11]~21COUT1_65  = CARRY(((!\i2c_rw_data_inst|byte_addr[10]~19COUT1_63 )) # (!\i2c_rw_data_inst|byte_addr [11]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [11]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[7]~13 ),
	.cin0(\i2c_rw_data_inst|byte_addr[10]~19 ),
	.cin1(\i2c_rw_data_inst|byte_addr[10]~19COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [11]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[11]~21 ),
	.cout1(\i2c_rw_data_inst|byte_addr[11]~21COUT1_65 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[11] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[11] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[11] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[11] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|byte_addr[11] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[11] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[11] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[11] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \i2c_ctrl_inst|Mux0~0 (
// Equation(s):
// \i2c_ctrl_inst|Mux0~0_combout  = (\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_ctrl_inst|cnt_bit [1]) # ((\i2c_rw_data_inst|byte_addr [10])))) # (!\i2c_ctrl_inst|cnt_bit [0] & (!\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_rw_data_inst|byte_addr [11]))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [0]),
	.datab(\i2c_ctrl_inst|cnt_bit [1]),
	.datac(\i2c_rw_data_inst|byte_addr [10]),
	.datad(\i2c_rw_data_inst|byte_addr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux0~0 .lut_mask = "b9a8";
defparam \i2c_ctrl_inst|Mux0~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux0~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux0~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux0~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \i2c_ctrl_inst|Mux0~1 (
// Equation(s):
// \i2c_ctrl_inst|Mux0~1_combout  = (\i2c_ctrl_inst|cnt_bit [1] & ((\i2c_ctrl_inst|Mux0~0_combout  & ((\i2c_rw_data_inst|byte_addr [8]))) # (!\i2c_ctrl_inst|Mux0~0_combout  & (\i2c_rw_data_inst|byte_addr [9])))) # (!\i2c_ctrl_inst|cnt_bit [1] & 
// (((\i2c_ctrl_inst|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [1]),
	.datab(\i2c_rw_data_inst|byte_addr [9]),
	.datac(\i2c_rw_data_inst|byte_addr [8]),
	.datad(\i2c_ctrl_inst|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux0~1 .lut_mask = "f588";
defparam \i2c_ctrl_inst|Mux0~1 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux0~1 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux0~1 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux0~1 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \i2c_rw_data_inst|byte_addr[12] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [12] = DFFEAS(\i2c_rw_data_inst|byte_addr [12] $ ((((!(!\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[11]~21 ) # (\i2c_rw_data_inst|byte_addr[7]~13  & \i2c_rw_data_inst|byte_addr[11]~21COUT1_65 ))))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[12]~31  = CARRY((\i2c_rw_data_inst|byte_addr [12] & ((!\i2c_rw_data_inst|byte_addr[11]~21COUT1_65 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [12]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[7]~13 ),
	.cin0(\i2c_rw_data_inst|byte_addr[11]~21 ),
	.cin1(\i2c_rw_data_inst|byte_addr[11]~21COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [12]),
	.cout(\i2c_rw_data_inst|byte_addr[12]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[12] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[12] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[12] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[12] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|byte_addr[12] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[12] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[12] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[12] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \i2c_rw_data_inst|byte_addr[13] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [13] = DFFEAS(\i2c_rw_data_inst|byte_addr [13] $ ((((\i2c_rw_data_inst|byte_addr[12]~31 )))), !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout 
// ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[13]~27  = CARRY(((!\i2c_rw_data_inst|byte_addr[12]~31 )) # (!\i2c_rw_data_inst|byte_addr [13]))
// \i2c_rw_data_inst|byte_addr[13]~27COUT1_67  = CARRY(((!\i2c_rw_data_inst|byte_addr[12]~31 )) # (!\i2c_rw_data_inst|byte_addr [13]))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [13]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[12]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [13]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[13]~27 ),
	.cout1(\i2c_rw_data_inst|byte_addr[13]~27COUT1_67 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[13] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[13] .lut_mask = "5a5f";
defparam \i2c_rw_data_inst|byte_addr[13] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[13] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[13] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[13] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \i2c_rw_data_inst|byte_addr[14] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [14] = DFFEAS(\i2c_rw_data_inst|byte_addr [14] $ ((((!(!\i2c_rw_data_inst|byte_addr[12]~31  & \i2c_rw_data_inst|byte_addr[13]~27 ) # (\i2c_rw_data_inst|byte_addr[12]~31  & \i2c_rw_data_inst|byte_addr[13]~27COUT1_67 ))))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )
// \i2c_rw_data_inst|byte_addr[14]~25  = CARRY((\i2c_rw_data_inst|byte_addr [14] & ((!\i2c_rw_data_inst|byte_addr[13]~27 ))))
// \i2c_rw_data_inst|byte_addr[14]~25COUT1_69  = CARRY((\i2c_rw_data_inst|byte_addr [14] & ((!\i2c_rw_data_inst|byte_addr[13]~27COUT1_67 ))))

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(\i2c_rw_data_inst|byte_addr [14]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[12]~31 ),
	.cin0(\i2c_rw_data_inst|byte_addr[13]~27 ),
	.cin1(\i2c_rw_data_inst|byte_addr[13]~27COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [14]),
	.cout(),
	.cout0(\i2c_rw_data_inst|byte_addr[14]~25 ),
	.cout1(\i2c_rw_data_inst|byte_addr[14]~25COUT1_69 ));
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[14] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[14] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[14] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[14] .lut_mask = "a50a";
defparam \i2c_rw_data_inst|byte_addr[14] .operation_mode = "arithmetic";
defparam \i2c_rw_data_inst|byte_addr[14] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[14] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[14] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \i2c_rw_data_inst|byte_addr[15] (
// Equation(s):
// \i2c_rw_data_inst|byte_addr [15] = DFFEAS((\i2c_rw_data_inst|byte_addr [15] $ (((!\i2c_rw_data_inst|byte_addr[12]~31  & \i2c_rw_data_inst|byte_addr[14]~25 ) # (\i2c_rw_data_inst|byte_addr[12]~31  & \i2c_rw_data_inst|byte_addr[14]~25COUT1_69 )))), 
// !GLOBAL(\i2c_ctrl_inst|i2c_clk~regout ), VCC, , \i2c_rw_data_inst|byte_addr~32_combout , \~GND~combout , !GLOBAL(\sys_rst_n~combout ), , \i2c_ctrl_inst|state~24_combout )

	.clk(!\i2c_ctrl_inst|i2c_clk~regout ),
	.dataa(vcc),
	.datab(\i2c_rw_data_inst|byte_addr [15]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(!\sys_rst_n~combout ),
	.sclr(gnd),
	.sload(\i2c_ctrl_inst|state~24_combout ),
	.ena(\i2c_rw_data_inst|byte_addr~32_combout ),
	.cin(\i2c_rw_data_inst|byte_addr[12]~31 ),
	.cin0(\i2c_rw_data_inst|byte_addr[14]~25 ),
	.cin1(\i2c_rw_data_inst|byte_addr[14]~25COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rw_data_inst|byte_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_rw_data_inst|byte_addr[15] .cin0_used = "true";
defparam \i2c_rw_data_inst|byte_addr[15] .cin1_used = "true";
defparam \i2c_rw_data_inst|byte_addr[15] .cin_used = "true";
defparam \i2c_rw_data_inst|byte_addr[15] .lut_mask = "3c3c";
defparam \i2c_rw_data_inst|byte_addr[15] .operation_mode = "normal";
defparam \i2c_rw_data_inst|byte_addr[15] .output_mode = "reg_only";
defparam \i2c_rw_data_inst|byte_addr[15] .register_cascade_mode = "off";
defparam \i2c_rw_data_inst|byte_addr[15] .sum_lutc_input = "cin";
defparam \i2c_rw_data_inst|byte_addr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \i2c_ctrl_inst|Mux0~2 (
// Equation(s):
// \i2c_ctrl_inst|Mux0~2_combout  = (\i2c_ctrl_inst|cnt_bit [0] & (((\i2c_ctrl_inst|cnt_bit [1])))) # (!\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_ctrl_inst|cnt_bit [1] & (\i2c_rw_data_inst|byte_addr [13])) # (!\i2c_ctrl_inst|cnt_bit [1] & 
// ((\i2c_rw_data_inst|byte_addr [15])))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|byte_addr [13]),
	.datab(\i2c_rw_data_inst|byte_addr [15]),
	.datac(\i2c_ctrl_inst|cnt_bit [0]),
	.datad(\i2c_ctrl_inst|cnt_bit [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux0~2 .lut_mask = "fa0c";
defparam \i2c_ctrl_inst|Mux0~2 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux0~2 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux0~2 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux0~2 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \i2c_ctrl_inst|Mux0~3 (
// Equation(s):
// \i2c_ctrl_inst|Mux0~3_combout  = (\i2c_ctrl_inst|cnt_bit [0] & ((\i2c_ctrl_inst|Mux0~2_combout  & ((\i2c_rw_data_inst|byte_addr [12]))) # (!\i2c_ctrl_inst|Mux0~2_combout  & (\i2c_rw_data_inst|byte_addr [14])))) # (!\i2c_ctrl_inst|cnt_bit [0] & 
// (((\i2c_ctrl_inst|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\i2c_rw_data_inst|byte_addr [14]),
	.datab(\i2c_ctrl_inst|cnt_bit [0]),
	.datac(\i2c_rw_data_inst|byte_addr [12]),
	.datad(\i2c_ctrl_inst|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Mux0~3 .lut_mask = "f388";
defparam \i2c_ctrl_inst|Mux0~3 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Mux0~3 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Mux0~3 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Mux0~3 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \i2c_ctrl_inst|Selector1~10 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~10_combout  = (\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout  & ((\i2c_ctrl_inst|cnt_bit [2] & (\i2c_ctrl_inst|Mux0~1_combout )) # (!\i2c_ctrl_inst|cnt_bit [2] & ((\i2c_ctrl_inst|Mux0~3_combout )))))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|cnt_bit [2]),
	.datab(\i2c_ctrl_inst|state.SEND_B_ADDR_H~regout ),
	.datac(\i2c_ctrl_inst|Mux0~1_combout ),
	.datad(\i2c_ctrl_inst|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~10 .lut_mask = "c480";
defparam \i2c_ctrl_inst|Selector1~10 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~10 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~10 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~10 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \i2c_ctrl_inst|Selector1~11 (
// Equation(s):
// \i2c_ctrl_inst|Selector1~11_combout  = (\i2c_ctrl_inst|Selector1~9_combout ) # ((\i2c_ctrl_inst|Selector1~6_combout ) # ((\i2c_ctrl_inst|Selector1~8_combout ) # (\i2c_ctrl_inst|Selector1~10_combout )))

	.clk(gnd),
	.dataa(\i2c_ctrl_inst|Selector1~9_combout ),
	.datab(\i2c_ctrl_inst|Selector1~6_combout ),
	.datac(\i2c_ctrl_inst|Selector1~8_combout ),
	.datad(\i2c_ctrl_inst|Selector1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|Selector1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|Selector1~11 .lut_mask = "fffe";
defparam \i2c_ctrl_inst|Selector1~11 .operation_mode = "normal";
defparam \i2c_ctrl_inst|Selector1~11 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|Selector1~11 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|Selector1~11 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|Selector1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \i2c_ctrl_inst|i2c_sda_reg (
// Equation(s):
// \i2c_ctrl_inst|i2c_sda_reg~combout  = ((\i2c_ctrl_inst|state.RD_DATA~regout  & (\i2c_ctrl_inst|i2c_sda_reg~combout )) # (!\i2c_ctrl_inst|state.RD_DATA~regout  & ((\i2c_ctrl_inst|Selector1~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|state.RD_DATA~regout ),
	.datac(\i2c_ctrl_inst|i2c_sda_reg~combout ),
	.datad(\i2c_ctrl_inst|Selector1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|i2c_sda_reg~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|i2c_sda_reg .lut_mask = "f3c0";
defparam \i2c_ctrl_inst|i2c_sda_reg .operation_mode = "normal";
defparam \i2c_ctrl_inst|i2c_sda_reg .output_mode = "comb_only";
defparam \i2c_ctrl_inst|i2c_sda_reg .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|i2c_sda_reg .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|i2c_sda_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxii_lcell \i2c_ctrl_inst|sda_en~0 (
// Equation(s):
// \i2c_ctrl_inst|sda_en~0_combout  = ((\i2c_ctrl_inst|WideOr16~1_combout  & (!\i2c_ctrl_inst|state.RD_DATA~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_ctrl_inst|WideOr16~1_combout ),
	.datac(\i2c_ctrl_inst|state.RD_DATA~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_ctrl_inst|sda_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_ctrl_inst|sda_en~0 .lut_mask = "0c0c";
defparam \i2c_ctrl_inst|sda_en~0 .operation_mode = "normal";
defparam \i2c_ctrl_inst|sda_en~0 .output_mode = "comb_only";
defparam \i2c_ctrl_inst|sda_en~0 .register_cascade_mode = "off";
defparam \i2c_ctrl_inst|sda_en~0 .sum_lutc_input = "datac";
defparam \i2c_ctrl_inst|sda_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \scl~I (
	.datain(\i2c_ctrl_inst|Selector21~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(scl));
// synopsys translate_off
defparam \scl~I .operation_mode = "output";
// synopsys translate_on

endmodule
