// Module Declaration
module full_adder(
    input wire a, b, carry_in,
    output reg sum, carry_out
);

// Internal wires for carrying out the bit operations
wire temp1, temp2;

// Multiplexer for sum bit calculation
assign temp1 = a ^ b;
assign sum = temp1 ^ carry_in;

// AND gate for carry-out calculation
assign temp2 = a & b;
assign carry_out = temp2 | (a & carry_in) | (b & carry_in);

endmodule