###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:43:19 2020
#  Design:            riscv_top
#  Command:           place_opt_design
###############################################################
Path 1: MET (376.070 ps) Clock Gating Setup Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/icache/STATE_reg[0]/CLK
              Clock: (R) clk
           Endpoint: (F) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   33.830
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  766.170
       Launch Clock:=    0.000
          Data Path:+  390.100
              Slack:=  376.070
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc        Edge  Cell                      Fanout    Trans    Delay   Arrival  
#                                                                                                                      (ps)     (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                     -      clk        R     (arrival)                     47    0.000    0.000    -0.000  
  clk                                                     -      -          R     (net)                         47        -        -         -  
  mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R              3    4.000    0.000    -0.000  
  mem/icache/CLKGATE_rc_gclk                              -      -          R     (net)                          3        -        -         -  
  mem/icache/STATE_reg[0]/QN                              -      CLK->QN    R     DFFHQNx1_ASAP7_75t_SL          6    0.100   42.400    42.400  
  mem/icache/STATE[0]                                     -      -          R     (net)                          6        -        -         -  
  mem/icache/g9107/Y                                      -      A->Y       F     INVx1_ASAP7_75t_SL             6   34.700   17.300    59.700  
  mem/icache/n_79                                         -      -          F     (net)                          6        -        -         -  
  mem/icache/g8854/Y                                      -      B->Y       F     OR3x1_ASAP7_75t_SL             2   27.300   21.800    81.500  
  mem/icache/n_184                                        -      -          F     (net)                          2        -        -         -  
  mem/icache/g8852/Y                                      -      B->Y       R     NOR2xp33_ASAP7_75t_SL          2   13.600   16.800    98.300  
  mem/icache/n_186                                        -      -          R     (net)                          2        -        -         -  
  mem/icache/g8839/Y                                      -      B->Y       R     AO21x2_ASAP7_75t_L            31   32.200   82.600   180.900  
  mem/ic_mem_req_valid                                    -      -          R     (net)                         31        -        -         -  
  mem/FE_DBTC0_ic_mem_req_valid/Y                         -      A->Y       F     INVx1_ASAP7_75t_SL            13  169.200   57.800   238.700  
  FE_OFN1215_mem_req_tag_0                                -      -          F     (net)                         13        -        -         -  
  mem/arbiter/FE_OFC1_mem_req_tag_0/Y                     -      A->Y       F     HB1xp67_ASAP7_75t_SL          18   98.900   74.100   312.800  
  mem/arbiter/FE_OFN1_mem_req_tag_0                       -      -          F     (net)                         18        -        -         -  
  mem/arbiter/g539/Y                                      -      A->Y       F     AND2x2_ASAP7_75t_SL            5  105.100   35.800   348.600  
  mem/dc_mem_req_ready                                    -      -          F     (net)                          5        -        -         -  
  mem/dcache/g13695/Y                                     -      A2->Y      R     OAI21xp5_ASAP7_75t_SL          1   17.800   10.100   358.700  
  mem/dcache/n_183                                        -      -          R     (net)                          1        -        -         -  
  mem/dcache/g13684/Y                                     -      C->Y       F     A2O1A1Ixp33_ASAP7_75t_SL       1   24.000   13.400   372.100  
  mem/dcache/n_200                                        -      -          F     (net)                          1        -        -         -  
  mem/dcache/g13571/Y                                     -      A1->Y      F     AO21x1_ASAP7_75t_SL            1   33.200   18.000   390.100  
  mem/dcache/n_324                                        -      -          F     (net)                          1        -        -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA   -      ENA        F     ICGx1_ASAP7_75t_R              1   10.100    0.000   390.100  
#---------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                      (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------
  clk                                                    -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                    -      -    R     (net)                  47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 2: MET (464.428 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.772
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.228
       Launch Clock:=    0.000
          Data Path:+  286.800
              Slack:=  464.428
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           4  92.400   18.000   243.200  
  cpu/stage1/regfile/n_1157                                      -      -          F     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72888/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  38.600   20.800   264.000  
  cpu/stage1/regfile/n_1272                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72832/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           3  36.600   12.600   276.600  
  cpu/stage1/regfile/n_1273                                      -      -          F     (net)                        3       -        -         -  
  cpu/stage1/regfile/g72651__8246/Y                              -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  21.100   10.200   286.800  
  cpu/stage1/regfile/n_1613                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  48.300    0.000   286.800  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (464.528 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.772
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.228
       Launch Clock:=    0.000
          Data Path:+  286.700
              Slack:=  464.528
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           4  92.400   18.000   243.200  
  cpu/stage1/regfile/n_1157                                      -      -          F     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72888/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  38.600   20.800   264.000  
  cpu/stage1/regfile/n_1272                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72832/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           3  36.600   12.600   276.600  
  cpu/stage1/regfile/n_1273                                      -      -          F     (net)                        3       -        -         -  
  cpu/stage1/regfile/g72642__4319/Y                              -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  21.100   10.100   286.700  
  cpu/stage1/regfile/n_1597                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  48.300    0.000   286.700  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (464.962 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.638
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.362
       Launch Clock:=    0.000
          Data Path:+  286.400
              Slack:=  464.962
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           4  92.400   18.000   243.200  
  cpu/stage1/regfile/n_1157                                      -      -          F     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72888/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  38.600   20.800   264.000  
  cpu/stage1/regfile/n_1272                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72832/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           3  36.600   12.600   276.600  
  cpu/stage1/regfile/n_1273                                      -      -          F     (net)                        3       -        -         -  
  cpu/stage1/regfile/g72650__5122/Y                              -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  21.100    9.800   286.400  
  cpu/stage1/regfile/n_1599                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  46.900    0.000   286.400  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (475.341 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.359
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.641
       Launch Clock:=    0.000
          Data Path:+  275.300
              Slack:=  475.341
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72711/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  51.100   20.400   275.300  
  cpu/stage1/regfile/n_1596                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  54.400    0.100   275.300  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (476.286 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.214
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.786
       Launch Clock:=    0.000
          Data Path:+  274.500
              Slack:=  476.286
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72732/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  51.100   19.600   274.500  
  cpu/stage1/regfile/n_1622                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  52.900    0.100   274.500  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (477.066 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.234
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.766
       Launch Clock:=    0.000
          Data Path:+  273.700
              Slack:=  477.066
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72733/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  51.100   18.800   273.700  
  cpu/stage1/regfile/n_1612                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  53.100    0.100   273.700  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (478.739 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.061
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.939
       Launch Clock:=    0.000
          Data Path:+  272.200
              Slack:=  478.739
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72831/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  51.100   17.300   272.200  
  cpu/stage1/regfile/n_1614                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  51.300    0.000   272.200  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (478.855 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.945
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.055
       Launch Clock:=    0.000
          Data Path:+  272.200
              Slack:=  478.855
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72755/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  51.100   17.300   272.200  
  cpu/stage1/regfile/n_1598                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  50.100    0.000   272.200  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (481.332 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.368
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.632
       Launch Clock:=    0.000
          Data Path:+  269.300
              Slack:=  481.332
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72783/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  51.100   14.400   269.300  
  cpu/stage1/regfile/n_1616                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  54.500    0.000   269.300  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (481.370 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.830
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.170
       Launch Clock:=    0.000
          Data Path:+  269.800
              Slack:=  481.370
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72759/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  51.100   14.900   269.800  
  cpu/stage1/regfile/n_1620                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  48.900    0.100   269.800  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (481.451 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.849
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.151
       Launch Clock:=    0.000
          Data Path:+  269.700
              Slack:=  481.451
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72949/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           8  93.700   29.000   254.900  
  cpu/stage1/regfile/n_1155                                      -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g72730/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  51.100   14.800   269.700  
  cpu/stage1/regfile/n_1608                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  49.100    0.100   269.700  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (481.480 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   34.820
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  765.180
       Launch Clock:=    0.000
          Data Path:+  283.700
              Slack:=  481.480
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    F     DFFHQNx1_ASAP7_75t_L         9   0.100   67.300    67.300  
  cpu/stage3_inst[8]                                             -      -          F     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       F     HB1xp67_ASAP7_75t_SL         8  58.500   50.300   117.600  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          F     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       F     OR2x2_ASAP7_75t_SL           3  68.400   24.100   141.700  
  cpu/stage1/regfile/n_233                                       -      -          F     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      R     OAI31xp33_ASAP7_75t_SL       5  14.600   33.900   175.600  
  cpu/stage1/regfile/n_755                                       -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       F     NOR2xp33_ASAP7_75t_SL        5  72.700   47.200   222.800  
  cpu/stage1/regfile/n_1158                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  74.500   23.700   246.500  
  cpu/stage1/regfile/n_1157                                      -      -          R     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72888/Y                                    -      B->Y       F     NOR2xp33_ASAP7_75t_SL        2  38.300   19.500   266.000  
  cpu/stage1/regfile/n_1272                                      -      -          F     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72644__5526/Y                              -      A2->Y      F     AO21x1_ASAP7_75t_SL          1  31.900   17.700   283.700  
  cpu/stage1/regfile/n_1615                                      -      -          F     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1  14.700    0.200   283.700  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (485.492 ps) Clock Gating Setup Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   40.208
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  759.792
       Launch Clock:=    0.000
          Data Path:+  274.300
              Slack:=  485.492
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                                          (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                   47    0.000     0.000     0.000  
  clk                                                           -      -          R     (net)                       47        -         -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           32    4.000     0.000     0.000  
  cpu/s1_to_s2_inst/CLKGATE_rc_gclk                             -      -          R     (net)                       32        -         -         -  
  cpu/s1_to_s2_inst/register_reg[2]/QN                          -      CLK->QN    F     DFFHQNx1_ASAP7_75t_L         1    0.100    36.200    36.200  
  cpu/stage2_inst[2]                                            -      -          F     (net)                        1        -         -         -  
  cpu/FE_OFC455_stage2_inst_2/Y                                 -      A->Y       R     INVx1_ASAP7_75t_SL           2   15.500    11.700    47.900  
  cpu/FE_OFN702_stage2_inst_2                                   -      -          R     (net)                        2        -         -         -  
  cpu/FE_OFC458_stage2_inst_2/Y                                 -      A->Y       F     INVx2_ASAP7_75t_SL          10   18.900    13.400    61.300  
  cpu/FE_OFN704_stage2_inst_2                                   -      -          F     (net)                       10        -         -         -  
  cpu/FE_OFC461_stage2_inst_2/Y                                 -      A->Y       F     BUFx2_ASAP7_75t_SL          10   20.400    21.700    83.000  
  cpu/FE_OFN706_stage2_inst_2                                   -      -          F     (net)                       10        -         -         -  
  cpu/stage3/csrsel/g233/Y                                      -      D->Y       R     NOR4xp25_ASAP7_75t_SL        1   18.600    20.300   103.300  
  cpu/stage3/csrsel/n_4                                         -      -          R     (net)                        1        -         -         -  
  cpu/stage3/csrsel/g232/Y                                      -      A->Y       F     NAND4xp25_ASAP7_75t_SL       1   40.400    16.000   119.300  
  cpu/stage3/csrsel/n_5                                         -      -          F     (net)                        1        -         -         -  
  cpu/stage3/csrsel/g231/Y                                      -      C->Y       F     OR4x1_ASAP7_75t_SL           1   31.700    25.900   145.200  
  cpu/stage3/csrsel/n_6                                         -      -          F     (net)                        1        -         -         -  
  cpu/stage3/csrsel/g230/Y                                      -      A->Y       R     NOR5xp2_ASAP7_75t_SL         1   13.400   101.700   246.900  
  cpu/stage3/CSRSelect                                          -      -          R     (net)                        1        -         -         -  
  cpu/stage3/csr/g195/Y                                         -      B->Y       R     OR2x2_ASAP7_75t_SL           1  237.700    27.400   274.300  
  cpu/stage3/csr/n_33                                           -      -          R     (net)                        1        -         -         -  
  cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA     -      ENA        R     ICGx1_ASAP7_75t_R            1   21.400     1.400   274.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                  47      -       -         -  
  cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (494.193 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.907
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.093
       Launch Clock:=    0.000
          Data Path:+  256.900
              Slack:=  494.193
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           4  92.400   18.000   243.200  
  cpu/stage1/regfile/n_1157                                      -      -          F     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72741/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  38.600   13.700   256.900  
  cpu/stage1/regfile/n_1609                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  49.700    0.100   256.900  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (494.741 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.359
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.641
       Launch Clock:=    0.000
          Data Path:+  255.900
              Slack:=  494.741
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           4  92.400   18.000   243.200  
  cpu/stage1/regfile/n_1157                                      -      -          F     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72754/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  38.600   12.700   255.900  
  cpu/stage1/regfile/n_1617                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  54.400    0.000   255.900  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (495.189 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.811
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.189
       Launch Clock:=    0.000
          Data Path:+  256.000
              Slack:=  495.189
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72948/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           4  92.400   18.000   243.200  
  cpu/stage1/regfile/n_1157                                      -      -          F     (net)                        4       -        -         -  
  cpu/stage1/regfile/g72764/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  38.600   12.800   256.000  
  cpu/stage1/regfile/n_1621                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  48.700    0.000   256.000  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (501.009 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   46.391
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  753.609
       Launch Clock:=    0.000
          Data Path:+  252.600
              Slack:=  501.009
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                        (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                          -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK       -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                   -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                   -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                          -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                          -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                             -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                          -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                             -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                          -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                              -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                          -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                                -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                    -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   124.500   242.500  
  stall                                                        -      -          R     (net)                      41        -         -         -  
  cpu/s2_to_s3_inst/g128__6260/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.700    10.100   252.600  
  cpu/s2_to_s3_inst/n_19                                       -      -          F     (net)                       1        -         -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   71.000     0.200   252.600  
#------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                            (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                          -      -    R     (net)                  47      -       -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (508.220 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.580
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.420
       Launch Clock:=    0.000
          Data Path:+  246.200
              Slack:=  508.220
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                        (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                          -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK       -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                   -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                   -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                          -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                          -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                             -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                          -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                             -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                          -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                              -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                          -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                                -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                    -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   124.400   242.400  
  stall                                                        -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_inst/g213__5526/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.700     3.800   246.200  
  cpu/s1_to_s2_inst/n_35                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   65.000     0.000   246.200  
#------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                            (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                          -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (508.576 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.824
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.176
       Launch Clock:=    0.000
          Data Path:+  245.600
              Slack:=  508.576
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000    -0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000    -0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                            -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   121.800   239.800  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_rs1/g213__1881/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.500     5.800   245.600  
  cpu/s1_to_s2_rs1/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.800     0.100   245.600  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (509.531 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.769
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.231
       Launch Clock:=    0.000
          Data Path:+  244.700
              Slack:=  509.531
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                            -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   121.400   239.400  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_rs2/g213__9315/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.500     5.300   244.700  
  cpu/s1_to_s2_rs2/n_35                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.400     0.000   244.700  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (509.585 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.715
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.285
       Launch Clock:=    0.000
          Data Path:+  244.700
              Slack:=  509.585
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                            -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   121.800   239.800  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_imm/g213__2398/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.500     4.900   244.700  
  cpu/s1_to_s2_imm/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.000     0.000   244.700  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (509.766 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.634
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.366
       Launch Clock:=    0.000
          Data Path:+  244.600
              Slack:=  509.766
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                            -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   122.400   240.400  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s2_to_s3_alu/g213__7410/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.500     4.200   244.600  
  cpu/s2_to_s3_alu/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   65.400     0.000   244.600  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (509.879 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.621
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.379
       Launch Clock:=    0.000
          Data Path:+  244.500
              Slack:=  509.879
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                      (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                        -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK     -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                 -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                 -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                        -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                        -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                           -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                        -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                           -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                        -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                            -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                        -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                              -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                  -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   122.300   240.300  
  stall                                                      -      -          R     (net)                      41        -         -         -  
  cpu/s2_to_s3_pc/g213__4733/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.500     4.200   244.500  
  cpu/s2_to_s3_pc/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   65.300     0.000   244.500  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                  47      -       -         -  
  cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (510.693 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.607
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.393
       Launch Clock:=    0.000
          Data Path:+  243.700
              Slack:=  510.693
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                      (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                        -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK     -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                 -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                 -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                        -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                        -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                           -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                        -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                           -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                        -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                            -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                        -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                              -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                  -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   121.700   239.700  
  stall                                                      -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_pc/g213__1705/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  245.500     4.000   243.700  
  cpu/s1_to_s2_pc/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   65.200     0.000   243.700  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (513.807 ps) Clock Gating Setup Check with Pin mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   35.293
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  764.707
       Launch Clock:=    0.000
          Data Path:+  250.900
              Slack:=  513.807
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc        Edge  Cell                   Fanout    Trans    Delay   Arrival  
#                                                                                                                   (ps)     (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                     -      clk        R     (arrival)                  47    0.000    0.000     0.000  
  clk                                                     -      -          R     (net)                      47        -        -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000    0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                              -      -          R     (net)                       3        -        -         -  
  mem/dcache/STATE_reg[2]/QN                              -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100   38.400    38.400  
  mem/dcache/STATE[2]                                     -      -          F     (net)                       5        -        -         -  
  mem/dcache/g11577/Y                                     -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200    7.700    46.100  
  mem/dcache/n_207                                        -      -          R     (net)                       1        -        -         -  
  mem/dcache/g11559/Y                                     -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200   18.800    64.900  
  mem/dcache/n_326                                        -      -          F     (net)                       6        -        -         -  
  mem/dcache/g13982/Y                                     -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200   19.900    84.800  
  mem/dcache/n_98                                         -      -          R     (net)                       3        -        -         -  
  mem/dcache/g13976/Y                                     -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300   33.200   118.000  
  mem/d_stall_n                                           -      -          F     (net)                       1        -        -         -  
  mem/g20/Y                                               -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   93.000   211.000  
  stall                                                   -      -          R     (net)                      41        -        -         -  
  mem/g22/Y                                               -      A->Y       F     INVx1_ASAP7_75t_SL          2  235.800    9.700   220.700  
  mem/n_1                                                 -      -          F     (net)                       2        -        -         -  
  mem/icache/g6622/Y                                      -      A2->Y      R     OAI21xp5_ASAP7_75t_SL       2   62.600   22.900   243.600  
  mem/icache/n_216                                        -      -          R     (net)                       2        -        -         -  
  mem/icache/g6621/Y                                      -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1   38.200    7.300   250.900  
  mem/icache/n_214                                        -      -          F     (net)                       1        -        -         -  
  mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA   -      ENA        F     ICGx1_ASAP7_75t_R           1   16.900    0.000   250.900  
#------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                      (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------
  clk                                                    -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                    -      -    R     (net)                  47      -       -         -  
  mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 27: MET (515.119 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.781
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.219
       Launch Clock:=    0.000
          Data Path:+  235.100
              Slack:=  515.119
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73148/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  62.100   25.400   201.500  
  cpu/stage1/regfile/n_1159                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72947/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           5  45.400   18.500   220.000  
  cpu/stage1/regfile/n_1160                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72709/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  29.900   15.100   235.100  
  cpu/stage1/regfile/n_1611                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  58.800    0.100   235.100  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (516.144 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.656
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.344
       Launch Clock:=    0.000
          Data Path:+  234.200
              Slack:=  516.144
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73148/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  62.100   25.400   201.500  
  cpu/stage1/regfile/n_1159                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72947/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           5  45.400   18.500   220.000  
  cpu/stage1/regfile/n_1160                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72710/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  29.900   14.200   234.200  
  cpu/stage1/regfile/n_1610                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  57.500    0.000   234.200  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (516.278 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.022
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.978
       Launch Clock:=    0.000
          Data Path:+  234.700
              Slack:=  516.278
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73148/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  62.100   25.400   201.500  
  cpu/stage1/regfile/n_1159                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72947/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           5  45.400   18.500   220.000  
  cpu/stage1/regfile/n_1160                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72727/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  29.900   14.700   234.700  
  cpu/stage1/regfile/n_1623                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  50.900    0.000   234.700  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (516.860 ps) Clock Gating Setup Check with Pin cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.540
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.460
       Launch Clock:=    0.000
          Data Path:+  237.600
              Slack:=  516.860
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       5    0.100    38.400    38.400  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       5        -         -         -  
  mem/dcache/g11577/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          1   27.200     7.700    46.100  
  mem/dcache/n_207                                            -      -          R     (net)                       1        -         -         -  
  mem/dcache/g11559/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   12.200    18.800    64.900  
  mem/dcache/n_326                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g13982/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   38.200    19.900    84.800  
  mem/dcache/n_98                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g13976/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   30.300    33.200   118.000  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   58.900   115.900   233.900  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/stage1/pcreg/g189__1666/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  244.800     3.700   237.600  
  cpu/stage1/pcreg/n_35                                       -      -          F     (net)                       1        -         -         -  
  cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   64.700     0.000   237.600  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (518.593 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.407
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.593
       Launch Clock:=    0.000
          Data Path:+  232.000
              Slack:=  518.593
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73148/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  62.100   25.400   201.500  
  cpu/stage1/regfile/n_1159                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72947/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           5  45.400   18.500   220.000  
  cpu/stage1/regfile/n_1160                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72782/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  29.900   12.000   232.000  
  cpu/stage1/regfile/n_1606                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  54.900    0.100   232.000  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (518.603 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.397
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.603
       Launch Clock:=    0.000
          Data Path:+  232.000
              Slack:=  518.603
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73148/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  62.100   25.400   201.500  
  cpu/stage1/regfile/n_1159                                      -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72947/Y                                    -      A->Y       F     INVx1_ASAP7_75t_SL           5  45.400   18.500   220.000  
  cpu/stage1/regfile/n_1160                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72742/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  29.900   12.000   232.000  
  cpu/stage1/regfile/n_1607                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  54.800    0.100   232.000  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (519.359 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.441
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.559
       Launch Clock:=    0.000
          Data Path:+  242.200
              Slack:=  519.359
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72750/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  93.700   16.300   242.200  
  cpu/stage1/regfile/n_1600                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.900    0.100   242.200  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (519.775 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.325
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.675
       Launch Clock:=    0.000
          Data Path:+  241.900
              Slack:=  519.775
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72751/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  93.700   16.000   241.900  
  cpu/stage1/regfile/n_1618                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.400    0.100   241.900  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (520.044 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.256
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.744
       Launch Clock:=    0.000
          Data Path:+  241.700
              Slack:=  520.044
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72762/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  93.700   15.800   241.700  
  cpu/stage1/regfile/n_1624                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.100    0.000   241.700  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (520.059 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.441
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.559
       Launch Clock:=    0.000
          Data Path:+  241.500
              Slack:=  520.059
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72749/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  92.400   16.300   241.500  
  cpu/stage1/regfile/n_1603                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.900    0.100   241.500  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (520.291 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.209
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.791
       Launch Clock:=    0.000
          Data Path:+  241.500
              Slack:=  520.291
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73150/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.800   225.900  
  cpu/stage1/regfile/n_1156                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72763/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  93.700   15.600   241.500  
  cpu/stage1/regfile/n_1602                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  13.900    0.000   241.500  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (520.305 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.395
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.605
       Launch Clock:=    0.000
          Data Path:+  241.300
              Slack:=  520.305
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72748/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  92.400   16.100   241.300  
  cpu/stage1/regfile/n_1601                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.700    0.100   241.300  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (520.867 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.233
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.767
       Launch Clock:=    0.000
          Data Path:+  240.900
              Slack:=  520.867
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72746/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  92.400   15.700   240.900  
  cpu/stage1/regfile/n_1619                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.000    0.000   240.900  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (520.991 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.209
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.791
       Launch Clock:=    0.000
          Data Path:+  240.800
              Slack:=  520.991
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73149/Y                                    -      B->Y       R     NOR2xp33_ASAP7_75t_SL        5  62.100   49.100   225.200  
  cpu/stage1/regfile/n_1158                                      -      -          R     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72747/Y                                    -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  92.400   15.600   240.800  
  cpu/stage1/regfile/n_1625                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  13.900    0.000   240.800  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (546.121 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.279
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.721
       Launch Clock:=    0.000
          Data Path:+  215.600
              Slack:=  546.121
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                         (ps)     (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                           -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                             -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                          -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                            -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                  -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                    -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                   -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                      -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                   -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                      -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g73148/Y                                   -      B->Y       R     NOR2xp33_ASAP7_75t_SL        2  62.100   25.400   201.500  
  cpu/stage1/regfile/n_1159                                     -      -          R     (net)                        2       -        -         -  
  cpu/stage1/regfile/g72674/Y                                   -      A2->Y      R     AO21x1_ASAP7_75t_SL          1  45.400   14.100   215.600  
  cpu/stage1/regfile/n_1626                                     -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  14.200    0.000   215.600  
#------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                             (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                           -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (550.911 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   50.089
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  749.911
       Launch Clock:=    0.000
          Data Path:+  199.000
              Slack:=  550.911
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72887/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  62.100   22.900   199.000  
  cpu/stage1/regfile/n_1604                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  62.000    0.200   199.000  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (552.784 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.916
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.084
       Launch Clock:=    0.000
          Data Path:+  197.300
              Slack:=  552.784
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout   Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47   0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L         9   0.100   69.800    69.800  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9       -        -         -  
  cpu/stage1/regfile/FE_OFC558_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8  73.300   55.000   124.800  
  cpu/stage1/regfile/FE_OFN782_stage3_inst_8                     -      -          R     (net)                        8       -        -         -  
  cpu/stage1/regfile/g75438/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           3  92.900   26.000   150.800  
  cpu/stage1/regfile/n_233                                       -      -          R     (net)                        3       -        -         -  
  cpu/stage1/regfile/g73511/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL       5  16.600   25.300   176.100  
  cpu/stage1/regfile/n_755                                       -      -          F     (net)                        5       -        -         -  
  cpu/stage1/regfile/g72886/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  62.100   21.200   197.300  
  cpu/stage1/regfile/n_1605                                      -      -          R     (net)                        1       -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1  60.200    0.100   197.300  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------

