For detailed description of the code of the testbench and verilog, look at the comments for the codes

With Asynchronous reset, we see that the clock cycle doesn't have to finish and the count resets back to 0, as expected.
