
*** Running vivado
    with args -log EQ_27_band_eq_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EQ_27_band_eq_core_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EQ_27_band_eq_core_0_0.tcl -notrace
Command: synth_design -top EQ_27_band_eq_core_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 360.352 ; gain = 98.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EQ_27_band_eq_core_0_0' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_eq_core_0_0/synth/EQ_27_band_eq_core_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'eq_core' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eq_core_v1_0_S00_AXI' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:4]
	Parameter DIV_FACTOR bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:251]
INFO: [Synth 8-226] default block is never used [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:392]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:442]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:461]
WARNING: [Synth 8-6014] Unused sequential element cntr_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:502]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:433]
WARNING: [Synth 8-6014] Unused sequential element Rz0_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:452]
WARNING: [Synth 8-6014] Unused sequential element Rz1_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:453]
WARNING: [Synth 8-6014] Unused sequential element Rz2_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:454]
WARNING: [Synth 8-6014] Unused sequential element Lz0_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:455]
WARNING: [Synth 8-6014] Unused sequential element Lz1_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:456]
WARNING: [Synth 8-6014] Unused sequential element Lz2_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:457]
WARNING: [Synth 8-6014] Unused sequential element reset_go_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:462]
WARNING: [Synth 8-6014] Unused sequential element gostate_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:515]
WARNING: [Synth 8-6014] Unused sequential element Y_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:529]
WARNING: [Synth 8-5788] Register data_R_out_reg in module eq_core_v1_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:470]
WARNING: [Synth 8-5788] Register data_L_out_reg in module eq_core_v1_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:471]
INFO: [Synth 8-256] done synthesizing module 'eq_core_v1_0_S00_AXI' (1#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_receiver_S_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_receiver_S_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'audio_receiver_S_AXIS' (2#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_receiver_S_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_sender_M_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_sender_M_AXIS.v:3]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 2 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_sender_M_AXIS.v:106]
INFO: [Synth 8-256] done synthesizing module 'audio_sender_M_AXIS' (3#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_sender_M_AXIS.v:3]
INFO: [Synth 8-256] done synthesizing module 'eq_core' (4#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/eq_core.v:4]
INFO: [Synth 8-256] done synthesizing module 'EQ_27_band_eq_core_0_0' (5#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_eq_core_0_0/synth/EQ_27_band_eq_core_0_0.v:57]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port lrclk
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[31]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[30]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[29]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[28]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[27]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[26]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[25]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[24]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[23]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[22]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[21]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[20]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[19]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[18]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[17]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[16]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[15]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[14]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[13]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[12]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[11]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[10]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[9]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[8]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[7]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[6]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[5]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[4]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[3]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_L_in[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[31]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[30]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[29]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[28]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[27]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[26]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[25]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[24]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[23]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[22]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[21]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[20]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[19]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[18]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[17]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[16]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[15]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[14]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[13]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[12]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[11]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[10]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[9]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[8]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[7]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[6]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[5]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[4]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[3]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port data_R_in[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design eq_core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 410.383 ; gain = 148.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 410.383 ; gain = 148.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 755.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 755.539 ; gain = 493.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 755.539 ; gain = 493.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 755.539 ; gain = 493.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "read_pointer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 755.539 ; gain = 493.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eq_core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module audio_receiver_S_AXIS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module audio_sender_M_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/audio_receiver_S_AXIS_inst/data_L_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_receiver_S_AXIS.v:135]
WARNING: [Synth 8-6014] Unused sequential element inst/audio_receiver_S_AXIS_inst/data_R_reg was removed.  [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/cd83/audio_receiver_S_AXIS.v:139]
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tvalid driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design EQ_27_band_eq_core_0_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[20]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[19]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[14]
WARNING: [Synth 8-3331] design EQ_27_band_eq_core_0_0 has unconnected port s_axis_tdata[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[6]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[6]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[4]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module EQ_27_band_eq_core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 755.539 ; gain = 493.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 767.348 ; gain = 505.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 767.566 ; gain = 505.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    27|
|5     |LUT5 |     5|
|6     |LUT6 |    37|
|7     |FDRE |   180|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   253|
|2     |  inst                         |eq_core               |   253|
|3     |    audio_receiver_S_AXIS_inst |audio_receiver_S_AXIS |    10|
|4     |    audio_sender_M_AXIS_inst   |audio_sender_M_AXIS   |    12|
|5     |    eq_core_v1_0_S00_AXI_inst  |eq_core_v1_0_S00_AXI  |   231|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 788.121 ; gain = 525.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 788.121 ; gain = 180.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 788.121 ; gain = 525.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 789.914 ; gain = 539.367
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27_band/EQ_27_band.runs/EQ_27_band_eq_core_0_0_synth_1/EQ_27_band_eq_core_0_0.dcp' has been generated.
