[N
4
2
13 clock_divider
4
10 data_width
3
10 behavioral
1
69 Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP3/simulation/questa/rtl_work
]
[G
1
2
3
1
4
1
0
5
0
0 0
0
0
]
