Fitter report for top
Fri Sep 01 19:05:49 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Control Signals
 17. Global & Other Fast Signals
 18. Non-Global High Fan-Out Signals
 19. Routing Usage Summary
 20. LAB Logic Elements
 21. LAB-wide Signals
 22. LAB Signals Sourced
 23. LAB Signals Sourced Out
 24. LAB Distinct Inputs
 25. Fitter Device Options
 26. Estimated Delay Added for Hold Timing Summary
 27. Estimated Delay Added for Hold Timing Details
 28. Fitter Messages
 29. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------+
; Fitter Summary                                                         ;
+---------------------------+--------------------------------------------+
; Fitter Status             ; Successful - Fri Sep 01 19:05:49 2017      ;
; Quartus II 64-Bit Version ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name             ; top                                        ;
; Top-level Entity Name     ; top                                        ;
; Family                    ; MAX II                                     ;
; Device                    ; EPM570T100C5                               ;
; Timing Models             ; Final                                      ;
; Total logic elements      ; 549 / 570 ( 96 % )                         ;
; Total pins                ; 46 / 76 ( 61 % )                           ;
; Total virtual pins        ; 0                                          ;
; UFM blocks                ; 0 / 1 ( 0 % )                              ;
+---------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EPM570T100C5                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner                     ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-----------------------+------------------+-----------------------+
; Node                                                              ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node      ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-----------------------+------------------+-----------------------+
; Equal13~1                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; Equal13~1_Duplicate_1 ;                  ;                       ;
; linkSMS~_route_through                                            ; Created    ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ;                       ;                  ;                       ;
; pwm_capture:pwm_capture_instance|periodcounter[10]~_route_through ; Created    ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ;                       ;                  ;                       ;
+-------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-----------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc54102_board2/top.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 549 / 570 ( 96 % )    ;
;     -- Combinational with no register       ; 178                   ;
;     -- Register only                        ; 110                   ;
;     -- Combinational with a register        ; 261                   ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 209                   ;
;     -- 3 input functions                    ; 110                   ;
;     -- 2 input functions                    ; 106                   ;
;     -- 1 input functions                    ; 7                     ;
;     -- 0 input functions                    ; 5                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 417                   ;
;     -- arithmetic mode                      ; 132                   ;
;     -- qfbk mode                            ; 29                    ;
;     -- register cascade mode                ; 0                     ;
;     -- synchronous clear/load mode          ; 165                   ;
;     -- asynchronous clear/load mode         ; 353                   ;
;                                             ;                       ;
; Total registers                             ; 371 / 570 ( 65 % )    ;
; Total LABs                                  ; 57 / 57 ( 100 % )     ;
; Logic elements in carry chains              ; 138                   ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 46 / 76 ( 61 % )      ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )        ;
;                                             ;                       ;
; Global signals                              ; 4                     ;
; UFM blocks                                  ; 0 / 1 ( 0 % )         ;
; Global clocks                               ; 4 / 4 ( 100 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 49.3% / 57.5% / 40.7% ;
; Peak interconnect usage (total/H/V)         ; 49.3% / 57.5% / 40.7% ;
; Maximum fan-out                             ; 328                   ;
; Highest non-global fan-out                  ; 229                   ;
; Total fan-out                               ; 2642                  ;
; Average fan-out                             ; 4.44                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                      ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; clk      ; 12    ; 1        ; 0            ; 5            ; 0           ; 328                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; rs232_rx ; 6     ; 1        ; 0            ; 7            ; 3           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; rst_n    ; 44    ; 1        ; 8            ; 3            ; 2           ; 126                   ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; led  ; 1     ; 2        ; 3            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+---------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source            ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+---------------------------------+---------------------+
; BusA[10] ; 66    ; 2        ; 13           ; 4            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusA[11] ; 54    ; 2        ; 13           ; 1            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusA[12] ; 99    ; 2        ; 4            ; 8            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusA[13] ; 27    ; 1        ; 3            ; 3            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusA[14] ; 40    ; 1        ; 7            ; 3            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusA[15] ; 15    ; 1        ; 0            ; 5            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[8]~47                      ; -                   ;
; BusA[16] ; 16    ; 1        ; 0            ; 5            ; 3           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusA[17] ; 17    ; 1        ; 0            ; 5            ; 4           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHL                         ; -                   ;
; BusA[18] ; 18    ; 1        ; 0            ; 5            ; 5           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHS                         ; -                   ;
; BusA[19] ; 19    ; 1        ; 0            ; 4            ; 5           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHM                         ; -                   ;
; BusA[20] ; 20    ; 1        ; 1            ; 3            ; 3           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHM                         ; -                   ;
; BusA[21] ; 21    ; 1        ; 1            ; 3            ; 1           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHM                         ; -                   ;
; BusA[2]  ; 2     ; 1        ; 1            ; 8            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusA[3]  ; 3     ; 1        ; 1            ; 8            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[3]~42                      ; -                   ;
; BusA[4]  ; 4     ; 1        ; 0            ; 7            ; 0           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusA[5]  ; 5     ; 1        ; 0            ; 7            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusA[6]  ; 72    ; 2        ; 13           ; 6            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusA[7]  ; 7     ; 1        ; 0            ; 7            ; 4           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; my_uart_tx:my_uart_tx|uart_tx~0 ; -                   ;
; BusA[8]  ; 8     ; 1        ; 0            ; 7            ; 5           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[8]~47                      ; -                   ;
; BusA[9]  ; 52    ; 2        ; 13           ; 1            ; 4           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[69] ; 69    ; 2        ; 13           ; 5            ; 0           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHS                         ; -                   ;
; BusB[70] ; 78    ; 2        ; 12           ; 8            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[71] ; 71    ; 2        ; 13           ; 6            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusB[71]~43                     ; -                   ;
; BusB[72] ; 26    ; 1        ; 3            ; 3            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[73] ; 73    ; 2        ; 13           ; 7            ; 5           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHS                         ; -                   ;
; BusB[74] ; 48    ; 1        ; 10           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[75] ; 75    ; 2        ; 13           ; 7            ; 1           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSHS                         ; -                   ;
; BusB[76] ; 51    ; 1        ; 12           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[77] ; 41    ; 1        ; 7            ; 3            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[78] ; 28    ; 1        ; 4            ; 3            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[79] ; 30    ; 1        ; 4            ; 3            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[80] ; 96    ; 2        ; 5            ; 8            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[81] ; 35    ; 1        ; 6            ; 3            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[82] ; 82    ; 2        ; 9            ; 8            ; 0           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSPI                         ; -                   ;
; BusB[83] ; 98    ; 2        ; 4            ; 8            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[84] ; 84    ; 2        ; 8            ; 8            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSPI                         ; -                   ;
; BusB[85] ; 85    ; 2        ; 8            ; 8            ; 2           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusB[86] ; 86    ; 2        ; 8            ; 8            ; 3           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusB[87] ; 87    ; 2        ; 7            ; 8            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                               ; -                   ;
; BusB[88] ; 43    ; 1        ; 8            ; 3            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                               ; -                   ;
; BusB[89] ; 89    ; 2        ; 7            ; 8            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkSPI                         ; -                   ;
; BusC[97] ; 97    ; 2        ; 5            ; 8            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusC[97]~3                      ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+---------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 26 / 36 ( 72 % ) ; 3.3V          ; --           ;
; 2        ; 20 / 40 ( 50 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                               ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
; 1        ; 161        ; 2        ; led            ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 2        ; 2          ; 1        ; BusA[2]        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 3        ; 4          ; 1        ; BusA[3]        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 4        ; 6          ; 1        ; BusA[4]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 8          ; 1        ; BusA[5]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 9          ; 1        ; rs232_rx       ; input  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 10         ; 1        ; BusA[7]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 11         ; 1        ; BusA[8]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 12       ; 20         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 14       ; 21         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 22         ; 1        ; BusA[15]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 16       ; 23         ; 1        ; BusA[16]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 24         ; 1        ; BusA[17]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 25         ; 1        ; BusA[18]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 32         ; 1        ; BusA[19]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 34         ; 1        ; BusA[20]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 21       ; 36         ; 1        ; BusA[21]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 22       ; 38         ; 1        ; #TMS           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 23       ; 39         ; 1        ; #TDI           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 24       ; 40         ; 1        ; #TCK           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 25       ; 41         ; 1        ; #TDO           ; output ;              ;           ; --         ;                 ; --       ; --           ;
; 26       ; 47         ; 1        ; BusB[72]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 27       ; 48         ; 1        ; BusA[13]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 28       ; 50         ; 1        ; BusB[78]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 29       ; 51         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 30       ; 52         ; 1        ; BusB[79]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 31       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 33       ; 58         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 34       ; 59         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 60         ; 1        ; BusB[81]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 36       ; 61         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 37       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 38       ; 62         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 39       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 40       ; 63         ; 1        ; BusA[14]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 41       ; 64         ; 1        ; BusB[77]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 42       ; 65         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 66         ; 1        ; BusB[88]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 67         ; 1        ; rst_n          ; input  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 47       ; 71         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 72         ; 1        ; BusB[74]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 49       ; 73         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 75         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 79         ; 1        ; BusB[76]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 83         ; 2        ; BusA[9]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 53       ; 84         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 86         ; 2        ; BusA[11]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 55       ; 89         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 91         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 92         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 58       ; 93         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 59       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 61       ; 98         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 62       ; 101        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 63       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 64       ; 102        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 65       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 66       ; 103        ; 2        ; BusA[10]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 67       ; 104        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 68       ; 105        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 69       ; 111        ; 2        ; BusB[69]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 70       ; 112        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 71       ; 115        ; 2        ; BusB[71]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 72       ; 116        ; 2        ; BusA[6]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 73       ; 118        ; 2        ; BusB[73]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 120        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 122        ; 2        ; BusB[75]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 125        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 126        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 127        ; 2        ; BusB[70]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 79       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 80       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 81       ; 135        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 136        ; 2        ; BusB[82]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 139        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 84       ; 140        ; 2        ; BusB[84]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 85       ; 141        ; 2        ; BusB[85]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 86       ; 142        ; 2        ; BusB[86]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 87       ; 143        ; 2        ; BusB[87]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 88       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 89       ; 144        ; 2        ; BusB[89]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 90       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 91       ; 149        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 92       ; 150        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 94       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ; 151        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 152        ; 2        ; BusB[80]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 97       ; 153        ; 2        ; BusC[97]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 98       ; 155        ; 2        ; BusB[83]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 99       ; 156        ; 2        ; BusA[12]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 100      ; 158        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                    ; Library Name ;
+------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
; |top                                     ; 549 (164)   ; 371          ; 0          ; 46   ; 0            ; 178 (88)     ; 110 (6)           ; 261 (70)         ; 138 (0)         ; 29 (23)    ; |top                                                                   ; work         ;
;    |my_uart_rx:my_uart_rx|               ; 36 (36)     ; 22           ; 0          ; 0    ; 0            ; 14 (14)      ; 4 (4)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |top|my_uart_rx:my_uart_rx                                             ; work         ;
;    |my_uart_tx:my_uart_tx|               ; 22 (22)     ; 16           ; 0          ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 12 (12)          ; 0 (0)           ; 4 (4)      ; |top|my_uart_tx:my_uart_tx                                             ; work         ;
;    |pwm_capture:pwm_capture_instance|    ; 283 (211)   ; 229          ; 0          ; 0    ; 0            ; 54 (15)      ; 96 (96)           ; 133 (100)        ; 112 (96)        ; 2 (2)      ; |top|pwm_capture:pwm_capture_instance                                  ; work         ;
;       |captuer_tx:captuer_tx_instance|   ; 68 (68)     ; 29           ; 0          ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 29 (29)          ; 16 (16)         ; 0 (0)      ; |top|pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance   ; work         ;
;       |neg_capture:neg_capture_instance| ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |top|pwm_capture:pwm_capture_instance|neg_capture:neg_capture_instance ; work         ;
;       |pos_capture:pos_capture_instance| ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |top|pwm_capture:pwm_capture_instance|pos_capture:pos_capture_instance ; work         ;
;    |speed_select:speed_select|           ; 44 (44)     ; 28           ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 28 (28)          ; 26 (26)         ; 0 (0)      ; |top|speed_select:speed_select                                         ; work         ;
+------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------+
; Delay Chain Summary                 ;
+----------+----------+---------------+
; Name     ; Pin Type ; Pad to Core 0 ;
+----------+----------+---------------+
; led      ; Output   ; --            ;
; BusA[6]  ; Bidir    ; (0)           ;
; BusA[9]  ; Bidir    ; (0)           ;
; BusA[10] ; Bidir    ; (0)           ;
; BusA[11] ; Bidir    ; (0)           ;
; BusA[12] ; Bidir    ; (0)           ;
; BusA[13] ; Bidir    ; (0)           ;
; BusA[14] ; Bidir    ; (0)           ;
; BusB[70] ; Bidir    ; (0)           ;
; BusB[72] ; Bidir    ; (0)           ;
; BusB[74] ; Bidir    ; (0)           ;
; BusB[76] ; Bidir    ; (0)           ;
; BusB[77] ; Bidir    ; (0)           ;
; BusB[78] ; Bidir    ; (0)           ;
; BusB[79] ; Bidir    ; (0)           ;
; BusB[80] ; Bidir    ; (0)           ;
; BusB[81] ; Bidir    ; (0)           ;
; BusB[83] ; Bidir    ; (0)           ;
; BusB[88] ; Bidir    ; (0)           ;
; BusA[2]  ; Bidir    ; (1)           ;
; BusA[3]  ; Bidir    ; (0)           ;
; BusA[4]  ; Bidir    ; (0)           ;
; BusA[5]  ; Bidir    ; (0)           ;
; BusA[7]  ; Bidir    ; (0)           ;
; BusA[8]  ; Bidir    ; (0)           ;
; BusA[15] ; Bidir    ; (0)           ;
; BusA[16] ; Bidir    ; (1)           ;
; BusA[17] ; Bidir    ; (1)           ;
; BusA[18] ; Bidir    ; (1)           ;
; BusA[19] ; Bidir    ; (1)           ;
; BusA[20] ; Bidir    ; (1)           ;
; BusA[21] ; Bidir    ; (1)           ;
; BusB[69] ; Bidir    ; (1)           ;
; BusB[71] ; Bidir    ; (1)           ;
; BusB[73] ; Bidir    ; (1)           ;
; BusB[75] ; Bidir    ; (1)           ;
; BusB[82] ; Bidir    ; (0)           ;
; BusB[84] ; Bidir    ; (0)           ;
; BusB[85] ; Bidir    ; (1)           ;
; BusB[86] ; Bidir    ; (1)           ;
; BusB[87] ; Bidir    ; (1)           ;
; BusB[89] ; Bidir    ; (0)           ;
; BusC[97] ; Bidir    ; (0)           ;
; clk      ; Input    ; (0)           ;
; rst_n    ; Input    ; (1)           ;
; rs232_rx ; Input    ; (0)           ;
+----------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                    ;
+---------------------------------------------------------------------------+--------------+---------+----------------------------+--------+----------------------+------------------+
; Name                                                                      ; Location     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ;
+---------------------------------------------------------------------------+--------------+---------+----------------------------+--------+----------------------+------------------+
; BusA[3]~42                                                                ; LC_X4_Y6_N0  ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusA[8]~47                                                                ; LC_X1_Y6_N8  ; 2       ; Output enable              ; no     ; --                   ; --               ;
; BusB[71]~43                                                               ; LC_X4_Y5_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusC[97]~3                                                                ; LC_X4_Y6_N7  ; 2       ; Output enable              ; no     ; --                   ; --               ;
; Current.SAVE                                                              ; LC_X3_Y7_N8  ; 27      ; Clock enable               ; no     ; --                   ; --               ;
; capture_rst                                                               ; LC_X11_Y5_N8 ; 229     ; Async. clear               ; no     ; --                   ; --               ;
; clk                                                                       ; PIN_12       ; 328     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ;
; linkSHL                                                                   ; LC_X4_Y4_N0  ; 2       ; Output enable              ; no     ; --                   ; --               ;
; linkSHM                                                                   ; LC_X4_Y4_N9  ; 6       ; Output enable              ; no     ; --                   ; --               ;
; linkSHS                                                                   ; LC_X5_Y5_N2  ; 5       ; Output enable              ; no     ; --                   ; --               ;
; linkSPI                                                                   ; LC_X5_Y5_N0  ; 6       ; Output enable              ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|Mux2~0                                              ; LC_X7_Y7_N5  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|Mux7~2                                              ; LC_X6_Y7_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_complete_reg~1                                   ; LC_X6_Y7_N3  ; 1       ; Async. clear               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]~1                                    ; LC_X5_Y7_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_enable_reg                                       ; LC_X6_Y7_N5  ; 4       ; Clock                      ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_enable_reg~0                                     ; LC_X6_Y7_N4  ; 1       ; Async. clear               ; no     ; --                   ; --               ;
; my_uart_tx:my_uart_tx|Decoder0~0                                          ; LC_X10_Y2_N9 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_tx:my_uart_tx|tx_complete_reg                                     ; LC_X6_Y5_N9  ; 6       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ;
; my_uart_tx:my_uart_tx|tx_complete_reg~1                                   ; LC_X6_Y5_N8  ; 1       ; Async. clear               ; no     ; --                   ; --               ;
; my_uart_tx:my_uart_tx|tx_enable_reg                                       ; LC_X6_Y5_N7  ; 18      ; Sync. clear                ; no     ; --                   ; --               ;
; my_uart_tx:my_uart_tx|tx_enable_reg~0                                     ; LC_X6_Y5_N5  ; 1       ; Async. clear               ; no     ; --                   ; --               ;
; my_uart_tx:my_uart_tx|uart_tx~0                                           ; LC_X10_Y3_N5 ; 1       ; Output enable              ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|LessThan0~10                             ; LC_X9_Y7_N3  ; 32      ; Sync. clear                ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|always1~0                                ; LC_X10_Y3_N1 ; 33      ; Clock enable               ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|always2~0                                ; LC_X10_Y3_N2 ; 33      ; Clock enable               ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|always3~0                                ; LC_X10_Y3_N0 ; 33      ; Clock enable               ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|always5~0                                ; LC_X10_Y3_N7 ; 34      ; Clock enable               ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|always5~1                                ; LC_X10_Y3_N8 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|always0~0 ; LC_X11_Y3_N2 ; 9       ; Clock enable               ; no     ; --                   ; --               ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_start  ; LC_X11_Y3_N1 ; 2       ; Clock                      ; no     ; --                   ; --               ;
; rs232_rx                                                                  ; PIN_6        ; 6       ; Clock                      ; no     ; --                   ; --               ;
; rst_n                                                                     ; PIN_44       ; 126     ; Async. clear, Clock enable ; no     ; --                   ; --               ;
; speed_select:speed_select|always1~0                                       ; LC_X5_Y6_N3  ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; speed_select:speed_select|always3~0                                       ; LC_X6_Y4_N2  ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; speed_select:speed_select|buad_clk_rx_reg                                 ; LC_X4_Y6_N6  ; 21      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ;
; speed_select:speed_select|buad_clk_tx_reg                                 ; LC_X5_Y4_N8  ; 15      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ;
+---------------------------------------------------------------------------+--------------+---------+----------------------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                 ;
+-------------------------------------------+-------------+---------+----------------------+------------------+
; Name                                      ; Location    ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------------------------------------------+-------------+---------+----------------------+------------------+
; clk                                       ; PIN_12      ; 328     ; Global Clock         ; GCLK0            ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; LC_X6_Y5_N9 ; 6       ; Global Clock         ; GCLK2            ;
; speed_select:speed_select|buad_clk_rx_reg ; LC_X4_Y6_N6 ; 21      ; Global Clock         ; GCLK1            ;
; speed_select:speed_select|buad_clk_tx_reg ; LC_X5_Y4_N8 ; 15      ; Global Clock         ; GCLK3            ;
+-------------------------------------------+-------------+---------+----------------------+------------------+


+------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                      ;
+--------------------------------------------------------------------------------------------+---------+
; Name                                                                                       ; Fan-Out ;
+--------------------------------------------------------------------------------------------+---------+
; capture_rst                                                                                ; 229     ;
; rst_n                                                                                      ; 126     ;
; pwm_capture:pwm_capture_instance|always5~0                                                 ; 34      ;
; pwm_capture:pwm_capture_instance|always3~0                                                 ; 33      ;
; pwm_capture:pwm_capture_instance|always1~0                                                 ; 33      ;
; pwm_capture:pwm_capture_instance|always2~0                                                 ; 33      ;
; pwm_capture:pwm_capture_instance|LessThan0~10                                              ; 32      ;
; pwm_capture:pwm_capture_instance|always5~1                                                 ; 32      ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_count[1]                ; 29      ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_count[0]                ; 27      ;
; Current.SAVE                                                                               ; 27      ;
; Current.S1                                                                                 ; 25      ;
; Current.WAIT                                                                               ; 25      ;
; my_uart_tx:my_uart_tx|tx_enable_reg                                                        ; 18      ;
; my_uart_rx:my_uart_rx|rx_count[0]                                                          ; 15      ;
; my_uart_rx:my_uart_rx|rx_count[1]                                                          ; 15      ;
; speed_select:speed_select|always1~0                                                        ; 13      ;
; speed_select:speed_select|always3~0                                                        ; 13      ;
; Rx_cmd[8]                                                                                  ; 13      ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_count[2]                ; 12      ;
; Rx_cmd[10]                                                                                 ; 12      ;
; Rx_cmd[2]                                                                                  ; 12      ;
; my_uart_rx:my_uart_rx|rx_count[2]                                                          ; 11      ;
; my_uart_rx:my_uart_rx|rx_count[3]                                                          ; 11      ;
; Rx_cmd[0]                                                                                  ; 11      ;
; my_uart_tx:my_uart_tx|tx_count[3]                                                          ; 10      ;
; my_uart_tx:my_uart_tx|tx_count[0]                                                          ; 10      ;
; my_uart_tx:my_uart_tx|tx_count[1]                                                          ; 10      ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|always0~0                  ; 9       ;
; Rx_cmd[12]                                                                                 ; 9       ;
; Rx_cmd[16]                                                                                 ; 9       ;
; Rx_cmd[11]                                                                                 ; 9       ;
; my_uart_tx:my_uart_tx|Decoder0~0                                                           ; 8       ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]~1                                                     ; 8       ;
; Equal8~1                                                                                   ; 8       ;
; my_uart_tx:my_uart_tx|tx_count[2]                                                          ; 7       ;
; Rx_cmd[17]                                                                                 ; 7       ;
; Rx_cmd[20]                                                                                 ; 7       ;
; pwm_capture:pwm_capture_instance|ready                                                     ; 6       ;
; rs232_rx                                                                                   ; 6       ;
; linkSPI                                                                                    ; 6       ;
; linkSHM                                                                                    ; 6       ;
; Rx_cmd[9]                                                                                  ; 6       ;
; Rx_cmd[4]                                                                                  ; 6       ;
; Equal15~3                                                                                  ; 5       ;
; pwm_capture:pwm_capture_instance|counter[29]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[5]~61                                             ; 5       ;
; pwm_capture:pwm_capture_instance|counter[5]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[13]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[21]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[26]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[2]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[10]~51                                            ; 5       ;
; pwm_capture:pwm_capture_instance|counter[10]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[18]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[28]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[4]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[12]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[20]~41                                            ; 5       ;
; pwm_capture:pwm_capture_instance|counter[20]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[27]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[3]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[11]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[19]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[30]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[6]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[14]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[22]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[31]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[7]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[15]~19                                            ; 5       ;
; pwm_capture:pwm_capture_instance|counter[15]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[23]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[24]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[0]~13                                             ; 5       ;
; pwm_capture:pwm_capture_instance|counter[0]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[8]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[16]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[25]~7                                             ; 5       ;
; pwm_capture:pwm_capture_instance|counter[25]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|counter[1]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[9]                                                ; 5       ;
; pwm_capture:pwm_capture_instance|counter[17]                                               ; 5       ;
; pwm_capture:pwm_capture_instance|periodcounter[5]~61                                       ; 5       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[5]~61                                    ; 5       ;
; pwm_capture:pwm_capture_instance|periodcounter[10]~49                                      ; 5       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[10]~51                                   ; 5       ;
; pwm_capture:pwm_capture_instance|periodcounter[20]~43                                      ; 5       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[20]~41                                   ; 5       ;
; pwm_capture:pwm_capture_instance|periodcounter[15]~19                                      ; 5       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[15]~19                                   ; 5       ;
; pwm_capture:pwm_capture_instance|periodcounter[0]~13                                       ; 5       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[0]~13                                    ; 5       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[7]~17           ; 5       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[2]~15           ; 5       ;
; pwm_capture:pwm_capture_instance|periodcounter[25]~7                                       ; 5       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[25]~7                                    ; 5       ;
; speed_select:speed_select|cnt_rx[0]~21                                                     ; 5       ;
; speed_select:speed_select|cnt_rx[7]                                                        ; 5       ;
; speed_select:speed_select|cnt_rx[5]~13                                                     ; 5       ;
; speed_select:speed_select|cnt_tx[0]~21                                                     ; 5       ;
; speed_select:speed_select|cnt_tx[7]                                                        ; 5       ;
; speed_select:speed_select|cnt_tx[5]~13                                                     ; 5       ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]~0                                                     ; 5       ;
; WideOr1~0                                                                                  ; 5       ;
; flag_reg                                                                                   ; 5       ;
; linkSHS                                                                                    ; 5       ;
; WideOr5~0                                                                                  ; 5       ;
; Equal3~6                                                                                   ; 5       ;
; Equal13~2                                                                                  ; 5       ;
; Equal12~2                                                                                  ; 5       ;
; WideNor1~0                                                                                 ; 5       ;
; Equal6~3                                                                                   ; 5       ;
; Rx_cmd[1]                                                                                  ; 5       ;
; Equal5~3                                                                                   ; 5       ;
; Equal12~0                                                                                  ; 5       ;
; Rx_cmd[19]                                                                                 ; 5       ;
; Equal3~2                                                                                   ; 5       ;
; pwm_capture:pwm_capture_instance|pos_counter_flag                                          ; 4       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                                                        ; 4       ;
; WideOr6~0                                                                                  ; 4       ;
; Current.IDLE                                                                               ; 4       ;
; linkPPI                                                                                    ; 4       ;
; linkGLO                                                                                    ; 4       ;
; linkGIN                                                                                    ; 4       ;
; Equal21~2                                                                                  ; 4       ;
; Equal20~0                                                                                  ; 4       ;
; Equal18~0                                                                                  ; 4       ;
; Equal17~1                                                                                  ; 4       ;
; Equal14~3                                                                                  ; 4       ;
; Equal9~5                                                                                   ; 4       ;
; Equal7~3                                                                                   ; 4       ;
; Equal11~0                                                                                  ; 4       ;
; Equal3~8                                                                                   ; 4       ;
; Equal4~1                                                                                   ; 4       ;
; Equal2~3                                                                                   ; 4       ;
; Rx_cmd[18]                                                                                 ; 4       ;
; Rx_cmd[3]                                                                                  ; 4       ;
; Equal19~1                                                                                  ; 4       ;
; WideOr7~2                                                                                  ; 3       ;
; pwm_capture:pwm_capture_instance|pos_capture:pos_capture_instance|btn1                     ; 3       ;
; pwm_capture:pwm_capture_instance|nextpos_counter_flag                                      ; 3       ;
; pwm_capture:pwm_capture_instance|neg_counter_flag                                          ; 3       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[12]~25          ; 3       ;
; my_uart_rx:my_uart_rx|Mux2~0                                                               ; 3       ;
; my_uart_rx:my_uart_rx|Mux7~2                                                               ; 3       ;
; speed_select:speed_select|cnt_rx[2]                                                        ; 3       ;
; speed_select:speed_select|cnt_rx[1]                                                        ; 3       ;
; speed_select:speed_select|cnt_rx[4]                                                        ; 3       ;
; speed_select:speed_select|cnt_rx[3]                                                        ; 3       ;
; speed_select:speed_select|cnt_rx[5]                                                        ; 3       ;
; speed_select:speed_select|cnt_rx[6]                                                        ; 3       ;
; speed_select:speed_select|cnt_rx[8]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[2]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[1]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[4]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[3]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[5]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[6]                                                        ; 3       ;
; speed_select:speed_select|cnt_tx[8]                                                        ; 3       ;
; WideOr12~0                                                                                 ; 3       ;
; WideOr16~0                                                                                 ; 3       ;
; my_uart_rx:my_uart_rx|rx_data_reg[3]                                                       ; 3       ;
; linkSMS                                                                                    ; 3       ;
; linkSDC                                                                                    ; 3       ;
; linkUTW                                                                                    ; 3       ;
; linkRIT                                                                                    ; 3       ;
; linkMHS                                                                                    ; 3       ;
; Buff_temp[2]                                                                               ; 3       ;
; Buff_temp[12]                                                                              ; 3       ;
; Buff_temp[11]                                                                              ; 3       ;
; Buff_temp[0]                                                                               ; 3       ;
; Buff_temp[8]                                                                               ; 3       ;
; Buff_temp[3]                                                                               ; 3       ;
; Buff_temp[4]                                                                               ; 3       ;
; Buff_temp[10]                                                                              ; 3       ;
; Buff_temp[1]                                                                               ; 3       ;
; Buff_temp[5]                                                                               ; 3       ;
; Buff_temp[7]                                                                               ; 3       ;
; Buff_temp[13]                                                                              ; 3       ;
; Buff_temp[6]                                                                               ; 3       ;
; Buff_temp[14]                                                                              ; 3       ;
; Buff_temp[15]                                                                              ; 3       ;
; Buff_temp[9]                                                                               ; 3       ;
; WideNor1~3                                                                                 ; 3       ;
; Equal19~3                                                                                  ; 3       ;
; WideNor1~2                                                                                 ; 3       ;
; WideOr13~0                                                                                 ; 3       ;
; Equal16~0                                                                                  ; 3       ;
; WideNor1~1                                                                                 ; 3       ;
; Equal9~2                                                                                   ; 3       ;
; Equal10~0                                                                                  ; 3       ;
; Equal3~7                                                                                   ; 3       ;
; Equal14~0                                                                                  ; 3       ;
; Equal2~0                                                                                   ; 3       ;
; Equal6~0                                                                                   ; 3       ;
; Equal5~1                                                                                   ; 3       ;
; Equal3~4                                                                                   ; 3       ;
; Equal7~2                                                                                   ; 3       ;
; Equal13~1_Duplicate_1                                                                      ; 2       ;
; WideOr8~3                                                                                  ; 2       ;
; pwm_capture:pwm_capture_instance|neg_capture:neg_capture_instance|btn1                     ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[29]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[5]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[13]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[21]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[26]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[2]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[10]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[18]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[28]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[4]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[12]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[20]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[27]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[3]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[11]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[19]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[30]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[6]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[14]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[22]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[31]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[7]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[15]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[23]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[24]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[0]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[8]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[16]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_end                     ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[25]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[1]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[9]                                            ; 2       ;
; pwm_capture:pwm_capture_instance|pos_counter[17]                                           ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_start                   ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[15]             ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[14]             ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[13]             ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[12]             ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[11]             ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[10]             ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[8]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[7]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[2]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[1]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[0]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[3]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[4]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[5]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[6]              ; 2       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[9]              ; 2       ;
; my_uart_rx:my_uart_rx|Mux8~0                                                               ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[7]~4                                                    ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[7]~3                                                    ; 2       ;
; my_uart_rx:my_uart_rx|rx_complete_reg                                                      ; 2       ;
; speed_select:speed_select|cnt_rx[0]                                                        ; 2       ;
; speed_select:speed_select|always2~1                                                        ; 2       ;
; speed_select:speed_select|cnt_rx[11]                                                       ; 2       ;
; speed_select:speed_select|cnt_rx[10]~5                                                     ; 2       ;
; speed_select:speed_select|cnt_rx[10]                                                       ; 2       ;
; speed_select:speed_select|cnt_rx[12]                                                       ; 2       ;
; speed_select:speed_select|cnt_rx[9]                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[1]~1                                                    ; 2       ;
; speed_select:speed_select|cnt_tx[0]                                                        ; 2       ;
; speed_select:speed_select|always4~1                                                        ; 2       ;
; speed_select:speed_select|cnt_tx[11]                                                       ; 2       ;
; speed_select:speed_select|cnt_tx[10]~5                                                     ; 2       ;
; speed_select:speed_select|cnt_tx[10]                                                       ; 2       ;
; speed_select:speed_select|cnt_tx[12]                                                       ; 2       ;
; speed_select:speed_select|cnt_tx[9]                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[5]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[3]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[4]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[1]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[2]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[6]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[7]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[0]                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[5]                                                       ; 2       ;
; Equal0~2                                                                                   ; 2       ;
; Flag_temp                                                                                  ; 2       ;
; WideOr8~2                                                                                  ; 2       ;
; Equal10~1                                                                                  ; 2       ;
; WideOr2~1                                                                                  ; 2       ;
; WideOr6~1                                                                                  ; 2       ;
; WideOr12~1                                                                                 ; 2       ;
; WideOr3~0                                                                                  ; 2       ;
; WideOr10~0                                                                                 ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[0]                                                       ; 2       ;
; Equal1~0                                                                                   ; 2       ;
; Equal0~1                                                                                   ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[4]                                                       ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[1]                                                       ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[6]                                                       ; 2       ;
; BusC[97]~3                                                                                 ; 2       ;
; linkPML                                                                                    ; 2       ;
; linkFRT                                                                                    ; 2       ;
; linkMHO                                                                                    ; 2       ;
; linkSHL                                                                                    ; 2       ;
; BusA[8]~47                                                                                 ; 2       ;
; BusA[15]~46                                                                                ; 2       ;
; BusA[15]~45                                                                                ; 2       ;
; linkCTM                                                                                    ; 2       ;
; linkSSP                                                                                    ; 2       ;
; linkSCT                                                                                    ; 2       ;
; linkCMI                                                                                    ; 2       ;
; linkCTP                                                                                    ; 2       ;
; Buff_temp[16]                                                                              ; 2       ;
; Buff_temp[19]                                                                              ; 2       ;
; Buff_temp[18]                                                                              ; 2       ;
; Buff_temp[20]                                                                              ; 2       ;
; Buff_temp[21]                                                                              ; 2       ;
; Buff_temp[23]                                                                              ; 2       ;
; Buff_temp[22]                                                                              ; 2       ;
; Buff_temp[17]                                                                              ; 2       ;
; WideNor1~4                                                                                 ; 2       ;
; Equal19~2                                                                                  ; 2       ;
; Equal9~4                                                                                   ; 2       ;
; Equal9~3                                                                                   ; 2       ;
; Equal14~1                                                                                  ; 2       ;
; Equal13~1                                                                                  ; 2       ;
; Equal12~1                                                                                  ; 2       ;
; Equal2~2                                                                                   ; 2       ;
; Equal6~2                                                                                   ; 2       ;
; Equal6~1                                                                                   ; 2       ;
; Equal2~1                                                                                   ; 2       ;
; Equal5~0                                                                                   ; 2       ;
; Equal21~0                                                                                  ; 2       ;
; Equal7~1                                                                                   ; 2       ;
; Equal7~0                                                                                   ; 2       ;
; BusB[86]~18                                                                                ; 2       ;
; BusB[85]~17                                                                                ; 2       ;
; BusB[75]~14                                                                                ; 2       ;
; BusB[73]~13                                                                                ; 2       ;
; BusB[69]~11                                                                                ; 2       ;
; BusA[16]~14                                                                                ; 2       ;
; WideOr17~2                                                                                 ; 1       ;
; pwm_input~0                                                                                ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~9                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~8                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~7                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~6                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~5                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~4                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~3                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~2                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~1                                               ; 1       ;
; pwm_capture:pwm_capture_instance|LessThan0~0                                               ; 1       ;
; pwm_capture:pwm_capture_instance|counter[29]~63COUT1_328                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[29]~63                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[13]~59COUT1_302                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[13]~59                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[21]~57COUT1_314                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[21]~57                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[26]~55COUT1_322                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[26]~55                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[2]~53COUT1_284                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[2]~53                                             ; 1       ;
; pwm_capture:pwm_capture_instance|counter[18]~49COUT1_310                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[18]~49                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[28]~47COUT1_326                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[28]~47                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[4]~45COUT1_288                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[4]~45                                             ; 1       ;
; pwm_capture:pwm_capture_instance|counter[12]~43COUT1_300                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[12]~43                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[27]~39COUT1_324                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[27]~39                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[3]~37COUT1_286                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[3]~37                                             ; 1       ;
; pwm_capture:pwm_capture_instance|counter[11]~35COUT1_298                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[11]~35                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[19]~33COUT1_312                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[19]~33                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[30]~31                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[6]~29COUT1_290                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[6]~29                                             ; 1       ;
; pwm_capture:pwm_capture_instance|counter[14]~27COUT1_304                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[14]~27                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[22]~25COUT1_316                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[22]~25                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[7]~21COUT1_292                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[7]~21                                             ; 1       ;
; pwm_capture:pwm_capture_instance|counter[23]~17COUT1_318                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[23]~17                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[24]~15COUT1_320                                   ; 1       ;
; pwm_capture:pwm_capture_instance|counter[24]~15                                            ; 1       ;
; pwm_capture:pwm_capture_instance|counter[8]~11COUT1_294                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[8]~11                                             ; 1       ;
; pwm_capture:pwm_capture_instance|counter[16]~9COUT1_306                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[16]~9                                             ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|always1~0                  ; 1       ;
; pwm_capture:pwm_capture_instance|counter[1]~5COUT1_282                                     ; 1       ;
; pwm_capture:pwm_capture_instance|counter[1]~5                                              ; 1       ;
; pwm_capture:pwm_capture_instance|counter[9]~3COUT1_296                                     ; 1       ;
; pwm_capture:pwm_capture_instance|counter[9]~3                                              ; 1       ;
; pwm_capture:pwm_capture_instance|pos_capture:pos_capture_instance|btn2                     ; 1       ;
; pwm_capture:pwm_capture_instance|counter[17]~1COUT1_308                                    ; 1       ;
; pwm_capture:pwm_capture_instance|counter[17]~1                                             ; 1       ;
; my_uart_tx:my_uart_tx|tx_complete_reg~1                                                    ; 1       ;
; my_uart_tx:my_uart_tx|Mux5~1                                                               ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[29]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[5]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[21]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[13]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[29]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[5]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[13]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[21]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[26]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[2]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[18]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[10]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[26]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[2]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[10]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[18]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[28]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[4]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[20]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[12]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[28]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[4]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[12]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[20]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[27]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[3]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[19]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[11]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[27]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[3]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[11]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[19]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[30]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[6]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[22]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[14]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[30]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[6]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[14]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[22]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[31]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[7]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[15]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[23]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[31]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[7]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[15]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[23]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[24]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[0]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[16]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[8]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[24]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[0]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[8]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[16]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[25]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[1]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[17]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|nextpos_counter[9]                                        ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[25]                                           ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[1]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[9]                                            ; 1       ;
; pwm_capture:pwm_capture_instance|neg_counter[17]                                           ; 1       ;
; my_uart_rx:my_uart_rx|rx_complete_reg~1                                                    ; 1       ;
; speed_select:speed_select|LessThan0~1                                                      ; 1       ;
; speed_select:speed_select|LessThan0~0                                                      ; 1       ;
; speed_select:speed_select|LessThan3~1                                                      ; 1       ;
; speed_select:speed_select|LessThan3~0                                                      ; 1       ;
; my_uart_tx:my_uart_tx|tx_enable_reg~0                                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux7~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[29]~63COUT1_328                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[29]~63                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[29]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux7~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[5]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[21]~59COUT1_314                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[21]~59                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[21]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[13]~57COUT1_302                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[13]~57                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[13]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux7~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[29]~63COUT1_328                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[29]~63                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[29]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux7~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[5]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[13]~59COUT1_302                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[13]~59                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[13]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[21]~57COUT1_314                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[21]~57                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[21]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux4~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[26]~55COUT1_322                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[26]~55                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[26]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux4~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[2]~53COUT1_284                              ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[2]~53                                       ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[2]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[18]~51COUT1_310                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[18]~51                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[18]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[10]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux4~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[26]~55COUT1_322                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[26]~55                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[26]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux4~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[2]~53COUT1_284                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[2]~53                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[2]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[10]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[18]~49COUT1_310                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[18]~49                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[18]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux6~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[28]~47COUT1_326                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[28]~47                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[28]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux6~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[4]~45COUT1_288                              ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[4]~45                                       ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[4]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[20]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[12]~41COUT1_300                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[12]~41                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[12]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux6~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[28]~47COUT1_326                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[28]~47                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[28]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux6~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[4]~45COUT1_288                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[4]~45                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[4]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[12]~43COUT1_300                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[12]~43                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[12]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[20]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux5~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[27]~39COUT1_324                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[27]~39                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[27]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux5~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[3]~37COUT1_286                              ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[3]~37                                       ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[3]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[19]~35COUT1_312                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[19]~35                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[19]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[11]~33COUT1_298                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[11]~33                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[11]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux5~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[27]~39COUT1_324                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[27]~39                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[27]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux5~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[3]~37COUT1_286                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[3]~37                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[3]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[11]~35COUT1_298                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[11]~35                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[11]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[19]~33COUT1_312                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[19]~33                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[19]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux8~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[30]~31                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[30]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux8~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[6]~29COUT1_290                              ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[6]~29                                       ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[6]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[22]~27COUT1_316                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[22]~27                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[22]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[14]~25COUT1_304                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[14]~25                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[14]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux8~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[30]~31                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[30]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux8~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[6]~29COUT1_290                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[6]~29                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[6]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[14]~27COUT1_304                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[14]~27                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[14]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[22]~25COUT1_316                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[22]~25                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[22]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux9~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[31]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux9~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[7]~21COUT1_292                              ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[7]~21                                       ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[7]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[15]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[23]~17COUT1_318                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[23]~17                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[23]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux9~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[31]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux9~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[7]~21COUT1_292                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[7]~21                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[7]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[15]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[23]~17COUT1_318                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[23]~17                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[23]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux1~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[24]~15COUT1_320                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[24]~15                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[24]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux1~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[0]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[16]~11COUT1_306                             ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[16]~11                                      ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[16]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[8]~9COUT1_294                               ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[8]~9                                        ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[8]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux1~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[24]~15COUT1_320                          ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[24]~15                                   ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[24]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux1~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[0]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[8]~11COUT1_294                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[8]~11                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[8]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[16]~9COUT1_306                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[16]~9                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[16]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|LessThan0~4                ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[14]~29COUT1_164 ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[14]~29          ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|LessThan0~3                ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[13]~27COUT1_162 ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[13]~27          ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[11]~23COUT1_160 ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[11]~23          ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[10]~21COUT1_158 ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[10]~21          ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|LessThan0~2                ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[8]~19COUT1_154  ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[8]~19           ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|LessThan0~1                ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|LessThan0~0                ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[1]~13COUT1_144  ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[1]~13           ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[0]~11COUT1_142  ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[0]~11           ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[3]~9COUT1_146   ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[3]~9            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[4]~7COUT1_148   ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[4]~7            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[5]~5COUT1_150   ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[5]~5            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[6]~3COUT1_152   ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[6]~3            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[9]~1COUT1_156   ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_counter[9]~1            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux3~3                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[25]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux3~2                     ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[1]~5COUT1_282                               ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[1]~5                                        ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[1]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[17]~3COUT1_308                              ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[17]~3                                       ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[17]                                         ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[9]~1COUT1_296                               ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[9]~1                                        ; 1       ;
; pwm_capture:pwm_capture_instance|periodcounter[9]                                          ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux3~1                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[25]                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|Mux3~0                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[1]~5COUT1_282                            ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[1]~5                                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[1]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[9]~3COUT1_296                            ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[9]~3                                     ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[9]                                       ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[17]~1COUT1_308                           ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[17]~1                                    ; 1       ;
; pwm_capture:pwm_capture_instance|dutycyclecounter[17]                                      ; 1       ;
; my_uart_rx:my_uart_rx|Mux6~2                                                               ; 1       ;
; my_uart_rx:my_uart_rx|Mux7~3                                                               ; 1       ;
; my_uart_rx:my_uart_rx|Mux5~0                                                               ; 1       ;
; my_uart_rx:my_uart_rx|rx_enable_reg~0                                                      ; 1       ;
; speed_select:speed_select|always2~4                                                        ; 1       ;
; speed_select:speed_select|always2~3                                                        ; 1       ;
; speed_select:speed_select|always2~2                                                        ; 1       ;
; speed_select:speed_select|cnt_rx[2]~25COUT1_111                                            ; 1       ;
; speed_select:speed_select|cnt_rx[2]~25                                                     ; 1       ;
; speed_select:speed_select|cnt_rx[1]~23COUT1_109                                            ; 1       ;
; speed_select:speed_select|cnt_rx[1]~23                                                     ; 1       ;
; speed_select:speed_select|cnt_rx[4]~19COUT1_115                                            ; 1       ;
; speed_select:speed_select|cnt_rx[4]~19                                                     ; 1       ;
; speed_select:speed_select|cnt_rx[3]~17COUT1_113                                            ; 1       ;
; speed_select:speed_select|cnt_rx[3]~17                                                     ; 1       ;
; speed_select:speed_select|cnt_rx[7]~15COUT1_119                                            ; 1       ;
; speed_select:speed_select|cnt_rx[7]~15                                                     ; 1       ;
; speed_select:speed_select|cnt_rx[6]~11COUT1_117                                            ; 1       ;
; speed_select:speed_select|cnt_rx[6]~11                                                     ; 1       ;
; speed_select:speed_select|cnt_rx[8]~9COUT1_121                                             ; 1       ;
; speed_select:speed_select|cnt_rx[8]~9                                                      ; 1       ;
; speed_select:speed_select|cnt_rx[11]~7COUT1_125                                            ; 1       ;
; speed_select:speed_select|cnt_rx[11]~7                                                     ; 1       ;
; speed_select:speed_select|always2~0                                                        ; 1       ;
; speed_select:speed_select|cnt_rx[9]~1COUT1_123                                             ; 1       ;
; speed_select:speed_select|cnt_rx[9]~1                                                      ; 1       ;
; my_uart_rx:my_uart_rx|rx_data_temp[0]~0                                                    ; 1       ;
; speed_select:speed_select|always4~4                                                        ; 1       ;
; speed_select:speed_select|always4~3                                                        ; 1       ;
; speed_select:speed_select|always4~2                                                        ; 1       ;
; speed_select:speed_select|cnt_tx[2]~25COUT1_111                                            ; 1       ;
; speed_select:speed_select|cnt_tx[2]~25                                                     ; 1       ;
; speed_select:speed_select|cnt_tx[1]~23COUT1_109                                            ; 1       ;
; speed_select:speed_select|cnt_tx[1]~23                                                     ; 1       ;
; speed_select:speed_select|cnt_tx[4]~19COUT1_115                                            ; 1       ;
; speed_select:speed_select|cnt_tx[4]~19                                                     ; 1       ;
; speed_select:speed_select|cnt_tx[3]~17COUT1_113                                            ; 1       ;
; speed_select:speed_select|cnt_tx[3]~17                                                     ; 1       ;
; speed_select:speed_select|cnt_tx[7]~15COUT1_119                                            ; 1       ;
; speed_select:speed_select|cnt_tx[7]~15                                                     ; 1       ;
; speed_select:speed_select|cnt_tx[6]~11COUT1_117                                            ; 1       ;
; speed_select:speed_select|cnt_tx[6]~11                                                     ; 1       ;
; speed_select:speed_select|cnt_tx[8]~9COUT1_121                                             ; 1       ;
; speed_select:speed_select|cnt_tx[8]~9                                                      ; 1       ;
; speed_select:speed_select|cnt_tx[11]~7COUT1_125                                            ; 1       ;
; speed_select:speed_select|cnt_tx[11]~7                                                     ; 1       ;
; speed_select:speed_select|always4~0                                                        ; 1       ;
; speed_select:speed_select|cnt_tx[9]~1COUT1_123                                             ; 1       ;
; speed_select:speed_select|cnt_tx[9]~1                                                      ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[5]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[2]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[4]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[3]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[6]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[7]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[0]~reg0            ; 1       ;
; pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_data[1]~reg0            ; 1       ;
; Selector1~0                                                                                ; 1       ;
; WideOr0                                                                                    ; 1       ;
; Selector29~0                                                                               ; 1       ;
; WideOr1~1                                                                                  ; 1       ;
; WideOr9~0                                                                                  ; 1       ;
; WideOr2~0                                                                                  ; 1       ;
; WideOr14                                                                                   ; 1       ;
; my_uart_tx:my_uart_tx|Mux4~4                                                               ; 1       ;
; my_uart_tx:my_uart_tx|tx_data_reg[5]                                                       ; 1       ;
; my_uart_tx:my_uart_tx|Mux4~3                                                               ; 1       ;
; my_uart_tx:my_uart_tx|tx_data_reg[2]                                                       ; 1       ;
; my_uart_tx:my_uart_tx|Mux4~2                                                               ; 1       ;
; my_uart_tx:my_uart_tx|Mux4~1                                                               ; 1       ;
; my_uart_tx:my_uart_tx|tx_data_reg[6]                                                       ; 1       ;
; my_uart_tx:my_uart_tx|Mux4~0                                                               ; 1       ;
; my_uart_tx:my_uart_tx|tx_data_reg[0]                                                       ; 1       ;
; always2~0                                                                                  ; 1       ;
; my_uart_rx:my_uart_rx|rx_data_reg[2]                                                       ; 1       ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]                                                       ; 1       ;
; Equal0~0                                                                                   ; 1       ;
; BusC[97]~4                                                                                 ; 1       ;
; BusC[97]~2                                                                                 ; 1       ;
; BusB[71]~43                                                                                ; 1       ;
; BusB[71]~42                                                                                ; 1       ;
; BusA[15]~44                                                                                ; 1       ;
; BusA[15]~43                                                                                ; 1       ;
; my_uart_tx:my_uart_tx|uart_tx~0                                                            ; 1       ;
; my_uart_tx:my_uart_tx|uart_tx_reg~en                                                       ; 1       ;
; my_uart_tx:my_uart_tx|uart_tx_reg                                                          ; 1       ;
; BusA[3]~42                                                                                 ; 1       ;
; BusA[3]~41                                                                                 ; 1       ;
; BusA[3]~40                                                                                 ; 1       ;
; Equal22~0                                                                                  ; 1       ;
; Equal21~1                                                                                  ; 1       ;
; Equal17~0                                                                                  ; 1       ;
; Equal3~9                                                                                   ; 1       ;
; Equal14~2                                                                                  ; 1       ;
; Equal9~1                                                                                   ; 1       ;
; Equal8~0                                                                                   ; 1       ;
; Equal3~5                                                                                   ; 1       ;
; Equal13~0                                                                                  ; 1       ;
; Equal4~0                                                                                   ; 1       ;
; Equal9~0                                                                                   ; 1       ;
; Equal5~2                                                                                   ; 1       ;
; Equal3~3                                                                                   ; 1       ;
; Equal15~2                                                                                  ; 1       ;
; Equal19~0                                                                                  ; 1       ;
; Equal3~1                                                                                   ; 1       ;
; Rx_cmd[7]                                                                                  ; 1       ;
; Rx_cmd[13]                                                                                 ; 1       ;
; Rx_cmd[6]                                                                                  ; 1       ;
; Equal3~0                                                                                   ; 1       ;
; Rx_cmd[15]                                                                                 ; 1       ;
; Rx_cmd[21]                                                                                 ; 1       ;
; Rx_cmd[23]                                                                                 ; 1       ;
; led~reg0                                                                                   ; 1       ;
; BusB[87]~19                                                                                ; 1       ;
; BusB[71]~12                                                                                ; 1       ;
; BusA[21]~19                                                                                ; 1       ;
; BusA[20]~18                                                                                ; 1       ;
; BusA[19]~17                                                                                ; 1       ;
; BusA[18]~16                                                                                ; 1       ;
; BusA[17]~15                                                                                ; 1       ;
; BusA[2]~7                                                                                  ; 1       ;
+--------------------------------------------------------------------------------------------+---------+


+----------------------------------------------+
; Routing Usage Summary                        ;
+-----------------------+----------------------+
; Routing Resource Type ; Usage                ;
+-----------------------+----------------------+
; C4s                   ; 515 / 1,624 ( 32 % ) ;
; Direct links          ; 140 / 1,930 ( 7 % )  ;
; Global clocks         ; 4 / 4 ( 100 % )      ;
; LAB clocks            ; 21 / 56 ( 38 % )     ;
; LUT chains            ; 41 / 513 ( 8 % )     ;
; Local interconnects   ; 870 / 1,930 ( 45 % ) ;
; R4s                   ; 707 / 1,472 ( 48 % ) ;
+-----------------------+----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.63) ; Number of LABs  (Total = 57) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 0                            ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 1                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 1                            ;
; 8                                          ; 4                            ;
; 9                                          ; 4                            ;
; 10                                         ; 47                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.46) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 47                           ;
; 1 Clock                            ; 44                           ;
; 1 Clock enable                     ; 17                           ;
; 1 Sync. clear                      ; 7                            ;
; 2 Clock enables                    ; 15                           ;
; 2 Clocks                           ; 10                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 10.02) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 4                            ;
; 9                                            ; 4                            ;
; 10                                           ; 39                           ;
; 11                                           ; 3                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.60) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 3                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 4                            ;
; 6                                               ; 6                            ;
; 7                                               ; 8                            ;
; 8                                               ; 5                            ;
; 9                                               ; 6                            ;
; 10                                              ; 17                           ;
; 11                                              ; 1                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.37) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 3                            ;
; 6                                            ; 3                            ;
; 7                                            ; 3                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 4                            ;
; 12                                           ; 1                            ;
; 13                                           ; 4                            ;
; 14                                           ; 0                            ;
; 15                                           ; 3                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 3                            ;
; 24                                           ; 6                            ;
; 25                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Reserve all unused pins                      ; As input tri-stated ;
+----------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                 ;
+-----------------------------------------------+-------------------------------------------+-------------------+
; Source Clock(s)                               ; Destination Clock(s)                      ; Delay Added in ns ;
+-----------------------------------------------+-------------------------------------------+-------------------+
; speed_select:speed_select|buad_clk_rx_reg,I/O ; speed_select:speed_select|buad_clk_rx_reg ; 3.9               ;
; I/O                                           ; speed_select:speed_select|buad_clk_rx_reg ; 1.7               ;
+-----------------------------------------------+-------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                     ;
+---------------------------------------+---------------------------------------+-------------------+
; Source Register                       ; Destination Register                  ; Delay Added in ns ;
+---------------------------------------+---------------------------------------+-------------------+
; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; 1.152             ;
; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; 1.099             ;
; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; 1.099             ;
; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; 0.576             ;
; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; 0.514             ;
+---------------------------------------+---------------------------------------+-------------------+
Note: This table only shows the top 5 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EPM570T100C5 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EPM240T100C5 is compatible
    Info (176445): Device EPM240T100I5 is compatible
    Info (176445): Device EPM240T100A5 is compatible
    Info (176445): Device EPM570T100I5 is compatible
    Info (176445): Device EPM570T100A5 is compatible
Critical Warning (169085): No exact pin location assignment(s) for 18 pins of 46 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
    Info (332111):    1.000 my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332111):    1.000 my_uart_tx:my_uart_tx|tx_complete_reg
    Info (332111):    1.000 pwm_capture:pwm_capture_instance|captuer_tx:captuer_tx_instance|tx_start
    Info (332111):    1.000     rs232_rx
    Info (332111):    1.000 speed_select:speed_select|buad_clk_rx_reg
    Info (332111):    1.000 speed_select:speed_select|buad_clk_tx_reg
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186215): Automatically promoted signal "clk" to use Global clock in PIN 12
Info (186215): Automatically promoted signal "speed_select:speed_select|buad_clk_rx_reg" to use Global clock
Info (186215): Automatically promoted signal "speed_select:speed_select|buad_clk_tx_reg" to use Global clock
Info (186216): Automatically promoted some destinations of signal "my_uart_tx:my_uart_tx|tx_complete_reg" to use Global clock
    Info (186217): Destination "my_uart_tx:my_uart_tx|tx_complete_reg" may be non-global or may not use global clock
    Info (186217): Destination "my_uart_tx:my_uart_tx|tx_enable_reg~0" may be non-global or may not use global clock
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 18 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  28 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 39% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
    Info (170138): Failed to route the following 20 signal(s)
        Info (170139): Signal "Equal14~0"
        Info (170139): Signal "Equal12~0"
        Info (170139): Signal "Equal3~8"
        Info (170139): Signal "WideNor1~0"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|counter[12]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|periodcounter[30]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|dutycyclecounter[30]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|periodcounter[29]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|neg_counter[17]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|pos_counter[18]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|pos_counter[19]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|pos_counter[21]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|pos_counter[23]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|neg_counter[8]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|pos_counter[15]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|nextpos_counter[17]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|nextpos_counter[4]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|neg_counter[31]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|pos_counter[28]"
        Info (170139): Signal "pwm_capture:pwm_capture_instance|LessThan0~10"
    Info (170140): Cannot fit design in device -- following 18 routing resource(s) needed by more than one signal during the last fitting attempt
        Info (170141): Routing resource R4 (X0_Y4, I37)
        Info (170141): Routing resource R4 (X4_Y5, I4)
        Info (170141): Routing resource R4 (X7_Y6, I11)
        Info (170141): Routing resource R4 (X7_Y7, I9)
        Info (170141): Routing resource R4 (X8_Y7, I12)
        Info (170141): Routing resource C4 (X1_Y5, I2)
        Info (170141): Routing resource C4 (X5_Y3, I14)
        Info (170141): Routing resource C4 (X9_Y3, I5)
        Info (170141): Routing resource C4 (X11_Y3, I6)
        Info (170141): Routing resource C4 (X12_Y2, I5)
        Info (170141): Routing resource LAB Local interconnect (X5_Y7, I25)
        Info (170141): Routing resource LAB Local interconnect (X9_Y4, I2)
        Info (170141): Routing resource LAB Local interconnect (X10_Y4, I22)
        Info (170141): Routing resource LAB Local interconnect (X10_Y4, I23)
        Info (170141): Routing resource LAB Local interconnect (X10_Y6, I14)
        Info (170141): Routing resource Logic cell input (data1) (X10_Y4_N2, I20)
        Info (170141): Routing resource LAB internal resource (X11_Y1, I2)
        Info (170141): Routing resource LAB internal resource (X11_Y4, I9)
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 53% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170131): Fitter routing phase terminated due to predicted failure from general routing congestion
    Info (170132): Routing phase ended with 206 interconnect resources used by multiple signals
    Info (170133): The likelihood of this design fitting with aggressive routability optimizations is moderate
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170197): The Fitter will not skip routability optimizations in all subsequent fit attempts
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 31% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (11888): Total time spent on timing analysis during the Fitter is 1.13 seconds.
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169064): Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin BusA[6] has a permanently disabled output enable
    Info (169065): Pin BusA[9] has a permanently disabled output enable
    Info (169065): Pin BusA[10] has a permanently disabled output enable
    Info (169065): Pin BusA[11] has a permanently disabled output enable
    Info (169065): Pin BusA[12] has a permanently disabled output enable
    Info (169065): Pin BusA[13] has a permanently disabled output enable
    Info (169065): Pin BusA[14] has a permanently disabled output enable
    Info (169065): Pin BusB[70] has a permanently disabled output enable
    Info (169065): Pin BusB[72] has a permanently disabled output enable
    Info (169065): Pin BusB[74] has a permanently disabled output enable
    Info (169065): Pin BusB[76] has a permanently disabled output enable
    Info (169065): Pin BusB[77] has a permanently disabled output enable
    Info (169065): Pin BusB[78] has a permanently disabled output enable
    Info (169065): Pin BusB[79] has a permanently disabled output enable
    Info (169065): Pin BusB[80] has a permanently disabled output enable
    Info (169065): Pin BusB[81] has a permanently disabled output enable
    Info (169065): Pin BusB[83] has a permanently disabled output enable
    Info (169065): Pin BusB[88] has a permanently disabled output enable
    Info (169065): Pin BusA[2] has a permanently disabled output enable
    Info (169065): Pin BusA[4] has a permanently disabled output enable
    Info (169065): Pin BusA[5] has a permanently disabled output enable
    Info (169065): Pin BusA[16] has a permanently disabled output enable
    Info (169065): Pin BusB[85] has a permanently disabled output enable
    Info (169065): Pin BusB[86] has a permanently disabled output enable
    Info (169065): Pin BusB[87] has a permanently disabled output enable
Info (144001): Generated suppressed messages file D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc54102_board2/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 804 megabytes
    Info: Processing ended: Fri Sep 01 19:05:50 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc54102_board2/top.fit.smsg.


