# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.000256 1024 100 1000 75456 3.54682 85.4733 104.954 194.028 194.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 3.2e-05 4096 150 2300 481280 306.098 138.475 5543.97 4128.7 10117.6 10117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.001024 4096 100 140 18688 2.72253 9.69069 104.653 117.109 117.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.001024 2048 150 6910 11072 1.37219 133.066 52.516 186.998 187.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 0.000512 4096 110 380 37632 6.63114 51.6915 209.735 268.101 268.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 6.4e-05 512 200 380 295936 11.6138 6.71744 70.9409 209.797 299.225 299.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000128 512 200 270 61440 12.7547 3.41229 10.7608 104.689 131.831 132.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.000256 1024 100 1000 75456 3.54518 96.4342 104.968 205.001 205.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 3.2e-05 4096 150 2300 481536 305.927 138.577 6292.45 4137.15 10874.4 10874.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.001024 4096 100 140 18720 2.72515 11.0387 104.87 118.676 118.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.001024 2048 150 6910 11016 1.36602 160.657 52.3858 214.453 214.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 0.000512 4096 110 380 37584 6.61462 59.8513 209.52 276.029 276.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 6.4e-05 512 200 380 296064 11.6175 6.72973 80.818 209.719 309.04 309.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000128 512 200 270 59904 12.5024 3.38534 12.0275 102.287 130.416 130.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.000256 1024 100 1000 75440 3.54509 99.6925 104.866 208.155 208.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 3.2e-05 4096 150 2300 481280 305.823 138.57 6566.06 4120.79 11131.6 11131.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.001024 4096 100 140 18720 2.72643 11.6596 104.815 119.244 119.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.001024 2048 150 6910 11040 1.37421 167.794 52.4289 221.639 221.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 0.000512 4096 110 380 37600 6.61914 62.721 209.463 278.846 278.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 6.4e-05 512 200 380 295680 11.6156 6.72154 84.6693 209.623 312.787 312.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000128 512 200 270 61440 12.5252 3.4009 12.9516 103.234 132.324 132.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.000256 1024 100 1000 75456 3.55334 94.0395 104.988 202.632 202.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 3.2e-05 4096 150 2300 480768 304.571 138.186 6113.39 4134.21 10690.7 10691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.001024 4096 100 140 18624 2.71565 10.7076 104.468 117.935 117.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.001024 2048 150 6910 11040 1.37011 156.626 52.5098 210.551 210.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 0.000512 4096 110 380 37536 6.61709 58.0971 209.362 274.12 274.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 6.4e-05 512 200 380 294912 11.6167 6.72154 78.6466 209.502 306.649 306.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000128 512 200 270 61440 12.5067 3.39686 12.0901 103.327 131.529 131.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.000256 1024 100 1000 75400 3.54714 95.0172 104.811 203.427 203.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 3.2e-05 4096 150 2300 480000 307.234 138.832 6173.27 4138.31 10758 10758.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.001024 4096 100 140 18700 2.72845 11.0092 104.787 118.566 118.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.001024 2048 150 6910 11000 1.36592 157.916 52.3594 211.683 211.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 0.000512 4096 110 380 37600 6.63757 59.2439 209.509 275.43 275.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 6.4e-05 512 200 380 296000 11.6252 6.72998 79.7773 209.42 307.707 307.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000128 512 200 270 57600 12.8576 3.40717 11.473 103.221 131.17 131.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.000256 1024 100 1000 75376 3.54304 96.1492 104.813 204.56 204.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 3.2e-05 4096 150 2300 480256 305.885 138.447 6314.25 4116.07 10875 10875.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.001024 4096 100 140 18592 2.7152 11.3753 104.29 118.424 118.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.001024 2048 150 6910 10976 1.37072 161.868 52.335 215.619 215.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 0.000512 4096 110 380 37520 6.61504 60.8108 209.183 276.652 276.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 6.4e-05 512 200 380 295680 11.5846 6.72346 82.2128 209.285 309.962 310.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000128 512 200 270 57344 12.4922 3.36691 11.7946 101.187 129.051 129.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.000256 1024 100 1000 75360 3.54509 97.0079 104.903 205.508 205.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 3.2e-05 4096 150 2300 480000 307.338 138.694 6357.13 4124.75 10928.3 10928.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.001024 4096 100 140 18600 2.72221 11.2061 104.538 118.508 118.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.001024 2048 150 6910 10920 1.36397 161.741 52.2588 215.406 215.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 0.000512 4096 110 380 37560 6.61309 60.9825 209.642 277.282 277.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 6.4e-05 512 200 380 293760 11.6364 6.71507 81.9966 209.047 309.553 309.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000128 512 200 270 61440 12.5444 3.39763 12.6661 103.36 132.18 132.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.000256 1024 100 1000 75392 3.54707 94.7425 104.86 203.201 203.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 3.2e-05 4096 150 2300 481280 305.947 138.432 6167.76 4121.63 10734.1 10734.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.001024 4096 100 140 18560 2.71424 10.8544 104.208 117.819 117.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.001024 2048 150 6910 11008 1.37216 158.058 52.4648 211.94 211.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 0.000512 4096 110 380 37504 6.61299 59.0122 209.189 274.857 274.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 6.4e-05 512 200 380 294912 11.5439 6.7103 79.6602 208.955 307.031 307.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000128 512 200 270 57344 13.0813 3.40554 11.44 104.635 132.769 132.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.000256 1024 100 1000 75264 3.54483 95.3309 104.748 203.676 203.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 3.2e-05 4096 150 2300 479232 306.848 138.5 6201.69 4131 10778.4 10778.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.001024 4096 100 140 18432 2.70541 10.9451 103.845 117.539 117.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.001024 2048 150 6910 10944 1.37216 157.684 52.4521 211.551 211.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 0.000512 4096 110 380 37440 6.61341 59.6612 209.146 275.466 275.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 6.4e-05 512 200 380 291840 11.6387 6.80346 79.2754 208.264 306.139 306.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000128 512 200 270 49152 12.7951 3.35248 10.046 99.1636 125.564 125.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.000256 1024 100 1000 75200 3.54304 101.589 104.785 209.967 210.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 3.2e-05 4096 150 2300 480000 307.3 138.795 6602.58 4139.88 11188.9 11189.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.001024 4096 100 140 18600 2.72998 11.9931 104.896 119.663 119.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.001024 2048 150 6910 10800 1.36192 165.922 52.1447 219.472 219.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 0.000512 4096 110 380 37400 6.60624 63.7611 209.192 279.604 279.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 6.4e-05 512 200 380 294400 11.5681 6.70115 85.0698 208.575 312.072 312.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000128 512 200 270 51200 13.3524 3.40906 11.1764 103.391 131.539 131.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.000256 1024 100 1000 75264 3.54688 112.587 104.946 221.134 221.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 3.2e-05 4096 150 2300 479232 304.985 138.204 7723.24 4114.8 12281.6 12281.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.001024 4096 100 140 18432 2.71088 13.6279 104.298 120.68 120.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.001024 2048 150 6910 10752 1.35914 187.958 52.1699 241.53 241.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 0.000512 4096 110 380 37376 6.61504 74.7728 209.371 290.803 290.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 6.4e-05 512 200 380 294912 11.567 6.70586 100.997 209.22 328.648 328.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000128 512 200 270 49152 12.7972 3.34259 12.7595 99.3125 128.415 128.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1610 0.000256 1024 100 1005 75488 3.55066 84.5854 104.851 193.04 193.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 750 3.2e-05 4096 150 2295 482304 305.395 138.237 10364.6 4113.5 14922.1 14922.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.001024 4096 100 135 18784 2.74502 9.00915 104.741 116.54 116.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.001024 2048 150 6915 11104 1.37421 138.811 52.4719 192.703 192.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 0.000512 4096 110 375 37696 6.62864 49.9569 209.568 266.198 266.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1870 6.4e-05 512 200 390 296448 11.5929 6.71219 70.3669 209.534 298.371 298.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 580 0.000128 512 200 270 61440 12.747 3.40787 19.5005 104.552 140.42 140.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1610 0.000256 1024 100 1005 75480 3.54115 84.8017 104.959 193.355 193.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 3.2e-05 4096 150 2295 481920 306.675 138.588 6849.71 4139.19 11434.5 11434.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.001024 4096 100 135 18760 2.72768 9.20326 104.763 116.738 116.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.001024 2048 150 6915 11080 1.37187 140.499 52.48 194.394 194.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 0.000512 4096 110 375 37680 6.62858 50.8237 209.74 267.234 267.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1870 6.4e-05 512 200 390 296320 11.6353 6.72768 71.5 209.758 299.778 299.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 580 0.000128 512 200 270 61440 12.8537 3.4177 10.8109 105.017 132.306 132.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1610 0.000256 1024 100 1005 75456 3.54627 84.8589 104.866 193.323 193.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 3.2e-05 4096 150 2295 481536 305.295 138.427 5438.11 4116.51 9998.68 9998.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.001024 4096 100 135 18768 2.72547 9.12307 104.78 116.671 116.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.001024 2048 150 6915 11088 1.37299 139.385 52.4887 193.29 193.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 0.000512 4096 110 375 37680 6.61862 49.7298 209.638 266.029 266.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 6.4e-05 512 200 390 295680 11.585 6.71949 70.5035 209.273 298.236 298.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000128 512 200 270 58368 12.7703 3.39888 10.0892 103.22 129.687 129.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.000256 1024 100 1005 75488 3.54595 86.4789 104.993 195.068 195.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 3.2e-05 4096 150 2295 482048 305.878 138.583 5557.1 4136.64 10138.5 10138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.001024 4096 100 135 18760 2.72794 9.42253 104.854 117.047 117.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.001024 2048 150 6915 11088 1.37216 142.109 52.5486 196.071 196.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 0.000512 4096 110 375 37632 6.61504 51.827 209.574 268.06 268.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 6.4e-05 512 200 390 295680 11.6214 6.72589 72.5238 209.501 300.523 300.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000128 512 200 270 60928 12.6384 3.40058 10.8332 103.637 130.719 130.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.000256 1024 100 1005 75456 3.54682 87.5539 104.961 196.113 196.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 3.2e-05 4096 150 2295 482304 304.807 138.286 5694.9 4129.04 10267.4 10267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.001024 4096 100 135 18752 2.72979 9.63837 104.85 117.262 117.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.001024 2048 150 6915 11072 1.37402 138.018 52.5217 191.961 192.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 0.000512 4096 110 375 37632 6.62118 52.7369 218.269 277.671 277.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 6.4e-05 512 200 390 295936 11.5948 6.71949 74.2071 209.77 302.448 302.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000128 512 200 270 61440 12.7605 3.40816 11.2478 104.676 132.304 132.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.000256 1024 100 1005 75456 3.54499 96.7803 104.971 205.349 205.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 3.2e-05 4096 150 2295 481536 305.662 138.576 6380.64 4138.21 10963.4 10963.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.001024 4096 100 135 18720 2.72227 11.0919 104.723 118.579 118.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.001024 2048 150 6915 11016 1.36819 164.08 52.3967 217.892 217.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 0.000512 4096 110 375 37656 6.62733 60.9038 209.787 277.362 277.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 6.4e-05 512 200 390 296064 11.6171 6.72845 84.4607 209.691 312.662 312.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000128 512 200 270 55296 12.8649 3.38506 11.5499 102.277 130.288 130.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.000256 1024 100 1005 75440 3.54816 95.719 104.874 204.194 204.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 3.2e-05 4096 150 2295 481280 305.795 138.562 6217.81 4138.8 10801.3 10801.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.001024 4096 100 135 18720 2.73098 10.7028 104.674 118.151 118.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.001024 2048 150 6915 11040 1.36822 160.444 52.4393 214.297 214.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 0.000512 4096 110 375 37600 6.61709 59.1485 209.35 275.161 275.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 6.4e-05 512 200 390 295680 11.6221 6.7216 82.0934 209.601 310.198 310.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000128 512 200 270 56320 12.9155 3.39712 11.5299 103.229 131.282 131.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.000256 1024 100 1005 75360 3.54493 100.748 104.792 209.141 209.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 3.2e-05 4096 150 2295 480768 304.234 138.251 6617.53 4131.51 11191.9 11192.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.001024 4096 100 135 18720 2.72762 11.4831 104.76 119.015 119.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.001024 2048 150 6915 11040 1.37216 170.702 52.482 224.6 224.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 0.000512 4096 110 375 37632 6.61811 63.2655 209.609 279.537 279.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 6.4e-05 512 200 390 294912 11.5964 6.71226 87.7341 209.272 315.471 315.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000128 512 200 270 55296 12.9785 3.3951 12.1172 103.238 131.94 132.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.000256 1024 100 1005 75400 3.54061 100.791 104.851 209.234 209.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 3.2e-05 4096 150 2295 481600 305.508 138.548 6576.24 4122.07 11142.7 11142.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.001024 4096 100 135 18700 2.72739 11.4426 104.681 118.894 118.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.001024 2048 150 6915 11000 1.36646 168.829 52.3804 222.62 222.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 0.000512 4096 110 375 37600 6.61914 62.8101 209.457 278.931 278.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 6.4e-05 512 200 390 296000 11.6299 6.73587 87.5121 209.41 315.443 315.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000128 512 200 270 57600 12.846 3.4063 12.5448 103.246 132.253 132.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.000256 1024 100 1005 75376 3.54742 100.595 104.832 209.029 209.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 3.2e-05 4096 150 2295 480256 305.77 138.426 6622.48 4133.79 11200.8 11201.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.001024 4096 100 135 18704 2.73184 11.7775 104.764 119.318 119.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.001024 2048 150 6915 10976 1.36397 169.837 52.3542 223.6 223.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 0.000512 4096 110 375 37520 6.61686 63.3009 209.098 279.058 279.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 6.4e-05 512 200 390 295680 11.5655 6.71715 87.9897 209.288 315.722 315.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000128 512 200 270 57344 12.4943 3.37123 12.5387 101.192 129.811 129.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.000256 1024 100 1005 75360 3.54346 100.504 104.794 208.894 208.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 3.2e-05 4096 150 2295 480000 307.273 138.719 6537.66 4120.6 11104.6 11105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.001024 4096 100 135 18600 2.7136 11.3654 104.221 118.341 118.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.001024 2048 150 6915 10920 1.36602 166.503 52.2104 220.121 220.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 0.000512 4096 110 375 37560 6.61504 62.2516 209.298 278.208 278.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 6.4e-05 512 200 390 293760 11.6269 6.71645 85.8066 208.722 313.026 313.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000128 512 200 270 53760 13.151 3.40582 11.6493 103.226 131.641 131.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.000256 1024 100 1005 75392 3.54714 96.0855 104.971 204.657 204.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 3.2e-05 4096 150 2295 481280 305.838 138.413 6276.15 4154.42 10875.3 10875.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.001024 4096 100 135 18688 2.72826 11.0448 104.863 118.679 118.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.001024 2048 150 6915 11008 1.37011 160.888 52.5295 214.83 214.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 0.000512 4096 110 375 37504 6.61709 59.4789 209.295 275.436 275.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 6.4e-05 512 200 390 294912 11.5451 6.70538 82.5086 209.154 310.066 310.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000128 512 200 270 57344 13.0855 3.41213 11.8862 104.734 133.328 133.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.000256 1024 100 1005 75264 3.54304 106.103 104.793 214.494 214.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 3.2e-05 4096 150 2295 479232 306.638 138.479 7234.68 4121.98 11802.1 11802.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.001024 4096 100 135 18624 2.72835 12.4909 104.761 120.023 120.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.001024 2048 150 6915 10944 1.37011 184.984 52.4903 238.887 238.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 0.000512 4096 110 375 37440 6.61142 69.034 209.096 284.784 284.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 6.4e-05 512 200 390 291840 11.6259 6.68672 95.674 208.311 322.453 322.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000128 512 200 270 49152 12.8047 3.35155 12.0199 99.187 127.571 127.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.000256 1024 100 1005 75200 3.54509 110.07 104.713 218.38 218.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 3.2e-05 4096 150 2295 480000 307.235 138.817 7290.85 4130.36 11867.6 11867.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.001024 4096 100 135 18600 2.72826 12.9485 104.676 120.397 120.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.001024 2048 150 6915 10800 1.35987 183.455 52.1118 236.972 237.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 0.000512 4096 110 375 37400 6.59661 69.2073 208.923 284.769 284.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 6.4e-05 512 200 390 294400 11.5711 6.69968 96.8819 208.403 323.716 323.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000128 512 200 270 51200 13.3556 3.40547 12.6192 103.311 132.899 133.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.000256 1024 100 1005 75264 3.54816 102.535 104.865 211.001 211.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 3.2e-05 4096 150 2295 479232 305.041 138.181 6661.49 4129.51 11234.6 11234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.001024 4096 100 135 18432 2.7136 11.7289 104.069 118.553 118.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.001024 2048 150 6915 10752 1.36192 163.239 52.1338 216.781 216.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 0.000512 4096 110 375 37376 6.62109 63.3318 209.08 279.076 279.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 6.4e-05 512 200 390 294912 11.5618 6.71027 88.5692 209.035 316.034 316.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.000128 512 200 270 49152 12.801 3.74662 11.1202 99.2194 127.095 127.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1610 0.000256 1024 100 1000 75520 3.55398 80.4174 104.918 188.942 189.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 3.2e-05 4096 150 2300 480256 307.787 138.558 10155.6 4125.96 14728.3 14728.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.001024 4096 100 140 18752 2.72944 8.90842 104.741 116.437 116.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.001024 2048 150 6920 11104 1.37312 131.823 52.5067 185.748 185.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 0.000512 4096 110 380 37664 6.62566 48.392 209.563 264.626 264.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1870 6.4e-05 512 200 380 295936 11.6013 6.71706 66.0363 209.613 294.132 294.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 580 0.000128 512 200 280 61440 12.7285 3.40378 16.6132 104.59 137.549 137.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1610 0.000256 1024 100 1000 75480 3.54694 87.3626 104.934 195.897 195.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 3.2e-05 4096 150 2300 480000 308.632 138.941 7096.12 4161.69 11705.7 11706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.001024 4096 100 140 18760 2.72528 10.1399 104.889 117.797 117.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.001024 2048 150 6920 11080 1.37216 147.72 52.4929 201.63 201.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 0.000512 4096 110 380 37640 6.61245 54.7344 209.595 270.985 271.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 6.4e-05 512 200 380 295680 11.6673 6.73178 74.682 218.383 311.622 311.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.000128 512 200 280 61440 12.8594 3.42048 11.5837 104.995 133.071 133.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1610 0.000256 1024 100 1000 75504 3.5511 82.8782 104.999 191.48 191.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 3.2e-05 4096 150 2300 480000 307.103 138.648 5310.57 4137.88 9894.53 9894.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.001024 4096 100 140 18720 2.71962 9.48589 104.736 116.984 117.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.001024 2048 150 6920 11088 1.37293 137.37 52.5477 191.335 191.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 0.000512 4096 110 380 37632 6.62323 50.946 209.639 267.252 267.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 6.4e-05 512 200 380 294912 11.6286 6.72771 68.9853 209.435 296.938 297.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000128 512 200 280 58368 12.7663 3.39536 10.2248 103.301 129.898 130.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.000256 1024 100 1000 75488 3.54918 83.9389 104.988 192.531 192.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 3.2e-05 4096 150 2300 479360 308.624 139.053 5420.21 4142.95 10011.2 10011.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.001024 4096 100 140 18704 2.71709 9.65405 104.697 117.111 117.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.001024 2048 150 6920 11032 1.36989 138.23 52.4196 192.066 192.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 0.000512 4096 110 380 37632 6.61664 51.8682 209.684 268.223 268.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 6.4e-05 512 200 380 294784 11.671 6.73523 70.2874 209.444 298.298 298.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000128 512 200 280 60928 12.638 3.40173 10.9656 103.654 130.868 131.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.000256 1024 100 1000 75456 3.54205 84.4143 104.848 192.859 192.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 3.2e-05 4096 150 2300 480256 307.16 138.6 5501.1 4125.46 10072.7 10073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.001024 4096 100 140 18688 2.7247 9.8872 104.55 117.203 117.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.001024 2048 150 6920 11072 1.37216 132.964 52.4961 186.877 186.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 0.000512 4096 110 380 37632 6.6249 51.8739 211.538 270.084 270.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 6.4e-05 512 200 380 295936 11.6128 6.71619 71.4272 209.582 299.499 299.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000128 512 200 280 61440 12.7639 3.41165 11.2035 104.585 132.172 132.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.000256 1024 100 1000 75456 3.54378 101.597 104.967 210.163 210.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 3.2e-05 4096 150 2300 479232 308.164 138.98 6653.72 4150.88 11252.1 11252.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.001024 4096 100 140 18720 2.72794 12.0077 104.875 119.654 119.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.001024 2048 150 6920 11016 1.36758 172.07 52.42 225.902 225.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 0.000512 4096 110 380 37584 6.61242 64.4487 209.521 280.626 280.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 6.4e-05 512 200 380 294912 11.6708 6.73238 87.6051 209.718 315.888 316.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000128 512 200 280 55296 12.8698 3.38723 12.4841 102.289 131.246 131.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.000256 1024 100 1000 75312 3.54579 76.4007 104.788 184.787 184.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 3.2e-05 4096 150 2300 479232 307.447 138.878 4618.7 4129.9 9195.26 9195.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.001024 4096 100 140 18576 2.71766 8.68374 104.397 115.841 115.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.001024 2048 150 6920 10944 1.36774 119.239 52.3806 173.031 173.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 0.000512 4096 110 380 37440 6.5929 44.9434 208.959 260.54 260.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 6.4e-05 512 200 380 292608 11.6654 6.71357 60.7791 209.014 288.331 288.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000128 512 200 280 46080 13.0287 3.34912 7.49958 99.1704 123.262 123.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.000256 1024 100 1000 75440 3.54963 101.325 104.855 209.781 209.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 3.2e-05 4096 150 2300 480000 307.114 138.776 6456.69 4127.8 11030.7 11031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.001024 4096 100 140 18720 2.72589 11.8354 104.806 119.41 119.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.001024 2048 150 6920 11040 1.37117 166.513 52.4557 220.382 220.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 0.000512 4096 110 380 37600 6.61914 62.3055 209.434 278.403 278.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 6.4e-05 512 200 380 295680 11.61 6.72358 84.6955 209.6 312.79 312.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000128 512 200 280 56320 12.9221 3.39968 12.1987 103.226 131.957 132.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.000256 1024 100 1000 75360 3.54714 75.4566 104.952 184.008 184.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 3.2e-05 4096 150 2300 478720 307.569 138.716 4494.89 4138.72 9080.24 9080.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.001024 4096 100 140 18560 2.71798 8.12851 104.482 115.373 115.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.001024 2048 150 6920 10880 1.36397 115.098 52.2852 168.79 168.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 0.000512 4096 110 380 37440 6.6007 43.589 210.075 260.306 260.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 6.4e-05 512 200 380 294400 11.6914 6.71696 59.4237 209.861 287.854 287.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000128 512 200 280 51200 13.2921 3.39514 8.06122 103.38 128.342 128.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.000256 1024 100 1000 75456 3.5543 95.3443 104.908 203.861 203.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 3.2e-05 4096 150 2300 479232 306.244 138.447 6051.95 4120.89 10617.9 10618.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.001024 4096 100 140 18624 2.71952 10.7515 104.4 117.912 117.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.001024 2048 150 6920 11040 1.37296 156.459 52.4984 210.376 210.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 0.000512 4096 110 380 37536 6.61798 58.1857 209.206 274.055 274.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 6.4e-05 512 200 380 294912 11.5985 6.7113 79.0095 209.294 306.781 306.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000128 512 200 280 55296 12.983 3.39763 11.3184 103.246 131.155 131.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.000256 1024 100 1000 75264 3.5465 72.7961 104.772 181.167 181.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 3.2e-05 4096 150 2300 479232 306.582 138.471 4299.47 4140.08 8884.93 8885.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.001024 4096 100 140 18432 2.70774 7.76781 103.868 114.385 114.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.001024 2048 150 6920 10944 1.37389 110.103 52.4976 164.018 164.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 0.000512 4096 110 380 37440 6.61517 41.7559 209.19 257.602 257.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 6.4e-05 512 200 380 291840 11.6173 6.68877 56.216 208.326 283.002 283.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000128 512 200 280 49152 12.7958 3.35018 7.45299 99.1862 122.997 123.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.000256 1024 100 1000 75400 3.54147 96.6208 104.931 205.145 205.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 3.2e-05 4096 150 2300 478400 308.684 139.043 6283.23 4151.72 10883 10883.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.001024 4096 100 140 18700 2.72723 11.6433 104.91 119.324 119.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.001024 2048 150 6920 11000 1.37011 162.344 52.449 216.206 216.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 0.000512 4096 110 380 37600 6.62496 61.2803 209.757 277.704 277.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 6.4e-05 512 200 380 294400 11.6965 6.73126 82.496 209.608 310.688 310.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000128 512 200 280 57600 12.8558 3.40013 12.3348 103.338 132.139 132.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.000256 1024 100 1000 75200 3.54547 73.5438 104.773 181.916 181.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 3.2e-05 4096 150 2300 476800 310.015 139.14 4405.29 4141.93 8996.73 8997.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.001024 4096 100 140 18600 2.73482 8.3303 104.978 116.086 116.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.001024 2048 150 6920 10800 1.36192 111.69 52.1707 165.266 165.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 0.000512 4096 110 380 37400 6.6096 43.2447 209.171 259.067 259.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 6.4e-05 512 200 380 291200 11.7171 6.70515 57.9774 208.556 285.108 285.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000128 512 200 280 51200 13.3549 3.40173 7.99114 104.205 129.16 129.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.000256 1024 100 1000 75376 3.54666 116.699 104.904 225.203 225.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 3.2e-05 4096 150 2300 478464 307.22 138.721 7977.34 4146.74 12570.4 12570.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.001024 4096 100 140 18592 2.71379 14.7275 104.394 121.878 121.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.001024 2048 150 6920 10976 1.36806 205.784 52.4128 259.607 259.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 0.000512 4096 110 380 37520 6.61018 77.2175 209.371 293.243 293.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 6.4e-05 512 200 380 293888 11.6799 6.7248 105.278 209.463 333.302 333.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000128 512 200 280 57344 12.4971 3.3687 15.6136 101.277 132.966 133.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.000256 1024 100 1000 75264 3.54586 80.648 104.914 189.162 189.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 3.2e-05 4096 150 2300 476672 308.512 138.851 5237.53 4140.8 9826.02 9826.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.001024 4096 100 140 18368 2.69904 9.69766 103.797 116.236 116.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.001024 2048 150 6920 10752 1.36074 132.8 52.1196 186.325 186.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 0.000512 4096 110 380 37408 6.61936 51.2831 209.389 267.335 267.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 6.4e-05 512 200 380 293888 11.6814 6.71539 70.1101 209.574 298.236 298.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000128 512 200 280 43008 12.7862 3.26042 8.25779 96.5511 121.061 121.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.000256 1024 100 1000 75360 3.54442 112.525 104.806 220.929 220.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 3.2e-05 4096 150 2300 478080 308.746 139.054 7670.4 4149.67 12268.2 12268.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.001024 4096 100 140 18600 2.72384 13.5113 104.384 120.663 120.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.001024 2048 150 6920 10920 1.36397 196.674 52.2391 250.322 250.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 0.000512 4096 110 380 37560 6.61277 74.4926 209.447 290.598 290.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 6.4e-05 512 200 380 293760 11.6228 6.72189 101.383 208.78 328.67 328.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000128 512 200 280 53760 13.1402 3.4048 14.1421 103.256 134.155 134.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.000256 1024 100 1000 75120 3.54304 81.3217 104.632 189.551 189.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 3.2e-05 4096 150 2300 476160 307.913 138.743 5169.95 4121.57 9738.53 9738.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.001024 4096 100 140 18480 2.71878 9.53965 104.37 116.673 116.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.001024 2048 150 6920 10800 1.36752 131.848 52.2326 185.489 185.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 0.000512 4096 110 380 37440 6.61504 50.6847 209.424 266.767 266.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 6.4e-05 512 200 380 291840 11.6996 6.7121 68.206 216.816 303.595 303.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000128 512 200 280 46080 13.7131 3.40173 8.67901 103.319 129.325 129.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.000256 1024 100 1000 75392 3.54918 111.236 104.847 219.683 219.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 3.2e-05 4096 150 2300 479232 307.599 138.772 7492.77 4150.19 12089.7 12090
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.001024 4096 100 140 18560 2.71344 13.1707 104.2 120.125 120.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.001024 2048 150 6920 11008 1.37389 192.903 52.4965 246.816 246.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 0.000512 4096 110 380 37504 6.6193 72.4273 209.181 288.269 288.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 6.4e-05 512 200 380 294912 11.5618 6.7072 98.9707 208.932 326.324 326.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000128 512 200 280 57344 13.0855 3.41104 14.7096 104.624 136.039 136.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.000256 1024 100 1000 75264 3.54704 80.3388 104.952 188.891 188.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 3.2e-05 4096 150 2300 475136 309.307 138.802 4987.77 4136.95 9573.17 9573.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.001024 4096 100 140 18432 2.71405 9.51488 104.31 116.582 116.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.001024 2048 150 6920 10752 1.3639 125.268 52.2025 178.878 178.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 0.000512 4096 110 380 37376 6.61709 49.3669 209.38 265.405 265.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 6.4e-05 512 200 380 294912 11.5683 6.7072 66.4324 210.052 294.913 295.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.000128 512 200 280 49152 12.7972 3.34643 8.90115 99.3149 124.568 124.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.000256 1024 100 1000 75264 3.54554 99.0126 104.849 207.462 207.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 3.2e-05 4096 150 2300 479232 306.59 138.474 6565.71 4124.72 11135.8 11136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.001024 4096 100 140 18432 2.70378 11.4433 103.944 118.133 118.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.001024 2048 150 6920 10944 1.37178 164.731 52.538 218.685 218.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 0.000512 4096 110 380 37440 6.62368 62.9771 209.349 278.992 279.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 6.4e-05 512 200 380 291840 11.6374 6.68778 84.6599 208.461 311.604 311.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000128 512 200 280 49152 12.795 3.34752 11.1753 99.2565 126.781 126.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.000256 1024 100 1000 74880 3.53888 75.0776 104.598 183.268 183.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 3.2e-05 4096 150 2300 473088 308.656 138.394 4504.57 4146.31 9098.26 9098.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.001024 4096 100 140 18048 2.67878 8.09581 102.926 113.743 113.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.001024 2048 150 6920 10752 1.36864 113.452 52.6453 167.508 167.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 0.000512 4096 110 380 37248 6.61408 44.9824 209.359 261 261.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 6.4e-05 512 200 380 288768 11.5264 6.61709 59.3944 206.551 284.245 284.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000128 512 200 280 49152 12.8136 3.34691 8.06314 99.3964 123.823 123.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.000256 1024 100 1000 75200 3.5415 103.597 104.785 211.978 212.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 3.2e-05 4096 150 2300 476800 309.98 139.17 6691.73 4160.81 11302 11302.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.001024 4096 100 140 18600 2.72179 12.3822 104.9 120.047 120.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.001024 2048 150 6920 10800 1.36534 171.27 52.1764 224.853 224.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 0.000512 4096 110 380 37400 6.6048 65.7162 209.198 281.56 281.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 6.4e-05 512 200 380 291200 11.7156 6.70515 87.8151 208.583 314.977 315.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000128 512 200 280 51200 13.3511 3.40173 12.0396 103.391 132.396 132.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.000256 1024 100 1000 74800 3.53808 80.4495 104.525 188.564 188.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 3.2e-05 4096 150 2300 473600 308.375 138.565 4735.78 4127.8 9310.88 9311.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.001024 4096 100 140 18400 2.72589 8.6304 104.908 116.306 116.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.001024 2048 150 6920 10400 1.35136 118.032 51.6444 171.071 171.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 0.000512 4096 110 380 37200 6.60531 46.2254 209.214 262.087 262.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 6.4e-05 512 200 380 288000 11.5536 6.62925 61.8902 206.587 286.816 286.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.000128 512 200 280 51200 13.364 3.39846 8.83773 103.546 129.357 129.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1610 0.000256 1024 100 1008 75488 3.54509 78.7251 105.893 188.217 188.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 3.2e-05 4096 150 2304 479232 308.115 138.755 6288.44 4171.26 10906.9 10907.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.001024 4096 100 144 18752 2.73338 9.0272 105.843 117.646 117.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.001024 2048 150 6912 11104 1.37011 129.237 52.9792 183.631 183.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 0.000512 4096 110 384 37664 6.6279 48.0256 211.622 266.321 266.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1870 6.4e-05 512 200 384 294400 11.6888 6.71539 65.9172 211.59 296.074 296.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 580 0.000128 512 200 288 55296 13.2414 3.40717 15.0297 105.57 137.459 137.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1610 0.000256 1024 100 1008 75480 3.54918 82.645 104.885 191.133 191.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 3.2e-05 4096 150 2304 479360 308.634 139.055 5311.03 4148.76 9907.83 9908.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.001024 4096 100 144 18720 2.72589 9.70826 104.71 117.189 117.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.001024 2048 150 6912 11080 1.3688 136.874 52.4294 190.717 190.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 0.000512 4096 110 384 37640 6.62374 51.1494 209.525 267.344 267.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 6.4e-05 512 200 384 294400 11.7441 6.72768 70.3446 209.622 298.595 298.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000128 512 200 288 56320 13.2412 3.42016 10.0479 104.917 131.842 132.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.000256 1024 100 1008 75456 3.54371 83.5689 104.876 192.043 192.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 3.2e-05 4096 150 2304 479232 307.622 138.795 5222.94 4140.29 9810 9810.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.001024 4096 100 144 18720 2.72589 9.64573 104.763 117.179 117.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.001024 2048 150 6912 11088 1.37011 134.254 52.4801 188.147 188.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 0.000512 4096 110 384 37632 6.62102 50.4907 209.543 266.703 266.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 6.4e-05 512 200 384 294144 11.6826 6.72112 69.8005 209.274 297.643 297.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000128 512 200 288 52224 13.2469 3.40003 9.27066 103.216 129.346 129.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1610 0.000256 1024 100 1008 75360 3.54317 59.5537 104.873 168.022 168.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 3.2e-05 4096 150 2304 477696 307.954 138.667 5066.61 4142.45 9656.03 9656.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.001024 4096 100 144 18624 2.72467 6.52726 104.567 113.861 113.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.001024 2048 150 6912 11040 1.37024 86.3845 52.5066 140.306 140.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 0.000512 4096 110 384 37536 6.61085 32.7779 209.41 248.842 248.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 6.4e-05 512 200 384 293376 11.6859 6.71334 45.1303 209.42 273.113 273.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.000128 512 200 288 49152 13.4808 3.39549 6.06621 103.311 126.476 126.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.000256 1024 100 1008 75432 3.54714 91.9107 104.944 200.454 200.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 3.2e-05 4096 150 2304 479360 308.47 139.046 6086.84 4152.16 10686.9 10687.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.001024 4096 100 144 18704 2.72589 11.1903 104.809 118.768 118.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.001024 2048 150 6912 11088 1.37626 156.019 52.5453 209.986 210.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 0.000512 4096 110 384 37632 6.62835 59.0644 209.762 275.497 275.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 6.4e-05 512 200 384 293888 11.7084 6.73341 80.6101 209.449 308.658 308.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000128 512 200 288 53760 13.2103 3.40163 11.235 103.656 131.715 131.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1610 0.000256 1024 100 1008 75376 3.54506 66.7545 104.921 175.273 175.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 3.2e-05 4096 150 2304 478464 307.302 138.725 3853.34 4127.76 8427.48 8427.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.001024 4096 100 144 18592 2.72384 7.23354 104.584 114.584 114.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.001024 2048 150 6912 10976 1.36902 97.7884 52.3839 151.587 151.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 0.000512 4096 110 384 37520 6.61517 37.2429 209.415 253.317 253.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 6.4e-05 512 200 384 293888 11.676 6.72112 51.4036 210.265 280.227 280.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000128 512 200 288 50176 13.0506 3.36794 6.9753 101.264 124.869 125.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.000256 1024 100 1008 75456 3.54934 91.1415 104.98 199.726 199.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 3.2e-05 4096 150 2304 479232 307.603 138.8 5906.5 4135.11 10488.4 10488.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.001024 4096 100 144 18688 2.72589 10.7992 104.762 118.329 118.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.001024 2048 150 6912 11072 1.37334 142.602 52.5283 196.547 196.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 0.000512 4096 110 384 37632 6.62483 56.686 209.799 273.154 273.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 6.4e-05 512 200 384 293888 11.7055 6.72157 77.7147 221.335 317.635 317.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000128 512 200 288 53248 13.3927 3.41005 10.6401 104.693 132.352 132.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.000256 1024 100 1008 75392 3.5457 65.7756 104.861 174.234 174.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 3.2e-05 4096 150 2304 479232 307.621 138.776 3931.29 4141.09 8519.11 8519.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.001024 4096 100 144 18560 2.71146 7.30582 104.296 114.356 114.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.001024 2048 150 6912 11008 1.3695 91.0152 52.5803 145.007 145.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 0.000512 4096 110 384 37504 6.60275 37.1174 209.216 252.981 253.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 6.4e-05 512 200 384 292864 11.6737 6.70726 52.052 208.914 279.502 279.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000128 512 200 288 49152 13.7292 3.40669 6.85405 104.613 128.809 128.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.000256 1024 100 1008 75456 3.55686 98.322 104.994 206.924 206.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 3.2e-05 4096 150 2304 479232 308.122 138.983 6417.92 4144.68 11010.1 11010.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.001024 4096 100 144 18720 2.73213 11.8067 104.979 119.562 119.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.001024 2048 150 6912 11016 1.36563 164.764 52.3954 218.568 218.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 0.000512 4096 110 384 37584 6.61782 62.6 209.59 278.853 278.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 6.4e-05 512 200 384 293760 11.729 6.72701 85.3724 209.72 313.701 313.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000128 512 200 288 50688 13.2183 3.3871 11.1392 102.291 130.249 130.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.000256 1024 100 1008 75312 3.54774 75.6981 104.798 184.096 184.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 3.2e-05 4096 150 2304 479232 307.486 138.862 4494.83 4139.2 9080.71 9080.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.001024 4096 100 144 18576 2.71962 8.63043 104.493 115.886 115.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.001024 2048 150 6912 10944 1.36602 115.175 52.3453 168.93 168.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 0.000512 4096 110 384 37440 6.61011 44.0706 209.078 259.8 259.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 6.4e-05 512 200 384 292608 11.6544 6.70925 59.8084 208.791 287.12 287.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000128 512 200 288 46080 13.0219 3.34848 7.33875 99.1497 123.068 123.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.000256 1024 100 1008 75440 3.54717 94.2994 104.988 202.888 202.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 3.2e-05 4096 150 2304 478720 307.982 138.892 6098.33 4138.1 10683.6 10683.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.001024 4096 100 144 18640 2.71984 11.2456 104.597 118.604 118.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.001024 2048 150 6912 11040 1.36803 157.059 52.4861 210.956 211.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 0.000512 4096 110 384 37600 6.62515 59.2364 209.721 275.627 275.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 6.4e-05 512 200 384 294400 11.6948 6.72128 81.5555 214.655 314.781 314.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000128 512 200 288 51200 13.3217 3.39763 10.7009 103.323 130.949 131.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.000256 1024 100 1008 75360 3.54797 72.5366 104.878 181.015 181.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 3.2e-05 4096 150 2304 478720 307.487 138.726 4344.09 4153.89 8944.52 8944.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.001024 4096 100 144 18560 2.72125 8.4025 104.489 115.656 115.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.001024 2048 150 6912 10880 1.36214 111.096 52.2153 164.716 164.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 0.000512 4096 110 384 37440 6.62432 42.9122 209.079 258.658 258.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 6.4e-05 512 200 384 294400 11.6833 6.71744 58.491 209.7 286.748 286.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000128 512 200 288 51200 13.2934 3.39645 7.88842 103.274 128.066 128.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.000256 1024 100 1008 75360 3.54678 114.541 104.897 223.037 223.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 3.2e-05 4096 150 2304 477696 307.379 138.668 7730.75 4151.01 12328.1 12328.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.001024 4096 100 144 18624 2.72198 14.6346 104.593 121.992 122.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.001024 2048 150 6912 11040 1.36822 200.102 52.5225 254.036 254.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 0.000512 4096 110 384 37536 6.61341 75.6082 209.459 291.727 291.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 6.4e-05 512 200 384 293376 11.6752 6.71402 104.022 209.474 332.042 332.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000128 512 200 288 49152 13.4759 3.39798 13.3295 103.334 133.746 133.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.000256 1024 100 1008 75264 3.54554 79.2505 104.803 187.657 187.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 3.2e-05 4096 150 2304 476160 309.269 138.8 4997.77 4138.19 9584.38 9584.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.001024 4096 100 144 18432 2.71133 9.41248 103.987 116.153 116.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.001024 2048 150 6912 10944 1.37059 125.516 52.4758 179.406 179.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 0.000512 4096 110 384 37440 6.61094 49.0271 209.268 264.949 265.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 6.4e-05 512 200 384 291840 11.6318 6.68662 67.9429 208.323 294.744 294.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000128 512 200 288 36864 13.7163 3.34698 6.7752 99.1885 123.235 123.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.000256 1024 100 1008 75400 3.54554 113.388 104.876 221.861 221.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 3.2e-05 4096 150 2304 478400 308.55 139.045 7653.52 4130.92 12232.4 12232.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.001024 4096 100 144 18600 2.71795 14.1384 104.403 121.303 121.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.001024 2048 150 6912 11000 1.36784 196.786 52.3861 250.585 250.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 0.000512 4096 110 384 37600 6.61299 74.6756 209.663 290.993 291.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 6.4e-05 512 200 384 294400 11.7075 6.72976 103.294 209.439 331.335 331.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000128 512 200 288 51200 13.3409 3.40378 13.7423 103.257 133.958 134.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.000256 1024 100 1008 75200 3.5424 82.4011 104.724 190.721 190.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 3.2e-05 4096 150 2304 476800 310.003 139.123 5166.84 4157.26 9773.56 9773.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.001024 4096 100 144 18400 2.70336 10.0987 103.854 116.698 116.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.001024 2048 150 6912 10800 1.36602 131 52.1073 184.519 184.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 0.000512 4096 110 384 37400 6.61971 51.0644 209.095 266.823 266.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 6.4e-05 512 200 384 291200 11.7162 6.70691 69.1054 208.411 296.099 296.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000128 512 200 288 51200 13.3624 3.40771 9.48787 103.303 129.778 129.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.000256 1024 100 1008 75376 3.54509 111.108 104.919 219.624 219.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 3.2e-05 4096 150 2304 478464 307.278 138.729 7510.66 4127.96 12085 12085.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.001024 4096 100 144 18592 2.71686 13.7655 104.482 121.007 121.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.001024 2048 150 6912 10976 1.36707 192.591 52.3856 246.387 246.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 0.000512 4096 110 384 37520 6.6143 73.6033 209.428 289.69 289.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 6.4e-05 512 200 384 293888 11.6876 6.72413 100.833 209.435 328.834 328.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000128 512 200 288 50176 13.0645 3.36614 13.2455 101.448 131.337 131.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.000256 1024 100 1008 75264 3.54666 79.4767 104.941 188.018 188.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 3.2e-05 4096 150 2304 476672 308.598 138.882 4936.07 4158.95 9542.83 9543.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.001024 4096 100 144 18368 2.70822 9.77885 103.907 116.435 116.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.001024 2048 150 6912 10752 1.35674 123.937 52.0917 177.433 177.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 0.000512 4096 110 384 37408 6.61094 48.9313 209.458 265.044 265.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 6.4e-05 512 200 384 293888 11.6717 6.7161 66.9295 209.612 295.088 295.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000128 512 200 288 43008 12.7917 3.26051 7.71587 96.5552 120.533 120.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.000256 1024 100 1008 75360 3.54211 104.421 104.927 212.944 212.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 3.2e-05 4096 150 2304 478080 308.829 139.062 7239.68 4135.05 11823 11823.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.001024 4096 100 144 18600 2.72006 13.4287 104.598 120.789 120.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.001024 2048 150 6912 10920 1.36582 185.327 52.2618 238.999 239.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 0.000512 4096 110 384 37560 6.62291 70.9427 209.784 287.393 287.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 6.4e-05 512 200 384 291840 11.7292 6.71773 97.5805 208.98 325.162 325.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000128 512 200 288 53760 13.1521 3.40131 13.8156 103.355 133.94 134.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.000256 1024 100 1008 75120 3.54304 76.8999 104.751 185.247 185.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 3.2e-05 4096 150 2304 476160 307.928 138.728 4649.3 4125.07 9221.38 9221.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.001024 4096 100 144 18480 2.72179 8.67085 104.571 116.006 116.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.001024 2048 150 6912 10800 1.36192 118.165 52.256 171.828 171.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 0.000512 4096 110 384 37440 6.61914 45.8364 209.68 262.18 262.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 6.4e-05 512 200 384 291840 11.7016 6.70989 63.3288 209.011 290.91 291.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000128 512 200 288 46080 13.716 3.39898 7.88989 103.412 128.631 128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.000256 1024 100 1008 75392 3.55056 103 104.961 211.564 211.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 3.2e-05 4096 150 2304 479232 307.584 138.771 6947.8 4134.88 11529.4 11529.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.001024 4096 100 144 18560 2.71155 12.7472 104.409 119.91 119.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.001024 2048 150 6912 11008 1.36806 178.776 52.5117 232.7 232.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 0.000512 4096 110 384 37504 6.61299 67.7335 209.422 283.811 283.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 6.4e-05 512 200 384 292864 11.6648 6.70925 93.0843 209.108 320.718 320.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000128 512 200 288 49152 13.7129 3.40707 11.9804 104.705 134.016 134.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.000256 1024 100 1008 75264 3.54794 77.2848 104.901 185.789 185.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 3.2e-05 4096 150 2304 475136 309.228 138.759 4679.67 4153.06 9281.04 9281.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.001024 4096 100 144 18432 2.7136 9.13098 104.335 116.223 116.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.001024 2048 150 6912 10752 1.35987 115.676 52.1354 169.214 169.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 0.000512 4096 110 384 37376 6.61542 46.3368 209.343 262.341 262.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 6.4e-05 512 200 384 290816 11.752 6.7113 63.3237 209.246 291.19 291.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.000128 512 200 288 32768 14.0209 3.34438 5.81798 99.2388 122.629 122.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1610 0.000256 1024 100 1000 75520 3.54976 87.5561 104.994 196.154 196.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 3.2e-05 4096 150 2300 481280 305.876 138.402 7107.1 4123.72 11675.4 11675.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.001024 4096 100 150 18720 2.72998 10.7065 104.928 118.406 118.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.001024 2048 150 6925 11072 1.37354 146.698 52.4792 200.596 200.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 0.000512 4096 110 375 37696 6.62925 53.4446 209.802 269.92 269.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1870 6.4e-05 512 200 400 295936 11.5931 6.71539 76.6732 209.779 304.912 305.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 580 0.000128 512 200 275 53248 13.3731 3.40774 15.8029 104.667 137.464 137.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1610 0.000256 1024 100 1000 75480 3.54304 79.6283 104.859 188.083 188.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 3.2e-05 4096 150 2300 481280 307.028 138.725 5130.87 4139.23 9716.19 9716.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.001024 4096 100 150 18720 2.73382 9.7183 104.872 117.368 117.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.001024 2048 150 6925 11080 1.37027 132.131 52.4716 186.017 186.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 0.000512 4096 110 375 37680 6.62323 48.0202 209.563 264.254 264.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 6.4e-05 512 200 400 296320 11.6108 6.73334 68.5322 209.587 296.622 296.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000128 512 200 275 53760 13.4372 3.42102 9.00614 104.915 130.99 131.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1610 0.000256 1024 100 1000 75440 3.54538 57.4399 104.857 165.898 165.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 3.2e-05 4096 150 2300 481280 306.459 138.555 4874.19 4120.44 9439.99 9440.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.001024 4096 100 150 18640 2.72192 6.44096 104.667 113.871 113.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.001024 2048 150 6925 11040 1.36854 83.9086 52.4719 137.791 137.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 0.000512 4096 110 375 37600 6.61504 31.138 209.354 247.151 247.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1870 6.4e-05 512 200 400 295680 11.6279 6.72378 44.6266 209.615 272.752 272.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 580 0.000128 512 200 275 51200 13.3182 3.39824 12.6412 103.226 132.791 132.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.000256 1024 100 1000 75504 3.55184 84.5461 104.879 193.031 193.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 3.2e-05 4096 150 2300 480768 306.053 138.526 5452.26 4119.23 10016.4 10016.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.001024 4096 100 150 18672 2.72384 10.3585 104.643 117.768 117.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.001024 2048 150 6925 11040 1.37021 138.365 52.3735 192.155 192.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 0.000512 4096 110 375 37680 6.62938 51.4065 209.573 267.653 267.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 6.4e-05 512 200 400 295680 11.5945 6.72563 73.3108 209.203 300.991 301.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000128 512 200 275 49152 13.4776 3.39757 8.83693 103.188 129.103 129.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1610 0.000256 1024 100 1000 75456 3.55533 61.2659 104.88 169.753 169.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 3.2e-05 4096 150 2300 479232 306.443 138.438 3743.98 4119.76 8308.95 8309.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.001024 4096 100 150 18624 2.72589 7.01312 104.64 114.424 114.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.001024 2048 150 6925 10944 1.36454 88.8936 52.353 142.657 142.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 0.000512 4096 110 375 37632 6.62474 33.03 209.574 249.272 249.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 6.4e-05 512 200 400 294912 11.5963 6.71382 47.291 209.233 274.99 275.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.000128 512 200 275 49152 13.4649 3.4016 5.9447 103.221 126.246 126.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.000256 1024 100 1000 75488 3.54714 89.0327 104.99 197.622 197.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 3.2e-05 4096 150 2300 481152 306.762 138.697 5873.72 4130.57 10450.1 10450.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.001024 4096 100 150 18704 2.72576 11.221 104.974 118.965 119.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.001024 2048 150 6925 11032 1.36499 150.191 52.4418 204.041 204.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 0.000512 4096 110 375 37632 6.61658 55.2812 209.587 271.528 271.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 6.4e-05 512 200 400 295680 11.6086 6.72986 78.8611 209.443 306.801 306.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000128 512 200 275 50176 13.4806 3.40173 9.87187 103.653 130.622 130.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1610 0.000256 1024 100 1000 75376 3.54368 64.1679 104.905 172.669 172.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 3.2e-05 4096 150 2300 480256 305.752 138.429 3734.85 4136.99 8316.35 8316.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.001024 4096 100 150 18592 2.72714 7.19693 104.663 114.63 114.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.001024 2048 150 6925 10976 1.37011 94.3271 52.4333 148.173 148.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 0.000512 4096 110 375 37520 6.61203 34.9292 209.266 250.85 250.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 6.4e-05 512 200 400 295680 11.5692 6.72358 50.2686 209.465 278.185 278.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000128 512 200 275 43008 13.6186 3.36739 5.61046 101.275 124.081 124.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.000256 1024 100 1000 75456 3.54582 92.3177 104.857 200.772 200.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 3.2e-05 4096 150 2300 481280 305.744 138.409 6089.31 4138.64 10672.4 10672.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.001024 4096 100 150 18688 2.72816 11.5891 104.832 119.193 119.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.001024 2048 150 6925 11008 1.36941 150.018 52.3428 203.773 203.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 0.000512 4096 110 375 37632 6.61299 57.3332 209.432 273.421 273.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 6.4e-05 512 200 400 295936 11.6057 6.7168 82.079 209.6 310.162 310.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000128 512 200 275 53248 13.3898 3.4136 10.6916 104.588 132.286 132.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.000256 1024 100 1000 75392 3.54509 66.4308 104.945 174.972 175.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 3.2e-05 4096 150 2300 481280 305.789 138.44 4070.26 4124.2 8639.05 8639.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.001024 4096 100 150 18560 2.72381 7.84794 104.583 115.202 115.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.001024 2048 150 6925 10880 1.36192 93.8087 52.2081 147.425 147.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 0.000512 4096 110 375 37504 6.6105 37.8242 209.265 253.743 253.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 6.4e-05 512 200 400 294912 11.5562 6.71382 55.0182 209.185 282.634 282.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000128 512 200 275 49152 13.7225 3.40582 6.92723 104.721 128.985 129.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.000256 1024 100 1000 75456 3.54304 99.2215 104.869 207.686 207.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 3.2e-05 4096 150 2300 480384 307.211 138.774 6432.78 4141.66 11020.8 11021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.001024 4096 100 150 18648 2.72294 12.1692 104.661 119.593 119.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.001024 2048 150 6925 11016 1.36806 164.91 52.386 218.705 218.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 0.000512 4096 110 375 37656 6.62733 61.1185 209.607 277.394 277.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 6.4e-05 512 200 400 296064 11.5912 6.73114 86.8924 209.513 314.886 315.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000128 512 200 275 46080 13.5552 3.3849 9.856 102.2 129.208 129.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.000256 1024 100 1000 75312 3.54714 75.4627 104.861 183.926 183.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 3.2e-05 4096 150 2300 479232 307.414 138.879 4583.89 4132.77 9163.28 9163.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.001024 4096 100 150 18576 2.72106 9.17555 104.747 116.684 116.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.001024 2048 150 6925 10944 1.36259 118.184 52.431 172.023 172.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 0.000512 4096 110 375 37584 6.62733 44.2404 209.79 260.699 260.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 6.4e-05 512 200 400 294912 11.5497 6.71142 62.1956 209.068 289.681 289.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000128 512 200 275 36864 13.7345 3.34637 6.00992 99.2383 122.543 122.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.000256 1024 100 1000 75440 3.54736 95.8198 104.936 204.357 204.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 3.2e-05 4096 150 2300 481280 305.632 138.579 6255.31 4123.34 10823.2 10823.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.001024 4096 100 150 18640 2.72499 12.11 104.741 119.618 119.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.001024 2048 150 6925 11040 1.36806 160.75 52.5109 214.672 214.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 0.000512 4096 110 375 37600 6.61376 59.3101 209.502 275.47 275.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 6.4e-05 512 200 400 295680 11.6217 6.71731 84.4162 209.766 312.68 312.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000128 512 200 275 51200 13.3207 3.39434 10.6031 103.302 130.836 131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.000256 1024 100 1000 75360 3.5456 73.0588 104.96 181.616 181.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 3.2e-05 4096 150 2300 481280 305.09 138.406 4391.86 4125.05 8960.74 8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.001024 4096 100 150 18560 2.72611 8.80435 104.819 116.393 116.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.001024 2048 150 6925 10880 1.36938 112.078 52.3042 165.793 165.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 0.000512 4096 110 375 37440 6.59638 41.8824 209.127 257.648 257.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 6.4e-05 512 200 400 294400 11.6799 6.72006 59.366 209.96 287.878 288.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000128 512 200 275 51200 13.3049 3.39763 7.68131 103.38 127.972 128.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.000256 1024 100 1000 75456 3.55491 112.118 104.986 220.711 220.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 3.2e-05 4096 150 2300 479232 306.148 138.451 7572.88 4124.91 12142.7 12143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.001024 4096 100 150 18624 2.72358 14.8351 104.747 122.347 122.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.001024 2048 150 6925 10944 1.3663 193.747 52.2998 247.455 247.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 0.000512 4096 110 375 37632 6.62938 72.2195 209.795 288.686 288.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 6.4e-05 512 200 400 294912 11.5981 6.71334 103.215 209.45 331.129 331.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000128 512 200 275 49152 13.473 3.39869 12.6992 103.326 133.11 133.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.000256 1024 100 1000 75264 3.54467 79.8523 104.772 188.22 188.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 3.2e-05 4096 150 2300 479232 306.564 138.467 5098.2 4121.49 9665.06 9665.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.001024 4096 100 150 18432 2.71155 10.0761 104.144 116.977 117.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.001024 2048 150 6925 10752 1.35782 127.48 51.9974 180.877 180.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 0.000512 4096 110 375 37440 6.60845 48.7163 209.926 265.292 265.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 6.4e-05 512 200 400 291840 11.6374 6.68496 68.7081 208.371 295.561 295.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000128 512 200 275 36864 13.7282 3.34854 6.60042 99.1811 123.068 123.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.000256 1024 100 1000 75400 3.54451 111.643 104.832 220.07 220.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 3.2e-05 4096 150 2300 480000 306.989 138.857 7621.42 4120.89 12188.5 12188.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.001024 4096 100 150 18600 2.72179 14.5986 104.554 121.917 121.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.001024 2048 150 6925 11000 1.364 195.223 52.4165 249.045 249.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 0.000512 4096 110 375 37600 6.6112 72.5487 209.451 288.656 288.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 6.4e-05 512 200 400 296000 11.6169 6.73482 103.999 209.408 331.916 332.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000128 512 200 275 51200 13.345 3.39882 13.2933 103.243 133.487 133.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.000256 1024 100 1000 75200 3.54288 82.1268 104.693 190.412 190.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 3.2e-05 4096 150 2300 480000 307.205 138.793 5118.19 4140.88 9705.4 9705.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.001024 4096 100 150 18400 2.7072 10.2871 104.013 117.05 117.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.001024 2048 150 6925 10800 1.36339 128.477 52.1458 182.03 182.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 0.000512 4096 110 375 37400 6.59754 48.7608 208.915 264.318 264.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 6.4e-05 512 200 400 294400 11.5657 6.7049 69.1714 208.401 295.997 296.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000128 512 200 275 51200 13.3558 3.40173 9.1312 103.306 129.402 129.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.000256 1024 100 1000 75376 3.54531 107.956 104.908 216.46 216.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 3.2e-05 4096 150 2300 480256 305.732 138.448 7350.38 4137.39 11932.3 11932.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.001024 4096 100 150 18592 2.72179 14.123 104.67 121.557 121.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.001024 2048 150 6925 10976 1.3705 188.529 52.4331 242.376 242.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 0.000512 4096 110 375 37520 6.62323 69.8829 209.281 285.829 285.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 6.4e-05 512 200 400 295680 11.5713 6.72307 99.9974 209.476 327.93 328.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000128 512 200 275 43008 13.6159 3.36896 10.855 101.283 129.333 129.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.000256 1024 100 1000 75264 3.54307 76.7324 104.904 185.231 185.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 3.2e-05 4096 150 2300 480256 305.222 138.286 4817.47 4119.84 9381.15 9381.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.001024 4096 100 150 18368 2.7055 9.75114 104.059 116.558 116.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.001024 2048 150 6925 10752 1.36499 120.808 52.1263 174.344 174.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 0.000512 4096 110 375 37408 6.61299 45.7155 209.267 261.639 261.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 6.4e-05 512 200 400 293888 11.6866 6.71514 65.4848 209.539 293.584 293.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000128 512 200 275 28672 13.8499 3.26445 5.13213 96.5386 118.997 119.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.000256 1024 100 1000 75360 3.54099 104.456 104.804 212.853 212.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 3.2e-05 4096 150 2300 480000 307.117 138.724 7110.2 4121.55 11677.9 11678.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.001024 4096 100 150 18600 2.71862 13.6853 104.66 121.108 121.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.001024 2048 150 6925 10920 1.36602 181.577 52.2546 235.241 235.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 0.000512 4096 110 375 37560 6.61738 68.1224 209.347 284.132 284.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 6.4e-05 512 200 400 293760 11.6214 6.71997 96.1299 208.784 323.416 323.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000128 512 200 275 46080 13.7354 3.39968 11.2152 103.255 131.825 132.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.000256 1024 100 1000 75120 3.54106 77.0765 104.656 185.327 185.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 3.2e-05 4096 150 2300 476160 307.967 138.697 4714.86 4122.69 9284.56 9284.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.001024 4096 100 150 18480 2.72275 9.12752 104.675 116.568 116.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.001024 2048 150 6925 10800 1.36294 117.83 52.263 171.498 171.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 0.000512 4096 110 375 37440 6.6193 45.0169 209.465 261.144 261.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 6.4e-05 512 200 400 291840 11.69 7.35094 64.2954 208.882 292.379 292.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000128 512 200 275 46080 13.7065 3.40109 7.69549 103.348 128.361 128.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.000256 1024 100 1000 75392 3.54611 103.246 104.862 211.707 211.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 3.2e-05 4096 150 2300 481280 305.76 138.463 6842.38 4120.9 11407.9 11408.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.001024 4096 100 150 18560 2.71952 12.9413 104.493 120.199 120.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.001024 2048 150 6925 10880 1.36262 172.902 52.1667 226.476 226.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 0.000512 4096 110 375 37504 6.61574 64.5796 209.093 280.333 280.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 6.4e-05 512 200 400 294912 11.5477 6.71002 92.9133 208.957 320.287 320.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000128 512 200 275 49152 13.7191 3.41261 11.5215 104.643 133.513 133.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.000256 1024 100 1000 75264 3.54739 77.0788 104.954 185.634 185.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 3.2e-05 4096 150 2300 479232 304.956 138.161 4857.6 4119.86 9420.92 9421.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.001024 4096 100 150 18432 2.72179 9.81286 104.589 117.165 117.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.001024 2048 150 6925 10752 1.35939 117.832 52.2174 171.449 171.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 0.000512 4096 110 375 37376 6.61741 46.3026 209.294 262.257 262.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 6.4e-05 512 200 400 294912 11.5661 6.70701 66.0634 209.242 293.731 293.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000128 512 200 275 32768 14.0308 3.34643 5.83117 99.3205 122.742 122.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1610 0.000256 1024 100 1024 75456 3.5528 80.0092 104.985 188.6 188.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 3.2e-05 4096 150 2304 480768 306.845 138.5 6114.26 4125.99 10685.9 10686.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.001024 4096 100 160 18656 2.73203 9.98314 104.847 117.603 117.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.001024 2048 150 6912 11104 1.368 128.379 52.5168 182.308 182.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 0.000512 4096 110 384 37664 6.63123 48.0133 209.858 264.546 264.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1870 6.4e-05 512 200 384 294912 11.6594 6.71312 64.0875 209.741 292.352 292.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 580 0.000128 512 200 288 57344 13.0637 3.40426 14.8309 104.656 136.166 136.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1610 0.000256 1024 100 1024 75392 3.55091 57.2095 104.87 165.684 165.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 750 3.2e-05 4096 150 2304 480256 308.555 138.579 9310.51 4126.43 13884.4 13884.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.001024 4096 100 160 18624 2.74467 6.68314 104.78 114.252 114.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.001024 2048 150 6912 11072 1.37085 82.7285 52.482 136.626 136.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 0.000512 4096 110 384 37632 6.62528 31.0534 209.646 247.369 247.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1870 6.4e-05 512 200 384 294912 11.6823 6.71818 42.2227 209.64 270.423 270.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 580 0.000128 512 200 288 57344 13.1506 3.41005 16.4895 104.606 137.871 138.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1610 0.000256 1024 100 1024 75440 3.55488 81.4809 104.886 189.971 190.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 3.2e-05 4096 150 2304 480640 307.485 138.821 5116.02 4142.61 9705.27 9705.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.001024 4096 100 160 18640 2.72672 10.3444 104.718 117.832 117.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.001024 2048 150 6912 11080 1.36915 131.109 52.4286 184.949 185.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 0.000512 4096 110 384 37640 6.61709 49.1462 209.519 265.325 265.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 6.4e-05 512 200 384 295040 11.7026 6.73152 66.6078 209.589 294.79 294.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000128 512 200 288 58880 13.0243 3.41805 10.1745 104.921 131.751 131.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1610 0.000256 1024 100 1024 75360 3.55533 59.7153 104.834 168.154 168.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 3.2e-05 4096 150 2304 480000 307.885 138.776 4877.39 4127.15 9451.53 9451.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.001024 4096 100 160 18560 2.72384 7.00797 104.578 114.353 114.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.001024 2048 150 6912 11040 1.37037 83.071 52.4288 136.914 136.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 0.000512 4096 110 384 37600 6.61914 31.5044 209.544 247.71 247.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1870 6.4e-05 512 200 384 294400 11.7072 6.72237 43.2194 209.611 271.418 271.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 580 0.000128 512 200 288 56320 12.9192 3.39901 6.79706 103.231 126.557 126.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.000256 1024 100 1024 75408 3.54736 88.9022 104.855 197.358 197.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 3.2e-05 4096 150 2304 480000 306.837 138.641 5510.34 4156.47 10112.6 10112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.001024 4096 100 160 18624 2.72643 11.2087 104.68 118.657 118.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.001024 2048 150 6912 11088 1.36806 142.195 52.4739 196.08 196.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 0.000512 4096 110 384 37632 6.62374 53.5072 209.531 269.707 269.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 6.4e-05 512 200 384 294144 11.665 6.71539 72.3142 217.644 308.497 308.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000128 512 200 288 55296 12.9962 3.39565 10.5076 103.206 130.315 130.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1610 0.000256 1024 100 1024 75360 3.55075 62.0271 104.851 170.483 170.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 3.2e-05 4096 150 2304 479232 306.178 138.424 3508.21 4120.42 8073.59 8073.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.001024 4096 100 160 18528 2.71741 7.55088 104.416 114.727 114.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.001024 2048 150 6912 11040 1.36864 90.5047 52.5832 144.501 144.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 0.000512 4096 110 384 37536 6.6089 34.3506 209.261 250.264 250.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 6.4e-05 512 200 384 293376 11.6954 6.71142 46.9533 209.274 274.796 274.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000128 512 200 288 55296 12.9816 3.39299 7.06845 103.237 126.892 127.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.000256 1024 100 1024 75432 3.55341 85.0893 104.972 193.667 193.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 3.2e-05 4096 150 2304 480256 307.698 138.87 5428.46 4127.13 10002.5 10002.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.001024 4096 100 160 18648 2.73203 11.1158 104.923 118.811 118.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.001024 2048 150 6912 11088 1.3728 139.628 52.5332 193.579 193.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 0.000512 4096 110 384 37632 6.62118 52.7565 209.717 269.139 269.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 6.4e-05 512 200 384 294784 11.6648 6.72781 71.2642 209.396 299.209 299.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000128 512 200 288 53760 13.2055 3.40582 10.0444 103.624 130.481 130.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.000256 1024 100 1024 75376 3.556 59.6408 104.916 168.163 168.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 3.2e-05 4096 150 2304 478464 307.394 138.73 3499.26 4144.28 8090 8090.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.001024 4096 100 160 18592 2.73235 7.52739 104.864 115.166 115.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.001024 2048 150 6912 10976 1.37014 88.5084 54.2774 144.201 144.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 0.000512 4096 110 384 37520 6.61104 34.0176 209.306 249.98 250.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 6.4e-05 512 200 384 293888 11.6781 6.72144 45.873 209.328 273.759 273.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.000128 512 200 288 50176 13.0515 3.36848 6.29005 101.204 124.121 124.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1610 0.000256 1024 100 1024 75264 3.54509 52.0274 104.825 160.449 160.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 3.2e-05 4096 150 2304 478464 308.29 138.923 2898.81 4125.32 7471.67 7471.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.001024 4096 100 160 18480 2.71974 6.464 104.552 113.778 113.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.001024 2048 150 6912 10920 1.36586 72.2125 52.3494 125.972 126.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 0.000512 4096 110 384 37464 6.61101 28.0637 209.265 243.984 244.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 6.4e-05 512 200 384 292992 11.7479 6.72973 38.056 209.325 266.015 266.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000128 512 200 288 43008 13.6412 3.37005 4.64902 101.226 123.094 123.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.000256 1024 100 1024 75392 3.54963 88.3835 104.949 196.935 197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 3.2e-05 4096 150 2304 480256 306.996 138.6 5567.45 4129.54 10142.9 10143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.001024 4096 100 160 18624 2.72838 11.4094 104.861 119.043 119.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.001024 2048 150 6912 11072 1.37011 135.367 52.523 189.306 189.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 0.000512 4096 110 384 37632 6.62774 52.9026 209.812 269.388 269.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 6.4e-05 512 200 384 294912 11.673 6.71114 72.9391 209.86 301.346 301.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000128 512 200 288 57344 13.0748 3.41021 10.9183 104.687 132.304 132.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.000256 1024 100 1024 75264 3.55123 58.9901 104.789 167.383 167.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 3.2e-05 4096 150 2304 479232 307.639 138.778 3773.13 4132.65 8352.54 8352.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.001024 4096 100 160 18560 2.73549 7.81107 104.868 115.462 115.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.001024 2048 150 6912 11008 1.37472 85.9626 52.4801 139.863 139.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 0.000512 4096 110 384 37504 6.61299 35.6396 209.296 251.594 251.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 6.4e-05 512 200 384 292864 11.6725 6.70893 49.6285 209.042 277.213 277.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000128 512 200 288 57344 13.0823 3.40992 7.64067 104.655 128.994 129.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.000256 1024 100 1024 75264 3.55133 55.6879 104.946 164.238 164.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 3.2e-05 4096 150 2304 479232 306.59 138.463 3119.2 4124.92 7689.51 7689.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.001024 4096 100 160 18432 2.71974 7.01219 104.503 114.279 114.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.001024 2048 150 6912 10944 1.37306 72.013 52.5803 126.01 126.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 0.000512 4096 110 384 37440 6.61914 29.9353 210.25 246.848 246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 6.4e-05 512 200 384 291840 11.6387 6.68675 40.7329 208.487 267.701 267.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.000128 512 200 288 49152 12.7914 3.34685 5.59469 99.2651 121.206 121.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.000256 1024 100 1024 75384 3.54474 115.888 104.94 224.428 224.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 3.2e-05 4096 150 2304 480384 307.033 138.742 7787.43 4126.54 12360.1 12360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.001024 4096 100 160 18576 2.72502 15.7498 104.818 123.336 123.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.001024 2048 150 6912 11016 1.36806 200.458 52.3888 254.261 254.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 0.000512 4096 110 384 37584 6.61504 76.2511 209.568 292.479 292.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 6.4e-05 512 200 384 294912 11.6866 9.07392 102.934 209.689 333.539 333.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000128 512 200 288 50688 13.2075 3.3895 13.7183 102.279 132.812 132.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.000256 1024 100 1024 75312 3.55155 80.6543 104.85 189.113 189.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 3.2e-05 4096 150 2304 479232 307.406 138.892 4981.9 4129.15 9557.71 9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.001024 4096 100 160 18432 2.71062 10.2129 104.158 117.124 117.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.001024 2048 150 6912 10944 1.36592 127.617 52.3469 181.376 181.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 0.000512 4096 110 384 37440 6.60723 48.5888 209.009 264.248 264.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 6.4e-05 512 200 384 292608 11.6778 6.70925 66.8954 208.792 294.232 294.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000128 512 200 288 46080 13.0286 3.35258 8.4817 99.1584 124.24 124.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.000256 1024 100 1024 75168 3.54432 69.7037 104.855 178.156 178.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 3.2e-05 4096 150 2304 476928 307.983 138.686 4063.09 4140.66 8650.75 8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.001024 4096 100 160 18360 2.71002 8.78691 104.263 115.802 115.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.001024 2048 150 6912 10800 1.36189 103.448 52.2014 157.055 157.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 0.000512 4096 110 384 37368 6.61094 39.68 209.254 255.587 255.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 6.4e-05 512 200 384 293760 11.6371 6.71578 55.3268 209.036 282.869 282.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.000128 512 200 288 41472 13.91 3.39005 6.52192 102.385 126.418 126.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.000256 1024 100 1024 75360 3.54336 109.226 104.808 217.63 217.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 3.2e-05 4096 150 2304 480000 307.059 138.82 7317.56 4144.86 11908.6 11908.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.001024 4096 100 160 18560 2.72269 15.2026 104.479 122.449 122.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.001024 2048 150 6912 11040 1.36858 187.904 52.4167 241.732 241.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 0.000512 4096 110 384 37600 6.62109 71.324 209.474 287.462 287.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 6.4e-05 512 200 384 294400 11.6948 6.72646 97.2347 209.562 325.373 325.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000128 512 200 288 56320 12.9183 3.39632 14.4305 103.203 134.161 134.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.000256 1024 100 1024 75200 3.54918 81.0271 104.741 189.369 189.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 3.2e-05 4096 150 2304 478720 307.543 138.74 4911.29 4154.93 9512.84 9513.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.001024 4096 100 160 18400 2.70746 10.3506 104.092 117.192 117.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.001024 2048 150 6912 10880 1.36397 124.806 52.2237 178.436 178.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 0.000512 4096 110 384 37440 6.61504 47.8474 209.125 263.63 263.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 6.4e-05 512 200 384 294400 11.6905 6.71206 64.6775 209.688 292.927 293.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.000128 512 200 288 51200 13.2968 3.40006 9.07619 103.305 129.289 129.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.000256 1024 100 1024 75120 3.54509 68.8479 104.738 177.182 177.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 3.2e-05 4096 150 2304 476160 307.843 138.723 4108.8 4122.86 8678.57 8678.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.001024 4096 100 160 18240 2.70477 8.63642 103.661 115.045 115.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.001024 2048 150 6912 10800 1.36003 103.156 52.222 156.782 156.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 0.000512 4096 110 384 37440 6.62118 40.2837 209.549 256.496 256.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 6.4e-05 512 200 384 291840 11.7071 6.71786 54.325 208.889 281.792 281.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000128 512 200 288 46080 13.7153 3.40317 7.0808 103.348 127.761 127.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.000256 1024 100 1024 75360 3.55002 101.723 104.953 210.277 210.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 3.2e-05 4096 150 2304 479232 306.113 138.406 6891.91 4125.23 11462 11462.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.001024 4096 100 160 18528 2.72186 14.4398 104.516 121.72 121.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.001024 2048 150 6912 11040 1.36806 177.686 52.5238 231.623 231.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 0.000512 4096 110 384 37536 6.61203 67.3464 209.461 283.46 283.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 6.4e-05 512 200 384 293376 11.6772 6.71603 91.3768 209.472 319.399 319.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000128 512 200 288 55296 12.9859 3.39712 13.5085 103.337 133.438 133.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.000256 1024 100 1024 75264 3.54762 74.649 105.86 184.107 184.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 3.2e-05 4096 150 2304 479232 306.528 138.454 4492.18 4178.61 9116.1 9116.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.001024 4096 100 160 18432 2.71917 9.93744 105.419 118.118 118.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.001024 2048 150 6912 10944 1.36822 114.767 52.9736 169.153 169.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 0.000512 4096 110 384 37440 6.61466 44.0012 211.274 261.933 261.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 6.4e-05 512 200 384 291840 11.6301 6.68467 59.7452 210.307 288.522 288.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.000128 512 200 288 49152 12.7952 3.34803 7.89888 100.135 124.387 124.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.000256 1024 100 1024 75168 3.54563 69.3043 104.853 177.756 177.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 3.2e-05 4096 150 2304 474624 308.787 138.612 3849.04 4149.23 8446.01 8446.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.001024 4096 100 160 18144 2.68902 8.22896 103.388 114.349 114.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.001024 2048 150 6912 10656 1.3552 96.938 51.9572 150.296 150.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 0.000512 4096 110 384 37152 6.56589 37.7993 208.234 252.642 252.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 6.4e-05 512 200 384 290304 11.5646 6.64752 51.3732 207.344 277.086 277.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000128 512 200 288 36864 13.725 3.34755 5.38147 99.2479 121.907 122.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.000256 1024 100 1024 75300 3.55485 105.088 104.852 213.547 213.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 3.2e-05 4096 150 2304 480000 306.934 138.835 6804.8 4141.89 11392.8 11393.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.001024 4096 100 160 18600 2.73408 13.8998 104.905 121.581 121.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.001024 2048 150 6912 11000 1.36256 174.367 52.413 228.185 228.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 0.000512 4096 110 384 37600 6.61885 66.3347 209.774 282.771 282.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 6.4e-05 512 200 384 294400 11.7003 6.73094 90.5859 209.553 318.727 318.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000128 512 200 288 51200 13.3473 3.40637 12.1762 103.321 132.466 132.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.000256 1024 100 1024 75200 3.55123 76.3192 104.881 184.805 184.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 3.2e-05 4096 150 2304 480000 307.275 138.789 4790.04 4125.42 9361.87 9362.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.001024 4096 100 160 18400 2.71146 9.73187 104.385 116.871 116.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.001024 2048 150 6912 10800 1.36019 117.744 52.1595 171.308 171.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 0.000512 4096 110 384 37400 6.61485 46.6821 209.283 262.623 262.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 6.4e-05 512 200 384 291200 11.716 6.70682 62.7872 208.692 290.059 290.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000128 512 200 288 51200 13.3545 3.40378 8.6591 103.404 129.027 129.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.000256 1024 100 1024 75000 3.54714 69.5066 104.654 177.758 177.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 3.2e-05 4096 150 2304 480000 307.856 138.856 3954.04 4123.18 8524.27 8524.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.001024 4096 100 160 18300 2.71514 8.68557 104.3 115.744 115.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.001024 2048 150 6912 10800 1.36602 99.4405 52.3816 153.229 153.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 0.000512 4096 110 384 37200 6.57648 38.1384 208.575 253.334 253.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 6.4e-05 512 200 384 292800 11.7729 6.73843 52.3498 209.561 280.581 280.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.000128 512 200 288 38400 14.3252 3.40435 5.70563 103.386 127.029 127.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.000256 1024 100 1024 75376 3.55101 102.487 104.994 211.081 211.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 3.2e-05 4096 150 2304 478464 307.267 138.705 6645.51 4129.55 11221.4 11221.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.001024 4096 100 160 18592 2.73203 13.9406 104.944 121.66 121.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.001024 2048 150 6912 10976 1.36698 170.188 52.396 223.996 224.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 0.000512 4096 110 384 37520 6.61299 64.9844 209.467 281.105 281.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 6.4e-05 512 200 384 293888 11.6828 6.72358 88.1162 209.487 316.166 316.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.000128 512 200 288 50176 13.0541 3.36691 11.6908 101.284 129.607 129.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.000256 1024 100 1024 75264 3.55328 76.6362 104.896 185.137 185.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 3.2e-05 4096 150 2304 476672 308.609 138.868 4617.4 4149.94 9215.16 9215.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.001024 4096 100 160 18368 2.71565 10.2524 104.249 117.26 117.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.001024 2048 150 6912 10752 1.3577 113.533 52.0439 166.978 167.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 0.000512 4096 110 384 37408 6.61802 45.2674 209.261 261.19 261.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 6.4e-05 512 200 384 293888 11.694 6.71536 61.5614 209.361 289.487 289.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.000128 512 200 288 43008 12.7949 3.98541 7.41155 96.4595 120.861 121.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.000256 1024 100 1024 74928 3.54861 67.3087 104.681 175.592 175.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 3.2e-05 4096 150 2304 478464 307.605 138.754 3801.29 4149 8396.99 8397.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.001024 4096 100 160 18144 2.70614 7.63693 103.791 114.176 114.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.001024 2048 150 6912 10752 1.36806 96.3045 52.39 150.108 150.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 0.000512 4096 110 384 37296 6.61501 37.4349 209.439 253.533 253.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 6.4e-05 512 200 384 290304 11.8219 6.72173 50.1486 209.711 278.562 278.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.000128 512 200 288 43008 13.6387 3.37677 6.10746 101.423 124.762 124.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.000256 1024 100 1024 75360 3.54874 101.421 104.958 209.984 210.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 3.2e-05 4096 150 2304 480000 307.177 138.695 6583.41 4135.98 11165.6 11165.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.001024 4096 100 160 18480 2.71155 13.5847 104.367 120.707 120.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.001024 2048 150 6912 10920 1.36384 166.047 52.2515 219.708 219.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 0.000512 4096 110 384 37560 6.61997 63.5263 209.674 279.864 279.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1870 6.4e-05 512 200 384 293760 11.6239 6.72358 85.5858 208.924 313.012 313.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000128 512 200 288 53760 13.1513 3.40547 12.3479 103.33 132.448 132.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.000256 1024 100 1024 75120 3.54714 77.0507 104.718 185.367 185.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 3.2e-05 4096 150 2304 476160 307.895 138.729 4609.58 4135.06 9197.4 9197.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.001024 4096 100 160 18240 2.70541 9.81702 103.637 116.203 116.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.001024 2048 150 6912 10800 1.36397 116.525 52.2125 170.144 170.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 0.000512 4096 110 384 37440 6.61526 45.7525 209.504 261.916 261.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 6.4e-05 512 200 384 291840 11.7043 6.70925 61.3796 208.838 288.782 288.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000128 512 200 288 46080 13.7085 3.40378 7.93107 103.326 128.575 128.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.000256 1024 100 1024 74880 3.54634 67.7028 104.641 175.94 175.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 3.2e-05 4096 150 2304 478080 307.096 138.569 3889.1 4115.88 8450.99 8451.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.001024 4096 100 160 18000 2.6872 8.1631 103.077 113.971 114.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.001024 2048 150 6912 10440 1.34963 94.4788 51.608 147.483 147.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 0.000512 4096 110 384 37080 6.56384 38.3944 208.382 253.382 253.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1870 6.4e-05 512 200 384 293760 11.6669 6.72154 51.8118 209.09 279.444 279.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.000128 512 200 288 23040 13.7452 3.11891 3.99018 93.1858 114.253 114.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.000256 1024 100 1024 75264 3.54557 100.882 104.846 209.327 209.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 3.2e-05 4096 150 2304 479232 307.647 138.811 6520.34 4134.92 11102.1 11102.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.001024 4096 100 160 18560 2.72714 13.4686 104.841 121.078 121.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.001024 2048 150 6912 11008 1.36685 167.59 52.5147 221.515 221.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 0.000512 4096 110 384 37504 6.60752 63.6539 209.422 279.726 279.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 6.4e-05 512 200 384 292864 11.6703 6.70784 86.2338 209.105 313.872 313.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000128 512 200 288 57344 13.0774 3.40755 13.077 104.708 134.481 134.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.000256 1024 100 1024 75008 3.54845 77.7599 104.696 186.057 186.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 3.2e-05 4096 150 2304 475136 309.352 138.777 4384.01 4156.67 8989.14 8989.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.001024 4096 100 160 18432 2.72589 9.61331 104.863 117.245 117.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.001024 2048 150 6912 10752 1.35987 110.502 52.1788 164.083 164.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 0.000512 4096 110 384 37376 6.61219 43.1044 209.465 259.224 259.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 6.4e-05 512 200 384 290816 11.7466 6.70669 58.3918 209.333 286.336 286.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 0.000128 512 200 288 49152 12.8004 3.34787 8.07411 99.3196 123.755 123.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.000256 1024 100 1024 74880 3.5481 67.3037 104.598 175.502 175.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 3.2e-05 4096 150 2304 473088 308.664 138.386 3999.51 4141.99 8588.89 8589.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.001024 4096 100 160 18048 2.68698 8.84531 103.456 115.031 115.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.001024 2048 150 6912 10752 1.36602 100.225 52.4694 154.102 154.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 0.000512 4096 110 384 37248 6.60637 40.3485 209.264 256.261 256.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 6.4e-05 512 200 384 288768 11.5297 6.62118 52.3627 206.374 277.042 277.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.000128 512 200 288 49152 12.8186 3.34438 7.30941 99.3107 122.999 123.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1610 0.000256 1024 100 1000 75520 3.55315 80.0604 104.998 188.665 188.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 3.2e-05 4096 150 2320 479744 307.825 138.645 6256.5 4151.4 10854.7 10855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.001024 4096 100 160 18656 2.7279 10.3137 104.862 117.949 118.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.001024 2048 150 6920 11104 1.37248 130.897 52.5476 184.86 184.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 0.000512 4096 110 400 37600 6.62765 50.7167 209.764 267.151 267.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1870 6.4e-05 512 200 400 295936 11.5829 6.71341 67.843 209.78 296.073 296.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 580 0.000128 512 200 280 51200 13.5395 3.40646 13.4834 104.67 135.311 135.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1610 0.000256 1024 100 1000 75456 3.54739 58.1442 104.853 166.595 166.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 3.2e-05 4096 150 2320 479232 308.744 138.795 9587.12 4131.97 14167 14167.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.001024 4096 100 160 18624 2.73373 6.97754 104.756 114.527 114.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.001024 2048 150 6920 11072 1.37619 84.1985 52.4936 138.11 138.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 0.000512 4096 110 400 37568 6.63344 33.087 209.557 249.32 249.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1870 6.4e-05 512 200 400 295936 11.5919 6.71312 44.4658 209.586 272.515 272.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 580 0.000128 512 200 280 49152 13.7152 3.41085 13.5228 104.582 135.447 135.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1610 0.000256 1024 100 1000 75480 3.54566 88.3284 105.864 197.791 197.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 3.2e-05 4096 150 2320 480000 307.981 138.908 5815.58 4166.38 10429.2 10429.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.001024 4096 100 160 18640 2.72794 11.8302 105.725 120.326 120.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.001024 2048 150 6920 11080 1.37421 149.631 52.9572 204.005 204.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 0.000512 4096 110 400 37600 6.62118 58.6179 211.618 276.898 276.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 6.4e-05 512 200 400 295680 11.6612 6.73011 77.9204 211.591 308.054 308.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000128 512 200 280 51200 13.6212 3.41834 10.2771 105.92 133.447 133.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1610 0.000256 1024 100 1000 75440 3.54579 63.6391 104.935 172.172 172.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 3.2e-05 4096 150 2320 480000 307.388 138.754 5443.97 4130.98 10021.4 10021.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.001024 4096 100 160 18560 2.72694 7.66157 104.581 115.01 115.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.001024 2048 150 6920 11040 1.37242 94.2428 52.4922 148.151 148.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 0.000512 4096 110 400 37520 6.61651 37.3613 209.537 253.559 253.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1870 6.4e-05 512 200 400 295680 11.6177 6.72563 50.5827 209.875 278.956 279.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.000128 512 200 280 46080 13.7075 3.3976 6.3945 103.308 127.015 127.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1610 0.000256 1024 100 1000 75360 3.54509 53.6865 104.802 162.086 162.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 3.2e-05 4096 150 2320 478080 309.16 139.062 4946.28 4150.43 9545.27 9545.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.001024 4096 100 160 18480 2.71373 6.77293 104.288 113.818 113.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.001024 2048 150 6920 10920 1.36765 76.7225 52.2361 130.372 130.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 0.000512 4096 110 400 37440 6.61504 30.5461 209.284 246.489 246.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1870 6.4e-05 512 200 400 293760 11.6305 6.71536 41.3047 208.774 268.582 268.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 580 0.000128 512 200 280 46080 13.7399 3.3983 12.9896 103.259 133.607 133.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.000256 1024 100 1000 75504 3.55446 82.5173 105.002 191.124 191.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 3.2e-05 4096 150 2320 479232 307.492 138.781 5308.64 4149.9 9905.13 9905.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.001024 4096 100 160 18624 2.72384 10.7461 104.774 118.288 118.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.001024 2048 150 6920 11088 1.37578 137.031 52.5508 191 191.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 0.000512 4096 110 400 37584 6.62672 53.8732 209.762 270.306 270.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 6.4e-05 512 200 400 294912 11.6085 6.72243 71.7609 209.642 299.895 300.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000128 512 200 280 49152 13.4864 3.39558 9.07891 103.305 129.475 129.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1610 0.000256 1024 100 1000 75456 3.55142 60.1101 104.898 168.613 168.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 3.2e-05 4096 150 2320 477696 307.436 138.666 3451.24 4128.86 8026.55 8026.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.001024 4096 100 160 18528 2.72589 7.43034 104.527 114.727 114.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.001024 2048 150 6920 11040 1.37242 89.3678 52.495 143.279 143.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 0.000512 4096 110 400 37536 6.63347 35.4262 209.563 251.666 251.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 6.4e-05 512 200 400 294912 11.6029 6.71331 47.1515 209.277 274.902 275.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000128 512 200 280 49152 13.47 3.39347 6.18848 103.235 126.498 126.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1610 0.000256 1024 100 1000 75312 3.54883 50.049 105.774 159.422 159.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 3.2e-05 4096 150 2320 479232 307.466 138.872 2852.11 4168.73 7467.5 7467.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.001024 4096 100 160 18432 2.71552 6.16982 105.158 114.085 114.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.001024 2048 150 6920 10944 1.3641 73.0616 52.8691 127.336 127.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 0.000512 4096 110 400 37440 6.61344 29.3315 211.312 247.302 247.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 6.4e-05 512 200 400 292608 11.6669 6.71078 39.0284 210.79 268.353 268.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000128 512 200 280 36864 13.7338 3.34643 4.10413 100.099 121.491 121.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.000256 1024 100 1000 75488 3.54294 109.365 104.968 217.927 217.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 3.2e-05 4096 150 2320 479360 308.338 139.042 7594.53 4141.66 12183.9 12184.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.001024 4096 100 160 18648 2.73165 15.3602 104.927 123.06 123.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.001024 2048 150 6920 11032 1.36266 194.639 52.4091 248.456 248.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 0.000512 4096 110 400 37576 6.61654 76.2863 209.717 292.662 292.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 6.4e-05 512 200 400 294784 11.6352 6.72669 101.908 209.402 329.83 329.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000128 512 200 280 46592 13.7485 3.40112 12.4796 103.629 133.464 133.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.000256 1024 100 1000 75376 3.55098 74.7701 104.818 183.192 183.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 3.2e-05 4096 150 2320 478464 307.228 138.737 4763.69 4138.72 9348.7 9348.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.001024 4096 100 160 18592 2.73344 9.73696 104.851 117.363 117.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.001024 2048 150 6920 10976 1.36627 122.171 52.3717 175.954 176.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 0.000512 4096 110 400 37520 6.62499 48.7272 209.568 264.964 265.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 6.4e-05 512 200 400 293888 11.6693 6.71949 65.3826 209.374 293.302 293.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000128 512 200 280 43008 13.6147 3.36813 7.5905 101.192 125.976 126.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1610 0.000256 1024 100 1000 75264 3.54717 65.7007 104.841 174.14 174.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 3.2e-05 4096 150 2320 478464 308.144 138.919 3892.45 4142.39 8482.23 8482.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.001024 4096 100 160 18480 2.71747 8.24339 104.649 115.652 115.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.001024 2048 150 6920 10920 1.36397 98.0571 52.4252 151.889 151.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 0.000512 4096 110 400 37464 6.62794 39.17 209.806 255.65 255.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 6.4e-05 512 200 400 292992 11.7615 6.72768 53.4717 209.519 281.636 281.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000128 512 200 280 43008 13.6339 3.37309 6.27773 101.324 124.815 124.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.000256 1024 100 1000 75456 3.54477 102.88 104.859 211.335 211.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 3.2e-05 4096 150 2320 479232 307.591 138.796 7042.67 4141.8 11631.2 11631.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.001024 4096 100 160 18624 2.72781 14.7846 104.761 122.317 122.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.001024 2048 150 6920 11072 1.36806 179.89 52.4944 233.795 233.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 0.000512 4096 110 400 37568 6.62845 71.3933 209.562 287.626 287.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 6.4e-05 512 200 400 295936 11.5924 6.71094 95.9864 209.605 324.052 324.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000128 512 200 280 49152 13.6951 3.40842 12.2849 104.59 134.187 134.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.000256 1024 100 1000 75392 3.54714 73.3696 104.854 181.821 181.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 3.2e-05 4096 150 2320 479232 307.628 138.762 4541.67 4131.69 9120.09 9120.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.001024 4096 100 160 18560 2.72589 9.47206 104.761 117.002 117.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.001024 2048 150 6920 11008 1.37357 108.914 52.4996 162.831 162.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 0.000512 4096 110 400 37504 6.62733 45.5003 209.559 261.73 261.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 6.4e-05 512 200 400 294912 11.5617 6.70922 62.5174 211.464 292.408 292.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000128 512 200 280 49152 13.708 3.41136 8.21987 104.628 130.175 130.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.000256 1024 100 1000 75264 3.54893 62.3734 104.872 170.846 170.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 3.2e-05 4096 150 2320 476160 309.232 138.836 3650.65 4141.88 8240.93 8241.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.001024 4096 100 160 18432 2.71565 7.75987 104.519 115.038 115.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.001024 2048 150 6920 10944 1.36806 89.7741 52.5496 143.735 143.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 0.000512 4096 110 400 37440 6.62627 36.8476 209.769 253.285 253.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 6.4e-05 512 200 400 291840 11.6363 6.68672 50.3907 208.507 277.376 277.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000128 512 200 280 36864 13.7293 3.34822 5.41491 99.2762 121.986 122.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.000256 1024 100 1000 75456 3.54979 105.569 104.882 214.053 214.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 3.2e-05 4096 150 2320 479232 308.103 138.992 7215.7 4143.43 11806.6 11806.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.001024 4096 100 160 18576 2.72458 15.0633 104.567 122.398 122.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.001024 2048 150 6920 11016 1.36602 185.625 52.3739 239.409 239.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 0.000512 4096 110 400 37512 6.61094 72.9139 209.343 288.913 288.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 6.4e-05 512 200 400 294912 11.6816 6.72973 99.497 209.546 327.613 327.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000128 512 200 280 46080 13.5501 3.39152 11.8403 102.206 131.2 131.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1610 0.000256 1024 100 1000 75312 3.5456 77.1167 104.857 185.575 185.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 3.2e-05 4096 150 2320 479232 307.494 138.865 4681.18 4145.01 9272.89 9273.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.001024 4096 100 160 18432 2.71565 9.95542 104.253 116.967 117.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.001024 2048 150 6920 10944 1.36912 119.882 52.4133 173.708 173.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 0.000512 4096 110 400 37440 6.61677 47.9866 209.482 264.128 264.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 6.4e-05 512 200 400 292608 11.6783 6.70899 63.6491 208.973 291.165 291.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000128 512 200 280 36864 13.733 3.34643 6.41741 99.2345 122.941 123.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.000256 1024 100 1000 75168 3.5447 69.3859 104.676 177.657 177.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 3.2e-05 4096 150 2320 476928 307.944 138.691 4121.22 4117.62 8685.81 8686.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.001024 4096 100 160 18360 2.70723 8.22765 104.168 115.146 115.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.001024 2048 150 6920 10800 1.36109 104.662 52.1748 158.239 158.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 0.000512 4096 110 400 37368 6.61558 42.5595 209.309 258.526 258.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 6.4e-05 512 200 400 293760 11.6427 6.71526 56.1149 208.839 283.469 283.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000128 512 200 280 41472 13.9083 3.38682 6.64848 102.289 126.445 126.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.000256 1024 100 1000 75168 3.54634 63.9731 104.788 172.36 172.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 3.2e-05 4096 150 2320 474624 308.79 138.646 3676.08 4131.56 8255.4 8255.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.001024 4096 100 160 18144 2.69494 7.84806 103.403 113.99 114.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.001024 2048 150 6920 10656 1.35798 92.6597 51.9863 146.048 146.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 0.000512 4096 110 400 37152 6.5728 37.2815 208.571 252.467 252.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 6.4e-05 512 200 400 290304 11.555 6.64928 50.2847 207.375 276.02 276.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000128 512 200 280 36864 13.718 3.34611 5.5912 99.2634 122.126 122.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1610 0.000256 1024 100 1000 75440 3.54534 102.746 104.951 211.294 211.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 3.2e-05 4096 150 2320 480000 307.055 138.769 6778.98 4149.2 11374.3 11374.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.001024 4096 100 160 18560 2.7177 13.8597 104.595 121.216 121.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.001024 2048 150 6920 11040 1.37136 174.319 52.5006 228.233 228.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 0.000512 4096 110 400 37520 6.61434 68.3766 209.566 284.601 284.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 6.4e-05 512 200 400 295680 11.6149 6.72397 92.8807 209.783 321.16 321.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000128 512 200 280 46080 13.7041 3.39968 11.1934 103.324 131.83 131.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1610 0.000256 1024 100 1000 75360 3.54906 73.8896 104.947 182.438 182.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 3.2e-05 4096 150 2320 478720 307.548 138.755 4626.52 4138.39 9211.57 9211.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.001024 4096 100 160 18400 2.7095 9.448 104.162 116.362 116.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.001024 2048 150 6920 10880 1.36602 117.783 52.2838 171.476 171.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 0.000512 4096 110 400 37440 6.6152 47.0099 209.565 263.236 263.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 6.4e-05 512 200 400 294400 11.6836 6.71302 63.7367 209.838 292.123 292.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000128 512 200 280 40960 14.0648 3.39802 7.0623 103.369 128.105 128.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1610 0.000256 1024 100 1000 75120 3.54509 68.0736 104.648 176.319 176.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 3.2e-05 4096 150 2320 476160 307.881 138.736 3853.83 4122.05 8423.37 8423.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.001024 4096 100 160 18240 2.70848 8.53811 103.649 114.936 114.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.001024 2048 150 6920 10800 1.36602 97.9684 52.2388 151.618 151.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 0.000512 4096 110 400 37200 6.57523 38.953 208.539 254.109 254.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 6.4e-05 512 200 400 291840 11.7117 6.71517 52.9691 208.859 280.415 280.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000128 512 200 280 46080 13.7204 3.4025 7.06675 103.337 127.736 127.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.000256 1024 100 1000 75200 3.5479 63.7341 104.856 172.19 172.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 3.2e-05 4096 150 2320 476160 311.03 139.352 3890.09 4150.25 8491.07 8491.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.001024 4096 100 160 18240 2.71168 8.89738 104.074 115.728 115.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.001024 2048 150 6920 10560 1.35542 90.9026 51.8214 144.123 144.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 0.000512 4096 110 400 37120 6.58144 40.0694 208.537 255.23 255.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 6.4e-05 512 200 400 286720 11.591 6.62378 51.0357 206.337 275.747 275.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.000128 512 200 280 20480 14.5534 3.40854 3.75117 96.5239 118.445 118.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1610 0.000256 1024 100 1000 75456 3.55328 97.2097 104.916 205.737 205.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 3.2e-05 4096 150 2320 477696 307.399 138.697 6448.8 4129.66 11024.9 11025.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.001024 4096 100 160 18528 2.71629 13.2035 104.436 120.401 120.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.001024 2048 150 6920 11040 1.37216 164.704 52.5088 218.629 218.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 0.000512 4096 110 400 37536 6.62733 64.5471 209.597 280.815 280.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 6.4e-05 512 200 400 294912 11.5973 6.70925 86.9743 209.306 314.744 314.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000128 512 200 280 49152 13.4716 3.3976 11.3258 103.259 131.671 131.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.000256 1024 100 1000 75264 3.54509 73.6113 104.787 181.997 182.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 3.2e-05 4096 150 2320 476160 309.272 138.822 4531.72 4148.91 9129.06 9129.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.001024 4096 100 160 18432 2.71933 9.58854 104.433 116.786 116.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.001024 2048 150 6920 10944 1.37693 115.8 52.5027 169.722 169.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 0.000512 4096 110 400 37440 6.62074 46.2951 209.595 262.555 262.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 6.4e-05 512 200 400 291840 11.6408 6.68672 61.7031 208.336 288.525 288.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000128 512 200 280 36864 13.7274 3.35024 6.5416 99.201 123.033 123.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1610 0.000256 1024 100 1000 75168 3.54669 64.2313 104.872 172.702 172.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 3.2e-05 4096 150 2320 474624 308.746 138.61 3723.73 4134.72 8306.14 8306.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.001024 4096 100 160 18144 2.69168 7.86877 103.483 114.088 114.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.001024 2048 150 6920 10656 1.35987 93.6489 52.0907 147.141 147.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 0.000512 4096 110 400 37152 6.58806 37.8279 208.733 253.19 253.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 6.4e-05 512 200 400 290304 11.5699 6.64963 50.8136 207.541 276.732 276.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000128 512 200 280 36864 13.7221 3.34848 5.64259 99.3397 122.26 122.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.000256 1024 100 1000 74880 3.54106 61.8009 104.618 170.015 170.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 3.2e-05 4096 150 2320 473088 308.656 138.416 3475.33 4127.58 8050.33 8050.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.001024 4096 100 160 18048 2.69722 7.43834 103.488 113.668 113.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.001024 2048 150 6920 10752 1.37216 89.0794 52.545 143.038 143.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 0.000512 4096 110 400 37248 6.61933 37.0577 210.586 254.308 254.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 6.4e-05 512 200 400 288768 11.5178 6.62272 47.8661 206.575 272.741 272.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000128 512 200 280 24576 14.7399 3.34518 4.17325 99.4073 121.872 122.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.000256 1024 100 1000 75400 3.54502 100.587 104.915 209.101 209.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 3.2e-05 4096 150 2320 478400 308.613 139.051 6635.18 4132.56 11215.8 11216.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.001024 4096 100 160 18600 2.73514 13.368 104.914 121.061 121.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.001024 2048 150 6920 11000 1.372 170.344 52.4431 224.204 224.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 0.000512 4096 110 400 37500 6.61853 67.5431 209.563 283.77 283.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 6.4e-05 512 200 400 294400 11.7047 6.73382 90.8571 209.575 319.027 319.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000128 512 200 280 44800 13.8384 3.40384 10.6985 103.325 131.479 131.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.000256 1024 100 1000 75200 3.54109 76.4921 104.696 184.78 184.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 3.2e-05 4096 150 2320 476800 310.061 139.139 4483.96 4158.09 9091.58 9091.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.001024 4096 100 160 18400 2.71565 9.91363 104.291 116.961 117.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.001024 2048 150 6920 10800 1.36259 113.594 52.1321 167.133 167.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 0.000512 4096 110 400 37400 6.62294 46.1128 209.389 262.168 262.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 6.4e-05 512 200 400 291200 11.7104 6.70515 61.156 208.397 288.13 288.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000128 512 200 280 38400 14.297 3.40278 6.7255 103.306 127.939 128.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.000256 1024 100 1000 75000 3.54093 67.4073 104.66 175.659 175.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 3.2e-05 4096 150 2320 475200 312.769 139.632 4000.19 4162.63 8615.57 8615.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.001024 4096 100 160 18300 2.71136 8.57965 104.397 115.733 115.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.001024 2048 150 6920 10800 1.3679 100.648 52.4491 154.51 154.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 0.000512 4096 110 400 37200 6.60339 40.9379 209.054 256.638 256.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 6.4e-05 512 200 400 292800 11.781 6.73792 53.7237 209.738 282.14 282.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.000128 512 200 280 38400 14.3219 3.40736 6.1455 103.472 127.56 127.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.000256 1024 100 1000 74800 3.53654 64.2169 104.526 172.332 172.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 3.2e-05 4096 150 2320 473600 308.451 138.551 3569.53 4146.77 8163.63 8163.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.001024 4096 100 160 18000 2.6935 8.03226 103.321 114.088 114.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.001024 2048 150 6920 10400 1.34554 88.375 51.6463 141.411 141.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 0.000512 4096 110 400 37200 6.62358 37.0664 209.6 253.33 253.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 6.4e-05 512 200 400 288000 11.5688 6.6513 49.0308 206.588 273.99 274.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 0.000128 512 200 280 25600 15.4 3.39952 4.43462 103.542 126.985 127.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1610 0.000256 1024 100 1008 75488 3.54627 86.705 104.974 195.277 195.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 3.2e-05 4096 150 2304 476672 310.051 138.988 6957.92 4166.48 11573.8 11574.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.001024 4096 100 144 18752 2.73923 9.97645 104.926 117.684 117.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.001024 2048 150 6912 11104 1.37286 141.506 52.5138 195.439 195.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 0.000512 4096 110 384 37664 6.62362 53.3449 209.784 269.797 269.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1870 6.4e-05 512 200 384 292864 11.7144 6.71194 75.3903 209.756 303.732 303.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 580 0.000128 512 200 288 32768 14.9394 3.40992 9.7935 104.657 133.006 133.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1610 0.000256 1024 100 1008 75456 3.54714 60.093 104.898 168.593 168.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 3.2e-05 4096 150 2304 476160 311.203 139.045 11018.8 4148.27 15617.7 15618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.001024 4096 100 144 18688 2.72794 6.54413 104.683 114.014 114.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.001024 2048 150 6912 11072 1.37216 90.6325 52.4811 144.529 144.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 0.000512 4096 110 384 37632 6.62589 34.6084 209.64 250.916 250.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1870 6.4e-05 512 200 384 292864 11.7248 6.71424 48.7994 209.635 277.033 277.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 580 0.000128 512 200 288 32768 14.9605 3.41184 9.24726 104.621 132.455 132.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1610 0.000256 1024 100 1008 75360 3.54304 50.8845 104.898 159.377 159.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 750 3.2e-05 4096 150 2304 474624 311.118 139.018 11019.6 4150.01 15620.1 15620.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.001024 4096 100 144 18624 2.74842 5.64602 104.597 113.032 113.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.001024 2048 150 6912 11040 1.37245 74.8523 52.5233 128.793 128.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 0.000512 4096 110 384 37536 6.61254 28.3219 209.461 244.438 244.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1870 6.4e-05 512 200 384 291840 11.7381 6.70925 40.2699 209.469 268.342 268.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 580 0.000128 512 200 288 30720 14.8985 3.39408 10.3779 103.342 132.221 132.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1610 0.000256 1024 100 1008 75480 3.54464 82.8754 104.964 191.434 191.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 3.2e-05 4096 150 2304 476160 311.64 139.357 5295.24 4150.53 9897.1 9897.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.001024 4096 100 144 18720 2.72954 9.8185 104.786 117.376 117.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.001024 2048 150 6912 11080 1.36909 136.706 52.4692 190.589 190.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 0.000512 4096 110 384 37640 6.62048 51.4114 209.676 267.75 267.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 6.4e-05 512 200 384 293120 11.7597 6.72973 72.6687 209.734 301.048 301.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000128 512 200 288 33280 15.0114 3.41942 6.38624 104.99 130.015 130.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1610 0.000256 1024 100 1008 75440 3.54918 60.5038 104.975 169.081 169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 3.2e-05 4096 150 2304 476160 311.035 139.187 3673.02 4151.22 8274.79 8275.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.001024 4096 100 144 18640 2.72384 6.80864 105.405 114.98 115.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.001024 2048 150 6912 11040 1.37078 89.2355 52.4773 143.126 143.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 0.000512 4096 110 384 37600 6.62096 34.1299 209.709 250.504 250.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 6.4e-05 512 200 384 293120 11.7182 6.72323 47.7699 209.785 276.156 276.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.000128 512 200 288 30720 14.9058 3.40134 4.16874 103.314 126.001 126.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1610 0.000256 1024 100 1008 75360 3.54714 50.3004 104.929 158.83 158.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 3.2e-05 4096 150 2304 474240 313.942 139.502 4436.3 4155.8 9045.89 9046.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.001024 4096 100 144 18600 2.72778 5.45299 104.667 112.89 112.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.001024 2048 150 6912 10920 1.3664 72.6569 52.2629 126.331 126.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 0.000512 4096 110 384 37560 6.6184 27.7561 209.723 244.138 244.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1870 6.4e-05 512 200 384 291840 11.7372 6.71341 39.8619 208.976 267.451 267.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 580 0.000128 512 200 288 30720 14.9231 3.40131 7.98237 103.353 129.867 130.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.000256 1024 100 1008 75456 3.54496 105.228 104.882 213.707 213.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 3.2e-05 4096 150 2304 476160 310.172 139.102 7302.45 4162.28 11914.3 11914.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.001024 4096 100 144 18720 2.72349 13.8158 104.726 121.307 121.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.001024 2048 150 6912 11088 1.37066 190.134 52.4596 244.007 244.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 0.000512 4096 110 384 37632 6.61504 71.5303 209.468 287.657 287.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 6.4e-05 512 200 384 292608 11.7189 6.71888 100.344 209.193 328.13 328.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000128 512 200 288 30720 14.9098 3.39738 8.06586 103.179 129.759 129.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.000256 1024 100 1008 75360 3.54374 72.2345 104.809 180.64 180.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 3.2e-05 4096 150 2304 474624 310.503 139.027 4589.48 4145.52 9184.86 9185.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.001024 4096 100 144 18624 2.72022 8.75725 105.323 116.843 116.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.001024 2048 150 6912 11040 1.36806 119.22 52.4734 173.102 173.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 0.000512 4096 110 384 37536 6.6105 44.8409 209.263 260.757 260.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 6.4e-05 512 200 384 291840 11.722 6.71539 64.6084 209.378 292.582 292.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.000128 512 200 288 30720 14.8904 3.39597 5.37091 103.237 127.107 127.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1610 0.000256 1024 100 1008 75312 3.54717 64.5924 104.871 173.064 173.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 3.2e-05 4096 150 2304 474624 312.176 139.453 3714.89 4166.28 8333.13 8333.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.001024 4096 100 144 18576 2.71722 7.01645 104.569 114.345 114.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.001024 2048 150 6912 10944 1.36378 95.3283 52.3826 149.118 149.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 0.000512 4096 110 384 37440 6.60275 36.2978 209.212 252.153 252.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 6.4e-05 512 200 384 290304 11.7395 6.71286 52.5666 208.941 280.116 280.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.000128 512 200 288 18432 15.2426 3.34992 3.05766 99.226 121.088 121.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1610 0.000256 1024 100 1008 75264 3.54634 55.998 104.8 164.398 164.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 3.2e-05 4096 150 2304 473088 312.673 139.359 5901.65 4155.26 10509.3 10509.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.001024 4096 100 144 18432 2.7095 6.59866 103.981 113.334 113.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.001024 2048 150 6912 10944 1.37168 80.0597 52.482 133.961 134.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 0.000512 4096 110 384 37440 6.61766 30.7371 209.252 246.651 246.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1870 6.4e-05 512 200 384 288768 11.7536 6.68592 44.5866 208.31 271.492 271.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.000128 512 200 288 24576 14.7161 3.34989 3.52704 99.186 120.983 121.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.000256 1024 100 1008 75432 3.54442 103.497 104.928 212.024 212.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 3.2e-05 4096 150 2304 475776 311.889 139.381 6763.52 4161.99 11377.1 11377.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.001024 4096 100 144 18704 2.71814 12.4436 104.795 120.001 120.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.001024 2048 150 6912 11088 1.37034 175.281 52.5383 229.234 229.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 0.000512 4096 110 384 37632 6.62874 66.2881 209.741 282.703 282.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 6.4e-05 512 200 384 292096 11.7619 6.72768 93.2496 209.423 321.319 321.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000128 512 200 288 32256 14.8621 3.40429 8.0183 103.65 130.143 130.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.000256 1024 100 1008 75376 3.54314 71.7658 104.927 180.286 180.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 3.2e-05 4096 150 2304 474880 310.861 139.147 4295.85 4147.53 8893.73 8893.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.001024 4096 100 144 18592 2.71798 8.39699 104.5 115.658 115.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.001024 2048 150 6912 10976 1.36806 110.287 52.3899 164.086 164.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 0.000512 4096 110 384 37520 6.6137 42.2828 209.527 258.466 258.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 6.4e-05 512 200 384 292096 11.731 6.72534 61.6995 209.461 289.776 289.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.000128 512 200 288 28672 14.7148 3.3687 4.89014 101.276 124.457 124.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.000256 1024 100 1008 75264 3.54714 60.9969 104.869 169.465 169.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 3.2e-05 4096 150 2304 473088 313.472 139.724 3524.1 4158.21 8135.84 8136.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.001024 4096 100 144 18480 2.70746 6.46547 104.202 113.416 113.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.001024 2048 150 6912 10920 1.36797 88.777 52.394 142.583 142.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 0.000512 4096 110 384 37464 6.61405 34.8856 209.469 251.013 251.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 6.4e-05 512 200 384 290304 11.8452 6.72586 49.7006 209.521 277.951 278.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000128 512 200 288 21504 15.3576 3.36896 3.39891 101.322 123.654 123.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1610 0.000256 1024 100 1008 75264 3.54304 55.4721 104.939 164.008 164.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 3.2e-05 4096 150 2304 473088 311.949 139.333 3210.62 4169.44 7831.66 7831.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.001024 4096 100 144 18368 2.70336 6.24998 103.91 112.906 112.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.001024 2048 150 6912 10752 1.36138 79.0545 52.0929 132.552 132.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 0.000512 4096 110 384 37408 6.61914 31.3958 209.462 247.519 247.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 6.4e-05 512 200 384 290304 11.8163 6.84467 45.2923 209.569 273.678 273.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.000128 512 200 288 14336 15.0429 3.2607 2.46362 96.5525 117.534 117.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.000256 1024 100 1008 75456 3.54918 98.2835 104.971 206.856 206.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 3.2e-05 4096 150 2304 476160 310.538 139.058 6597.71 4161.44 11209.1 11209.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.001024 4096 100 144 18688 2.72534 12.0167 104.753 119.538 119.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.001024 2048 150 6912 11072 1.37011 164.318 52.5149 218.247 218.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 0.000512 4096 110 384 37632 6.61779 64.0702 209.782 280.515 280.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 6.4e-05 512 200 384 292864 11.7288 6.72147 93.23 209.769 321.608 321.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.000128 512 200 288 32768 14.9619 3.40992 7.97533 104.683 131.244 131.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.000256 1024 100 1008 75392 3.54899 70.7442 104.901 179.246 179.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 3.2e-05 4096 150 2304 475136 311.977 139.315 4281.67 4154.5 8887.81 8888.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.001024 4096 100 144 18560 2.71539 8.37734 105.158 116.294 116.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.001024 2048 150 6912 11008 1.37504 104.74 52.5834 158.744 158.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 0.000512 4096 110 384 37504 6.61504 41.6477 209.297 257.604 257.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 6.4e-05 512 200 384 290816 11.7371 6.70698 59.4962 208.992 287.091 287.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.000128 512 200 288 32768 14.9796 3.4087 5.3752 104.647 128.63 128.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.000256 1024 100 1008 75264 3.54918 62.6935 104.798 171.093 171.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 3.2e-05 4096 150 2304 473088 314.714 139.36 3576.12 4154.43 8184.97 8185.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.001024 4096 100 144 18432 2.70704 7.36893 103.981 114.101 114.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.001024 2048 150 6912 10944 1.36835 83.2843 52.4739 137.17 137.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 0.000512 4096 110 384 37440 6.6175 34.2304 209.271 250.163 250.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 6.4e-05 512 200 384 288768 11.751 6.68586 49.7674 213.48 281.841 281.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.000128 512 200 288 24576 14.7147 3.35258 3.81424 99.1841 121.269 121.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.000256 1024 100 1008 75264 3.55142 56.8548 104.881 165.343 165.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 3.2e-05 4096 150 2304 471040 312.439 139.285 3147.04 4155.03 7754.15 7754.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.001024 4096 100 144 18432 2.71155 7.13965 104.321 114.215 114.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.001024 2048 150 6912 10752 1.36374 73.3586 52.1266 126.893 126.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 0.000512 4096 110 384 37376 6.61024 31.4163 209.263 247.332 247.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 6.4e-05 512 200 384 290816 11.7448 6.71034 44.2966 209.863 272.772 272.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.000128 512 200 288 16384 15.4205 3.34643 2.67885 99.2233 120.88 121.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.000256 1024 100 1008 75456 3.55334 98.7804 104.982 207.369 207.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 3.2e-05 4096 150 2304 475776 311.345 139.31 6511.84 4150.82 11113.7 11113.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.001024 4096 100 144 18720 2.73267 12.1525 104.966 119.894 119.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.001024 2048 150 6912 11016 1.36602 166.768 52.3863 220.562 220.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 0.000512 4096 110 384 37584 6.62144 63.3506 209.566 279.582 279.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 6.4e-05 512 200 384 292608 11.7647 6.72768 90.4835 209.693 318.824 318.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.000128 512 200 288 27648 15.0105 3.38832 6.87616 102.276 127.761 127.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.000256 1024 100 1008 75312 3.5457 75.0592 104.897 183.554 183.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 3.2e-05 4096 150 2304 474624 312.248 139.465 4465.79 4176.29 9094.14 9094.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.001024 4096 100 144 18576 2.72038 8.5545 104.593 115.912 115.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.001024 2048 150 6912 10944 1.3664 115.112 52.3933 168.916 168.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 0.000512 4096 110 384 37440 6.60832 44.0137 209.197 259.863 259.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 6.4e-05 512 200 384 290304 11.7403 6.71213 62.1214 208.984 289.714 289.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.000128 512 200 288 18432 15.2428 3.34883 3.59379 99.2448 121.641 121.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.000256 1024 100 1008 75168 3.54509 66.2057 104.78 174.582 174.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 3.2e-05 4096 150 2304 473472 311.286 139.028 3778.05 4152.23 8380.93 8381.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.001024 4096 100 144 18576 2.72973 7.2704 104.955 114.999 115.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.001024 2048 150 6912 10800 1.36397 96.7943 52.1875 150.389 150.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 0.000512 4096 110 384 37368 6.60934 38.0435 209.156 253.854 253.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 6.4e-05 512 200 384 290304 11.7887 6.72214 52.6788 209.085 280.431 280.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.000128 512 200 288 27648 15.0338 3.38739 4.53258 102.365 125.525 125.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.000256 1024 100 1008 75168 3.54746 64.6069 104.815 173.022 173.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 3.2e-05 4096 150 2304 470016 313.48 139.535 3760.94 4175.35 8389.64 8389.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.001024 4096 100 144 18432 2.72038 7.32774 104.511 114.602 114.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.001024 2048 150 6912 10656 1.35392 95.4143 51.9662 148.779 148.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 0.000512 4096 110 384 37152 6.56022 38.6765 208.262 253.542 253.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 6.4e-05 512 200 384 285696 11.7445 6.64365 51.885 207.372 277.798 277.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.000128 512 200 288 18432 15.2491 3.34848 3.37526 99.2583 121.441 121.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.000256 1024 100 1008 75440 3.55008 99.3927 104.904 207.9 207.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 3.2e-05 4096 150 2304 476160 310.758 139.204 6450.63 4166.95 11067.9 11068.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.001024 4096 100 144 18640 2.72384 12.1201 104.511 119.398 119.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.001024 2048 150 6912 11040 1.37011 164.981 52.4369 218.833 218.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 0.000512 4096 110 384 37600 6.61424 62.4583 209.558 278.673 278.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 6.4e-05 512 200 384 293120 11.7303 6.72355 88.5744 209.644 316.827 316.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000128 512 200 288 30720 14.9145 3.40125 7.48246 103.245 129.248 129.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.000256 1024 100 1008 75360 3.55018 74.9569 104.981 183.54 183.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 3.2e-05 4096 150 2304 476160 310.184 139.103 4576.69 4171.84 9198.13 9198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.001024 4096 100 144 18560 2.7201 9.37875 104.594 116.737 116.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.001024 2048 150 6912 10880 1.36397 116.647 52.2665 170.317 170.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 0.000512 4096 110 384 37440 6.62118 45.1461 209.473 261.282 261.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 6.4e-05 512 200 384 291840 11.7578 6.71933 63.869 209.863 292.361 292.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.000128 512 200 288 30720 14.8969 3.39587 5.59066 103.379 127.474 127.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.000256 1024 100 1008 75120 3.54406 66.2692 104.734 174.599 174.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 3.2e-05 4096 150 2304 472320 311.857 139.125 3747.22 4164.46 8363.01 8363.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.001024 4096 100 144 18480 2.72458 8.00598 104.561 115.335 115.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.001024 2048 150 6912 10800 1.36397 95.9739 52.2489 149.632 149.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 0.000512 4096 110 384 37440 6.62102 37.9515 209.654 254.271 254.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 6.4e-05 512 200 384 291840 11.7001 6.7168 52.6593 209.085 280.322 280.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000128 512 200 288 30720 14.9192 3.40374 4.96669 103.398 126.902 127.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.000256 1024 100 1008 75200 3.54928 62.8818 104.859 171.341 171.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 3.2e-05 4096 150 2304 476160 310.967 139.362 3509.06 4160.49 8120.2 8120.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.001024 4096 100 144 18240 2.70131 7.45453 103.608 113.805 113.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.001024 2048 150 6912 10560 1.34848 87.0318 51.7737 140.196 140.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 0.000512 4096 110 384 37120 6.5592 34.6054 208.196 249.405 249.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 6.4e-05 512 200 384 286720 11.5851 6.62163 48.5196 206.294 273.175 273.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.000128 512 200 288 20480 14.5491 3.26656 3.55987 96.5062 118.088 118.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1610 0.000256 1024 100 1000 75520 3.55123 88.4376 104.989 197.029 197.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 3.2e-05 4096 150 2300 477184 309.499 138.934 7022.58 4163.69 11635 11635.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.001024 4096 100 150 18720 2.73053 10.9368 104.921 118.632 118.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.001024 2048 150 6950 11040 1.37187 148.901 52.4686 202.786 202.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 0.000512 4096 110 400 37600 6.62762 58.3415 209.736 274.749 274.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1870 6.4e-05 512 200 400 294400 11.6913 6.71114 77.6748 209.75 305.978 306.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 580 0.000128 512 200 300 28672 15.3545 3.40989 9.02054 104.656 132.646 132.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1610 0.000256 1024 100 1000 75456 3.54525 63.4655 104.872 171.934 171.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 3.2e-05 4096 150 2300 477184 310.238 138.965 10801.6 4142.86 15394 15394.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.001024 4096 100 150 18688 2.73811 7.15546 104.848 114.803 114.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.001024 2048 150 6950 11008 1.37421 94.4732 52.4338 148.323 148.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 0.000512 4096 110 400 37568 6.62938 37.6218 209.596 253.889 253.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1870 6.4e-05 512 200 400 293888 11.718 6.71766 50.4645 209.63 278.689 278.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 580 0.000128 512 200 300 28672 15.3634 3.41123 8.52618 104.612 132.128 132.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1610 0.000256 1024 100 1000 75456 3.55328 53.49 104.972 162.072 162.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 750 3.2e-05 4096 150 2300 476160 309.627 138.795 10794.7 4175.38 15418.9 15419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.001024 4096 100 150 18624 2.75046 6.16006 104.731 113.684 113.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.001024 2048 150 6950 10944 1.37187 77.3038 52.3776 131.098 131.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 0.000512 4096 110 400 37536 6.63011 30.6619 209.708 247.042 247.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1870 6.4e-05 512 200 400 293376 11.6817 6.70976 41.6831 209.419 269.648 269.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 580 0.000128 512 200 300 24576 15.4251 3.39149 8.61472 103.306 130.947 131.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1610 0.000256 1024 100 1000 75480 3.54899 82.8827 104.871 191.355 191.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 3.2e-05 4096 150 2300 476800 310.969 139.281 5298.46 4158.81 9907.86 9908.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.001024 4096 100 150 18720 2.73402 10.2837 104.888 117.951 118.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.001024 2048 150 6950 11040 1.3745 137.857 52.4554 191.733 191.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 0.000512 4096 110 400 37600 6.62771 53.9648 209.638 270.277 270.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 6.4e-05 512 200 400 294400 11.7288 6.73184 72.8698 209.713 301.201 301.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000128 512 200 300 28160 15.4927 3.41664 5.6207 104.929 129.671 129.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1610 0.000256 1024 100 1000 75440 3.54838 59.947 104.93 168.478 168.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 3.2e-05 4096 150 2300 476160 310.971 139.203 3617.64 4170.13 8238.29 8238.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.001024 4096 100 150 18640 2.72874 7.02422 104.846 114.642 114.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.001024 2048 150 6950 10960 1.3681 87.8992 52.3777 141.686 141.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 0.000512 4096 110 400 37520 6.61904 35.1176 209.543 251.322 251.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 6.4e-05 512 200 400 294400 11.6923 6.72221 47.0452 209.758 275.377 275.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000128 512 200 300 25600 15.3686 3.40118 3.60269 103.302 125.882 126.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1610 0.000256 1024 100 1000 75360 3.54406 50.2456 104.88 158.725 158.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 3.2e-05 4096 150 2300 476160 311.506 139.192 4484.32 4162.96 9098.31 9098.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.001024 4096 100 150 18600 2.72566 5.66925 104.735 113.174 113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.001024 2048 150 6950 10920 1.37021 73.6667 52.4337 127.514 127.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 0.000512 4096 110 400 37440 6.61094 29.1082 209.325 245.088 245.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1870 6.4e-05 512 200 400 291840 11.7293 6.71808 39.2437 208.927 266.776 266.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 580 0.000128 512 200 300 23040 15.5936 3.39741 2.94326 103.326 125.476 125.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1610 0.000256 1024 100 1000 75360 3.55146 44.2519 104.856 152.713 152.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 3.2e-05 4096 150 2300 476160 310.833 139.113 4204.03 4167.02 8821.34 8821.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.001024 4096 100 150 18560 2.72784 5.62355 104.788 113.181 113.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.001024 2048 150 6950 10880 1.37005 62.6806 52.3383 116.434 116.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 0.000512 4096 110 400 37440 6.62086 25.3121 209.392 241.368 241.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1870 6.4e-05 512 200 400 294400 11.6899 6.71949 34.3923 209.665 262.626 262.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 580 0.000128 512 200 300 20480 15.769 3.39722 5.4528 103.29 128.125 128.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.000256 1024 100 1000 75504 3.55302 104.454 105.001 213.06 213.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 3.2e-05 4096 150 2300 476928 309.213 139.049 7169.63 4145.36 11763.6 11763.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.001024 4096 100 150 18672 2.72333 14.1991 104.762 121.728 121.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.001024 2048 150 6950 11040 1.37008 187.363 52.5148 241.291 241.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 0.000512 4096 110 400 37584 6.62317 73.3946 209.762 289.822 289.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 6.4e-05 512 200 400 293376 11.7071 6.72358 97.4946 209.444 325.527 325.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000128 512 200 300 24576 15.4513 3.39613 6.66541 103.303 129.022 129.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.000256 1024 100 1000 75456 3.55206 71.9263 104.892 180.423 180.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 3.2e-05 4096 150 2300 476160 308.823 138.783 4454.68 4155.09 9057.73 9058.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.001024 4096 100 150 18624 2.7177 8.89523 104.654 116.309 116.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.001024 2048 150 6950 10944 1.36768 115.962 52.3382 169.713 169.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 0.000512 4096 110 400 37536 6.62173 45.4451 209.552 261.664 261.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 6.4e-05 512 200 400 293376 11.6904 6.71539 62.2072 209.258 290.03 290.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000128 512 200 300 24576 15.4275 3.39424 4.43731 103.23 126.697 126.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1610 0.000256 1024 100 1000 75312 3.55293 63.106 104.843 171.553 171.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 3.2e-05 4096 150 2300 476928 309.395 139.073 3650.43 4162.04 8261.25 8261.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.001024 4096 100 150 18576 2.7177 7.24378 104.729 114.733 114.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.001024 2048 150 6950 10944 1.36704 94.5106 52.5027 148.421 148.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 0.000512 4096 110 400 37440 6.6177 37.3987 209.455 253.515 253.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 6.4e-05 512 200 400 292608 11.655 8.73264 50.9309 208.936 280.407 280.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000128 512 200 300 18432 15.2451 3.34803 3.10326 99.2149 121.12 121.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1610 0.000256 1024 100 1000 75264 3.54918 55.0981 104.861 163.56 163.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 3.2e-05 4096 150 2300 476160 309.364 138.828 5744.02 4159.38 10351.9 10352.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.001024 4096 100 150 18432 2.71155 6.81165 104.232 113.8 113.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.001024 2048 150 6950 10752 1.36509 78.3249 52.1277 131.859 131.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 0.000512 4096 110 400 37440 6.62106 31.5928 209.739 247.996 248.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 6.4e-05 512 200 400 291840 11.6381 6.68262 43.7988 208.481 270.755 270.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.000128 512 200 300 12288 15.7311 3.35258 2.11098 99.2687 120.671 120.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.000256 1024 100 1000 75488 3.54563 99.5979 104.873 208.069 208.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 3.2e-05 4096 150 2300 476672 310.768 139.303 6627.1 4142.65 11220.2 11220.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.001024 4096 100 150 18704 2.72493 12.638 104.863 120.266 120.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.001024 2048 150 6950 11032 1.37133 170.857 52.4579 224.728 224.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 0.000512 4096 110 400 37576 6.62915 66.5019 209.529 282.702 282.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 6.4e-05 512 200 400 293888 11.7049 6.72595 90.1278 209.21 317.926 318.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000128 512 200 300 25088 15.4803 3.40582 6.48077 103.539 129.116 129.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.000256 1024 100 1000 75376 3.54506 70.2181 104.814 178.633 178.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 3.2e-05 4096 150 2300 474880 310.775 139.135 4198.96 4163.32 8812.51 8812.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.001024 4096 100 150 18592 2.72058 8.60182 104.573 115.938 115.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.001024 2048 150 6950 10976 1.37011 108.884 52.4661 162.763 162.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 0.000512 4096 110 400 37520 6.6209 43.0505 209.56 259.272 259.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 6.4e-05 512 200 400 293888 11.6814 6.71658 59.7576 209.288 287.598 287.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.000128 512 200 300 21504 15.3342 3.36915 3.98336 101.19 124.081 124.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.000256 1024 100 1000 75264 3.54342 60.5485 104.841 168.986 169.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 3.2e-05 4096 150 2300 475776 310.529 139.195 3471.76 4143.67 8065.48 8065.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.001024 4096 100 150 18480 2.71341 6.60493 104.373 113.733 113.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.001024 2048 150 6950 10920 1.3713 87.7182 52.5173 141.65 141.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 0.000512 4096 110 400 37464 6.62858 35.6762 209.763 252.11 252.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 6.4e-05 512 200 400 292992 11.7485 6.72605 48.6767 209.521 276.828 276.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000128 512 200 300 21504 15.3622 3.37107 3.47008 101.323 123.736 123.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1610 0.000256 1024 100 1000 75264 3.54528 54.0188 104.791 162.409 162.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 3.2e-05 4096 150 2300 473088 311.999 139.316 3109.09 4153.68 7714.42 7714.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.001024 4096 100 150 18368 2.7136 6.39248 103.948 113.099 113.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.001024 2048 150 6950 10752 1.36541 78.6263 52.1523 132.187 132.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 0.000512 4096 110 400 37408 6.61709 31.9809 210.343 248.983 249.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 6.4e-05 512 200 400 293888 11.6726 6.71334 43.9059 209.306 271.757 271.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.000128 512 200 300 14336 15.0492 3.25869 2.48237 96.4371 117.44 117.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.000256 1024 100 1000 75456 3.54509 97.3454 104.96 205.902 205.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 3.2e-05 4096 150 2300 477184 309.501 138.944 6565.62 4146.18 11160.6 11160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.001024 4096 100 150 18688 2.7288 12.5363 104.936 120.243 120.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.001024 2048 150 6950 11008 1.37082 164.879 52.4738 218.768 218.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 0.000512 4096 110 400 37568 6.624 66.9839 209.77 283.422 283.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 6.4e-05 512 200 400 293888 11.6972 6.71715 91.3976 209.802 319.769 319.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000128 512 200 300 28672 15.361 3.40634 7.28755 104.691 130.956 131.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.000256 1024 100 1000 75392 3.54704 71.0823 104.957 179.639 179.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 3.2e-05 4096 150 2300 477184 309.537 138.981 4276.68 4165.93 8891.45 8891.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.001024 4096 100 150 18560 2.72077 8.74538 104.586 116.096 116.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.001024 2048 150 6950 10880 1.36374 106.144 52.3014 159.852 159.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 0.000512 4096 110 400 37504 6.62528 43.7806 209.804 260.253 260.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 6.4e-05 512 200 400 292864 11.6752 6.70576 59.7685 209.153 287.46 287.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000128 512 200 300 24576 15.6772 3.41194 4.51469 104.732 128.547 128.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.000256 1024 100 1000 75264 3.54778 63.4966 104.862 171.957 172.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 3.2e-05 4096 150 2300 476160 309.175 138.814 3613.83 4160.6 8222.76 8223.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.001024 4096 100 150 18432 2.71024 7.84093 104.231 114.825 114.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.001024 2048 150 6950 10752 1.36064 84.6599 52.1255 138.189 138.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 0.000512 4096 110 400 37440 6.62173 36.3479 209.744 252.759 252.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 6.4e-05 512 200 400 291840 11.6334 6.68467 49.901 208.48 276.852 276.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000128 512 200 300 12288 15.7262 3.34966 2.41158 99.2661 120.964 121.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.000256 1024 100 1000 75264 3.54304 56.9876 104.872 165.456 165.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 3.2e-05 4096 150 2300 475136 309.296 138.768 3234.02 4153.04 7835.45 7835.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.001024 4096 100 150 18432 2.72141 7.31968 104.504 114.587 114.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.001024 2048 150 6950 10752 1.36806 73.5977 52.2593 127.269 127.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 0.000512 4096 110 400 37376 6.62842 33.3742 209.597 249.64 249.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 6.4e-05 512 200 400 290816 11.748 6.7072 44.6623 209.083 272.358 272.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.000128 512 200 300 16384 15.4178 3.3457 2.83165 99.2411 121.04 121.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.000256 1024 100 1000 75456 3.54691 102.139 104.959 210.698 210.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 3.2e-05 4096 150 2300 476928 310.086 139.157 6737.68 4162.76 11350 11350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.001024 4096 100 150 18648 2.71978 13.1308 104.751 120.642 120.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.001024 2048 150 6950 11016 1.37107 173.853 52.5113 227.778 227.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 0.000512 4096 110 400 37512 6.61309 68.3623 209.482 284.504 284.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 6.4e-05 512 200 400 293760 11.7527 6.73104 92.4535 209.688 320.779 320.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000128 512 200 300 23040 15.4257 3.39139 6.11267 102.277 127.415 127.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.000256 1024 100 1000 75312 3.54768 76.3146 105.776 185.692 185.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 3.2e-05 4096 150 2300 476928 309.564 139.084 4785.72 4181.32 9416.03 9416.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.001024 4096 100 150 18576 2.72589 9.50333 105.668 117.94 117.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.001024 2048 150 6950 10944 1.36944 123.162 52.9686 177.541 177.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 0.000512 4096 110 400 37440 6.62102 49.0199 211.311 266.993 267.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 6.4e-05 512 200 400 292608 11.6696 6.71536 65.9899 210.793 295.327 295.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000128 512 200 300 18432 15.2449 3.35018 3.94355 100.101 122.848 123.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.000256 1024 100 1000 75168 3.54138 67.9997 104.772 176.364 176.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 3.2e-05 4096 150 2300 473472 311.215 139.028 3917.95 4158.5 8527.03 8527.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.001024 4096 100 150 18360 2.70906 7.84611 103.981 114.581 114.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.001024 2048 150 6950 10800 1.36227 100.57 52.3318 154.307 154.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 0.000512 4096 110 400 37368 6.62486 40.8338 209.635 257.14 257.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 6.4e-05 512 200 400 290304 11.7837 6.71539 54.062 209.037 281.757 281.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.000128 512 200 300 13824 16.1812 3.39107 2.88531 102.388 125.053 125.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1610 0.000256 1024 100 1000 75168 3.54922 63.2605 104.873 171.736 171.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 3.2e-05 4096 150 2300 474624 308.741 138.651 3704.5 4153.86 8306.1 8306.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.001024 4096 100 150 18432 2.71949 7.43398 104.763 114.957 115.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.001024 2048 150 6950 10656 1.36144 93.8231 52.1322 147.361 147.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 0.000512 4096 110 400 37152 6.57818 39.506 208.735 254.864 254.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 6.4e-05 512 200 400 290304 11.5679 6.64758 51.2034 207.537 277.113 277.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000128 512 200 300 18432 15.2345 3.3504 3.52058 99.3407 121.658 121.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.000256 1024 100 1000 74880 3.54048 61.7229 105.483 170.798 170.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 3.2e-05 4096 150 2300 472320 312.784 139.428 3387.44 4202 8041.99 8042.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.001024 4096 100 150 18360 2.71821 8.67267 105.665 117.098 117.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.001024 2048 150 6950 10440 1.34979 85.1904 52.1934 138.779 138.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 0.000512 4096 110 400 37080 6.58022 36.9629 210.542 254.129 254.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 6.4e-05 512 200 400 288000 11.9094 6.72438 47.1121 210.949 276.854 276.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 580 0.000128 512 200 300 0 3.80886 0.005664 93.9364 97.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.000256 1024 100 1000 75440 3.54483 100.144 104.872 208.613 208.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 3.2e-05 4096 150 2300 476160 310.813 139.251 6507.97 4167.14 11125.5 11125.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.001024 4096 100 150 18640 2.72557 12.9702 104.675 120.414 120.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.001024 2048 150 6950 10960 1.36464 168.396 52.3469 222.15 222.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 0.000512 4096 110 400 37520 6.61658 66.5539 209.424 282.636 282.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 6.4e-05 512 200 400 294400 11.6879 6.72451 91.0479 209.64 319.254 319.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000128 512 200 300 25600 15.3514 3.40173 6.54435 103.248 128.754 128.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.000256 1024 100 1000 75360 3.54746 75.8704 104.859 184.329 184.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 3.2e-05 4096 150 2300 476160 310.241 139.068 4456.3 4148.62 9054.58 9054.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.001024 4096 100 150 18560 2.71968 9.59658 104.66 117.018 117.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.001024 2048 150 6950 10880 1.36794 114.603 52.3392 168.352 168.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 0.000512 4096 110 400 37440 6.62426 46.1286 209.419 262.216 262.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 6.4e-05 512 200 400 294400 11.6877 7.46608 62.2153 209.667 291.189 291.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.000128 512 200 300 20480 15.764 4.8345 4.10304 103.282 128.196 128.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.000256 1024 100 1000 75120 3.54509 66.1975 104.721 174.516 174.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 3.2e-05 4096 150 2300 472320 311.89 139.124 3813.55 4145.54 8410.44 8410.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.001024 4096 100 150 18480 2.7177 8.4256 104.734 115.92 115.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.001024 2048 150 6950 10800 1.36413 97.6321 52.3796 151.421 151.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 0.000512 4096 110 400 37200 6.57341 39.3337 209.501 255.45 255.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 6.4e-05 512 200 400 291840 11.7083 6.71568 52.6664 209.006 280.255 280.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000128 512 200 300 15360 16.1773 3.40173 3.0431 103.411 126.247 126.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.000256 1024 100 1000 75200 3.5464 63.2037 104.955 171.758 171.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 3.2e-05 4096 150 2300 476160 311.068 139.339 3513.3 4154.4 8118.44 8118.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.001024 4096 100 150 18240 2.70675 7.81843 103.907 114.475 114.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.001024 2048 150 6950 10560 1.35546 88.109 51.9561 141.464 141.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 0.000512 4096 110 400 37120 6.57245 36.2014 208.745 251.563 251.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 6.4e-05 512 200 400 286720 11.5947 6.61872 47.997 206.535 272.903 273.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 580 0.000128 512 200 300 0 3.53664 0.005472 96.5433 100.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.000256 1024 100 1000 74800 3.53872 62.5829 104.43 170.605 170.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 3.2e-05 4096 150 2300 467200 315.048 139.929 3329.51 4158.03 7942.87 7943.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.001024 4096 100 150 18000 2.68051 6.39347 102.944 112.06 112.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.001024 2048 150 6950 10400 1.34963 83.6134 51.6956 136.701 136.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 0.000512 4096 110 400 37200 6.61299 34.2354 209.394 250.285 250.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 6.4e-05 512 200 400 288000 11.5608 6.62602 46.2694 206.398 271.011 271.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.000128 512 200 300 25600 15.4047 3.39712 4.37155 103.446 126.825 126.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1610 0.000256 1024 100 1020 75456 3.54918 84.5295 104.898 193.028 193.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 3.2e-05 4096 150 2340 478208 308.868 138.813 6434.62 4155.48 11038.1 11038.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.001024 4096 100 180 18560 2.73414 12.0955 104.813 119.687 119.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.001024 2048 150 6960 11040 1.37421 136.1 52.4641 189.981 190.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 0.000512 4096 110 420 37536 6.61914 55.8909 209.638 272.19 272.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1870 6.4e-05 512 200 420 292352 11.7516 6.71446 75.8758 209.666 304.17 304.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 580 0.000128 512 200 300 59392 12.8974 3.4112 16.5422 104.588 137.646 137.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1610 0.000256 1024 100 1020 75392 3.54694 60.9004 105.843 170.343 170.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 3.2e-05 4096 150 2340 478208 309.448 138.835 5021.57 4176.69 9646.88 9647.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.001024 4096 100 180 18496 2.72016 7.99558 105.63 116.389 116.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.001024 2048 150 6960 11008 1.36938 89.0517 52.9603 143.426 143.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 0.000512 4096 110 420 37504 6.61837 37.0199 211.612 255.292 255.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1870 6.4e-05 512 200 420 291840 11.7675 6.71539 49.9417 211.658 280.236 280.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 580 0.000128 512 200 300 57344 13.0799 3.41187 14.9763 105.595 137.277 137.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1610 0.000256 1024 100 1020 75360 3.54317 50.3846 104.943 158.923 158.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 3.2e-05 4096 150 2340 476160 310.27 138.81 9564.4 4140.99 14154.8 14155.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.001024 4096 100 180 18432 2.72163 6.83395 104.546 114.165 114.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.001024 2048 150 6960 10944 1.37021 72.3846 52.4205 126.22 126.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 0.000512 4096 110 420 37440 6.60982 30.4169 209.635 246.708 246.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1870 6.4e-05 512 200 420 291840 11.7387 6.7144 41.6395 209.47 269.716 269.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 580 0.000128 512 200 300 55296 12.9873 3.39696 15.8678 103.34 135.803 135.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1610 0.000256 1024 100 1020 75264 3.54765 44.4214 104.758 152.78 152.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 750 3.2e-05 4096 150 2340 477184 310.988 138.94 9601.05 4161.54 14212.8 14213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.001024 4096 100 180 18432 2.74189 6.18662 104.625 113.596 113.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.001024 2048 150 6960 10880 1.36659 62.3056 52.2887 116.002 116.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 0.000512 4096 110 420 37376 6.61062 26.578 209.259 242.491 242.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1870 6.4e-05 512 200 420 290816 11.7372 6.70934 35.8377 208.952 263.392 263.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 580 0.000128 512 200 300 57344 13.1038 3.40992 17.7443 104.632 139.099 139.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1610 0.000256 1024 100 1020 75440 3.54525 108.972 105.877 218.446 218.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 3.2e-05 4096 150 2340 478080 309.462 139.168 7293.16 4177.53 11919.7 11919.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.001024 4096 100 180 18560 2.72883 16.5604 105.843 125.176 125.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.001024 2048 150 6960 11040 1.37155 187.623 52.9815 242.017 242.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 0.000512 4096 110 420 37520 6.61968 76.6464 211.573 294.884 294.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 6.4e-05 512 200 420 292480 11.7836 6.73165 102.735 211.599 333.007 333.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.000128 512 200 300 58880 13.0311 3.41811 15.4444 105.923 138.025 138.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1610 0.000256 1024 100 1020 75360 3.54582 72.9989 104.914 181.51 181.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 3.2e-05 4096 150 2340 477440 309.106 139.012 4522.51 4144.81 9115.78 9116.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.001024 4096 100 180 18480 2.7176 10.8831 104.722 118.363 118.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.001024 2048 150 6960 10960 1.36742 116.047 52.4227 169.88 169.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 0.000512 4096 110 420 37440 6.61926 48.4286 209.541 264.632 264.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 6.4e-05 512 200 420 291840 11.7743 6.72973 65.788 209.897 294.352 294.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.000128 512 200 300 56320 12.9061 3.39763 9.69766 103.325 129.534 129.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1610 0.000256 1024 100 1020 75360 3.54483 63.4723 104.888 171.959 172.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 3.2e-05 4096 150 2340 476160 310.89 139.189 6175.08 4143.16 10768.7 10768.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.001024 4096 100 180 18480 2.73178 8.47901 104.854 116.108 116.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.001024 2048 150 6960 10920 1.36602 94.8204 52.3809 148.611 148.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 0.000512 4096 110 420 37440 6.61667 40.0364 209.595 256.292 256.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1870 6.4e-05 512 200 420 289920 11.8095 6.71949 53.987 208.81 281.481 281.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.000128 512 200 300 53760 13.1624 3.4017 8.02125 103.274 128.067 128.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1610 0.000256 1024 100 1020 75200 3.54842 56.0865 104.814 164.501 164.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 3.2e-05 4096 150 2340 476160 310.258 139.118 5743.34 4168.87 10361.9 10362.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.001024 4096 100 180 18400 2.71923 8.16941 104.726 115.657 115.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.001024 2048 150 6960 10880 1.36749 79.905 52.4267 133.741 133.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 0.000512 4096 110 420 37280 6.59824 32.8604 209.121 248.621 248.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1870 6.4e-05 512 200 420 291840 11.7888 6.71334 46.6218 209.869 275.149 275.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 580 0.000128 512 200 300 51200 13.3102 3.39354 17.6529 103.385 137.948 138.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.000256 1024 100 1020 75456 3.55261 102.914 104.97 211.49 211.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 3.2e-05 4096 150 2340 477696 308.59 138.919 6685.99 4140.15 11274 11274.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.001024 4096 100 180 18528 2.72563 15.6588 104.776 123.205 123.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.001024 2048 150 6960 11040 1.37174 171.919 52.5352 225.872 225.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 0.000512 4096 110 420 37488 6.60685 70.4225 209.564 286.637 286.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 6.4e-05 512 200 420 291840 11.7529 6.72019 94.2599 209.377 322.267 322.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.000128 512 200 300 58368 12.7592 3.39613 14.165 103.271 133.801 133.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1610 0.000256 1024 100 1020 75360 3.54451 70.699 104.821 179.117 179.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 3.2e-05 4096 150 2340 476160 308.875 138.801 4175.66 4136.25 8759.94 8760.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.001024 4096 100 180 18432 2.71565 9.85693 104.439 117.055 117.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.001024 2048 150 6960 10944 1.36486 107.293 52.3648 161.067 161.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 0.000512 4096 110 420 37440 6.6104 44.8905 209.394 260.938 260.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 6.4e-05 512 200 420 291840 11.7289 6.71514 62.5959 209.332 290.533 290.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.000128 512 200 300 55296 12.9843 3.39754 9.28531 103.223 129.101 129.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1610 0.000256 1024 100 1020 75312 3.54787 60.5901 104.842 169.032 169.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 3.2e-05 4096 150 2340 476928 309.369 139.074 3444.2 4141.61 8034.58 8034.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.001024 4096 100 180 18432 2.71974 8.06454 104.706 115.532 115.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.001024 2048 150 6960 10944 1.37174 88.2069 53.3137 142.934 142.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 0.000512 4096 110 420 37296 6.59523 36.3275 208.91 251.877 251.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 6.4e-05 512 200 420 290304 11.7443 6.70771 50.6249 208.792 278.025 278.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.000128 512 200 300 46080 13.0306 3.3481 6.45619 99.1499 122.196 122.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1610 0.000256 1024 100 1020 75264 3.55469 54.8229 104.853 163.285 163.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 3.2e-05 4096 150 2340 476160 309.299 138.799 3116.97 4138.93 7704.34 7704.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.001024 4096 100 180 18240 2.70691 8.09718 103.955 114.8 114.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.001024 2048 150 6960 10752 1.36045 78.2455 52.1206 131.768 131.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 0.000512 4096 110 420 37248 6.58989 32.6902 208.949 248.271 248.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 6.4e-05 512 200 420 288768 11.759 6.68445 45.0074 209.166 272.772 272.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.000128 512 200 300 49152 12.798 3.35059 6.23827 99.1949 121.792 121.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1610 0.000256 1024 100 1020 75120 3.54822 48.9068 104.688 157.198 157.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 3.2e-05 4096 150 2340 472320 312.091 139.138 4937.57 4160.41 9549.55 9549.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.001024 4096 100 180 18240 2.71968 6.98573 104.171 113.919 113.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.001024 2048 150 6960 10800 1.36794 66.9532 52.3632 120.727 120.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 0.000512 4096 110 420 37200 6.59901 28.2432 208.996 243.885 243.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1870 6.4e-05 512 200 420 288000 11.8521 6.7113 39.5465 208.82 267.088 267.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.000128 512 200 300 46080 13.7205 3.40349 5.74586 103.317 126.4 126.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.000256 1024 100 1020 75432 3.54282 97.0117 104.981 205.589 205.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 3.2e-05 4096 150 2340 477568 309.782 139.162 6400.8 4158.6 11008.7 11009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.001024 4096 100 180 18536 2.72762 14.594 104.89 122.252 122.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.001024 2048 150 6960 11032 1.3737 164.41 52.5495 218.376 218.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 0.000512 4096 110 420 37464 6.61184 67.1652 209.542 283.364 283.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 6.4e-05 512 200 420 292096 11.76 6.73206 92.6628 209.446 320.753 320.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.000128 512 200 300 57344 12.9117 3.40467 13.6753 103.65 133.854 134.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.000256 1024 100 1020 75376 3.55037 68.1139 104.858 176.575 176.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 3.2e-05 4096 150 2340 476672 309.233 138.993 4068.59 4153.03 8670.18 8670.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.001024 4096 100 180 18480 2.72429 9.90186 104.767 117.435 117.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.001024 2048 150 6960 10976 1.37421 104.127 52.487 158.031 158.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 0.000512 4096 110 420 37408 6.62118 43.3147 209.283 259.261 259.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 6.4e-05 512 200 420 292096 11.731 6.71949 59.5005 209.242 287.348 287.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.000128 512 200 300 50176 13.0686 3.36691 8.02291 101.165 125.83 125.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.000256 1024 100 1020 75264 3.54714 60.0581 104.812 168.47 168.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 3.2e-05 4096 150 2340 475776 310.426 139.173 3425.65 4146.56 8022.15 8022.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.001024 4096 100 180 18312 2.7112 7.75987 104.194 114.709 114.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.001024 2048 150 6960 10920 1.36688 85.8178 52.5024 139.732 139.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 0.000512 4096 110 420 37296 6.60048 35.67 209.045 251.358 251.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 6.4e-05 512 200 420 290304 11.8437 6.72768 50.1932 209.324 278.241 278.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.000128 512 200 300 53760 12.8166 3.36576 7.49766 101.228 125.119 125.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.000256 1024 100 1020 75264 3.54666 53.4955 104.881 161.977 162.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 3.2e-05 4096 150 2340 476672 308.583 138.855 3034.23 4135.64 7617.65 7617.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.001024 4096 100 180 18368 2.72589 7.23354 104.793 114.797 114.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.001024 2048 150 6960 10752 1.36141 73.1669 52.1966 126.768 126.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 0.000512 4096 110 420 37184 6.58227 32.7004 208.74 248.065 248.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 6.4e-05 512 200 420 290304 11.8029 6.71139 44.1197 209.364 272.151 272.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.000128 512 200 300 43008 12.7918 3.25837 5.86794 96.4695 118.598 118.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1610 0.000256 1024 100 1020 75040 3.54342 48.0027 104.735 156.335 156.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 3.2e-05 4096 150 2340 474880 310.512 139.055 2704.36 4139.23 7293.49 7293.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.001024 4096 100 180 18200 2.7177 5.98374 104.268 113.011 113.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.001024 2048 150 6960 10640 1.3632 64.6924 52.0866 118.184 118.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 0.000512 4096 110 420 37240 6.61824 28.0874 209.495 244.242 244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 6.4e-05 512 200 420 286720 11.7794 6.7647 38.4955 207.744 264.938 265.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.000128 512 200 300 35840 13.3657 3.26611 4.45843 96.5636 117.861 118.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.000256 1024 100 1020 75392 3.54582 94.0854 104.942 202.626 202.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 3.2e-05 4096 150 2340 478208 308.434 138.818 6117.41 4159.06 10724.1 10724.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.001024 4096 100 180 18496 2.71878 13.8143 104.72 121.295 121.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.001024 2048 150 6960 11008 1.37011 149.026 52.5071 202.946 203.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 0.000512 4096 110 420 37504 6.61107 63.7036 209.803 280.16 280.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 6.4e-05 512 200 420 291840 11.7743 6.71744 89.474 209.801 317.917 318.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.000128 512 200 300 57344 13.0697 3.41197 13.1372 104.685 134.514 134.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.000256 1024 100 1020 75264 3.54701 69.0463 104.757 177.4 177.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 3.2e-05 4096 150 2340 477184 309.519 138.952 4187.58 4152.89 8789.27 8789.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.001024 4096 100 180 18432 2.71565 9.97581 104.625 117.359 117.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.001024 2048 150 6960 10880 1.36326 98.816 52.2867 152.51 152.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 0.000512 4096 110 420 37376 6.61456 44.1057 209.266 260.027 260.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 6.4e-05 512 200 420 290816 11.7286 6.70909 60.3857 209.056 288.037 288.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.000128 512 200 300 57344 13.0776 3.40826 9.25382 104.633 130.586 130.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.000256 1024 100 1020 75264 3.55136 61.4277 104.84 169.873 169.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 3.2e-05 4096 150 2340 476160 309.216 138.809 3458.96 4138.05 8045.38 8045.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.001024 4096 100 180 18240 2.70515 8.88461 103.934 115.567 115.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.001024 2048 150 6960 10752 1.36045 79.4966 52.1084 133.008 133.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 0.000512 4096 110 420 37248 6.5953 35.6358 209.735 252.01 252.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 6.4e-05 512 200 420 288768 11.7534 6.68755 49.7763 208.303 276.673 276.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.000128 512 200 300 49152 12.8126 3.34963 6.84957 99.1832 122.409 122.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.000256 1024 100 1020 75008 3.54509 56.0435 104.664 164.307 164.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 3.2e-05 4096 150 2340 475136 309.306 138.782 3214.8 4136.09 7799.31 7799.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.001024 4096 100 180 18176 2.70752 8.62202 104.01 115.382 115.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.001024 2048 150 6960 10752 1.36416 71.2183 52.322 124.949 125.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 0.000512 4096 110 420 37120 6.56288 32.7741 208.721 248.1 248.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 6.4e-05 512 200 420 290816 11.7458 6.70835 46.8092 209.209 274.626 274.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.000128 512 200 300 49152 12.8074 3.34838 6.88141 99.2945 122.548 122.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.000256 1024 100 1020 74880 3.53718 51.7115 104.47 159.772 159.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 3.2e-05 4096 150 2340 476160 311.059 139.357 2942.29 4149.36 7542.4 7542.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.001024 4096 100 180 18240 2.71898 7.63104 104.593 114.986 115.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.001024 2048 150 6960 10560 1.3592 63.8755 51.9295 117.207 117.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 0.000512 4096 110 420 37120 6.59661 30.038 208.865 245.542 245.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 6.4e-05 512 200 420 286720 11.5914 6.61654 41.7842 206.291 266.435 266.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.000128 512 200 300 40960 12.9626 3.26758 5.41597 96.4982 118.357 118.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1610 0.000256 1024 100 1024 75456 3.55693 83.3435 104.969 191.922 191.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 3.2e-05 4096 150 2304 477184 309.643 138.913 6242.41 4145.07 10836.4 10836.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.001024 4096 100 192 18496 2.73402 12.6805 104.861 120.317 120.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.001024 2048 150 6912 11104 1.37008 134.081 52.5107 188.005 188.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 0.000512 4096 110 384 37664 6.62726 50.5139 209.782 266.968 267.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1870 6.4e-05 512 200 384 291328 11.804 6.71405 71.0684 209.733 299.48 299.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 580 0.000128 512 200 320 57344 13.0559 3.40787 16.4025 104.645 137.725 137.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1610 0.000256 1024 100 1024 75392 3.54832 59.7873 104.951 168.34 168.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 3.2e-05 4096 150 2304 477184 310.205 138.947 4853.58 4157.72 9460.8 9461.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.001024 4096 100 192 18432 2.72269 8.25539 104.716 115.738 115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.001024 2048 150 6912 11072 1.36864 86.0317 52.5191 139.965 140.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 0.000512 4096 110 384 37632 6.62195 32.5806 209.812 249.06 249.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1870 6.4e-05 512 200 384 290816 11.8173 6.71539 46.1382 209.802 274.632 274.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 580 0.000128 512 200 320 57344 13.0926 3.40765 15.4532 104.696 136.863 137.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1610 0.000256 1024 100 1024 75360 3.54602 49.9837 104.927 158.51 158.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 3.2e-05 4096 150 2304 476160 309.939 138.8 9214.42 4152.6 13816.1 13816.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.001024 4096 100 192 18432 2.7327 7.16595 104.861 114.82 114.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.001024 2048 150 6912 11040 1.37626 71.5018 52.5126 125.432 125.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 0.000512 4096 110 384 37536 6.61504 27.3654 209.419 243.442 243.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1870 6.4e-05 512 200 384 290304 11.79 6.7113 38.8164 209.441 266.911 267.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 580 0.000128 512 200 320 55296 12.9912 3.39395 16.3745 103.314 136.293 136.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1610 0.000256 1024 100 1024 75264 3.54973 43.8199 104.782 152.204 152.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 750 3.2e-05 4096 150 2304 477184 310.844 138.973 9261.7 4155.95 13867.8 13868.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.001024 4096 100 192 18304 2.74227 6.47987 104.29 113.553 113.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.001024 2048 150 6912 11008 1.37056 61.4116 52.4827 115.309 115.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 0.000512 4096 110 384 37504 6.60602 23.4734 209.299 239.418 239.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1870 6.4e-05 512 200 384 288768 11.8271 6.70925 33.2314 208.991 260.911 261.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 580 0.000128 512 200 320 57344 13.1031 3.4113 18.0789 104.647 139.452 139.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1610 0.000256 1024 100 1024 75440 3.54746 104.635 105.914 214.159 214.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 3.2e-05 4096 150 2304 477440 309.896 139.185 6926.96 4198.43 11574.8 11575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.001024 4096 100 192 18480 2.7264 17.0701 105.77 125.61 125.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.001024 2048 150 6912 11080 1.37011 179.945 52.9408 234.3 234.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 0.000512 4096 110 384 37640 6.62224 68.3965 211.574 286.637 286.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 6.4e-05 512 200 384 291200 11.8411 6.72733 94.1884 211.639 324.551 324.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.000128 512 200 320 56320 13.2616 3.41971 14.938 105.941 137.773 137.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1610 0.000256 1024 100 1024 75360 3.5535 70.691 104.92 179.218 179.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 3.2e-05 4096 150 2304 477440 309.119 139.039 4205.51 4144.42 8798.43 8798.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.001024 4096 100 192 18400 2.71718 10.9184 104.613 118.291 118.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.001024 2048 150 6912 11040 1.36883 109.716 53.2992 164.429 164.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 0.000512 4096 110 384 37600 6.62429 41.6629 209.694 258.025 258.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 6.4e-05 512 200 384 290560 11.835 6.72144 60.2711 209.782 288.764 288.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.000128 512 200 320 51200 13.3279 3.3977 9.00736 103.32 129.263 129.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1610 0.000256 1024 100 1024 75360 3.54682 61.3519 104.856 169.807 169.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 3.2e-05 4096 150 2304 476160 310.843 139.174 5808.76 4140.35 10399.5 10399.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.001024 4096 100 192 18360 2.71974 8.65261 104.557 115.972 116.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.001024 2048 150 6912 10920 1.364 89.7866 52.2044 143.4 143.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 0.000512 4096 110 384 37560 6.61914 34.5888 209.586 250.837 250.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1870 6.4e-05 512 200 384 289920 11.7979 6.72099 49.1944 208.718 276.587 276.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.000128 512 200 320 53760 13.1567 3.40186 7.9927 103.226 127.993 128.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1610 0.000256 1024 100 1024 75200 3.54829 54.6868 104.697 162.987 163.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 3.2e-05 4096 150 2304 476160 310.284 139.12 5374.25 4148.54 9972.54 9972.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.001024 4096 100 192 18240 2.71974 8.46768 104.078 115.307 115.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.001024 2048 150 6912 10880 1.36602 76.6561 52.1994 130.265 130.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 0.000512 4096 110 384 37440 6.6153 29.6159 209.043 245.32 245.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1870 6.4e-05 512 200 384 289280 11.8712 6.72118 42.6476 209.617 271.015 271.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 580 0.000128 512 200 320 51200 13.3057 3.39779 18.0564 103.257 138.224 138.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1610 0.000256 1024 100 1024 75200 3.54835 48.4417 104.855 156.9 156.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 3.2e-05 4096 150 2304 476800 310.133 139.117 5171.45 4154.11 9775.15 9775.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.001024 4096 100 192 18200 2.71126 8.10928 104.204 115.064 115.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.001024 2048 150 6912 10800 1.36576 69.5551 52.1441 123.107 123.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 0.000512 4096 110 384 37400 6.61494 27.5354 209.328 243.521 243.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1870 6.4e-05 512 200 384 288000 11.8528 6.69901 38.5138 208.554 265.772 265.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 580 0.000128 512 200 320 51200 13.3589 3.39978 19.2795 103.383 139.627 139.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.000256 1024 100 1024 75408 3.54742 96.0913 104.932 204.625 204.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 3.2e-05 4096 150 2304 476928 309.305 139.034 6356.54 4150.77 10956 10956.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.001024 4096 100 192 18480 2.72797 15.2696 104.862 122.903 122.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.001024 2048 150 6912 11088 1.37011 165.778 52.5109 219.702 219.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 0.000512 4096 110 384 37632 6.62605 62.7466 209.679 279.095 279.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 6.4e-05 512 200 384 291072 11.7667 6.72528 86.9403 209.401 314.988 315.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.000128 512 200 320 55296 12.9928 3.39539 13.7201 103.277 133.599 133.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.000256 1024 100 1024 75360 3.55072 67.7476 104.956 176.307 176.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 3.2e-05 4096 150 2304 476160 308.799 138.815 3971.61 4154.31 8573.86 8574.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.001024 4096 100 192 18432 2.72672 10.1237 104.89 117.784 117.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.001024 2048 150 6912 11040 1.37002 103.633 52.5233 157.57 157.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 0.000512 4096 110 384 37536 6.61107 39.3576 209.462 255.472 255.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 6.4e-05 512 200 384 290304 11.7856 6.71581 57.8724 209.471 285.998 286.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.000128 512 200 320 55296 12.9954 3.39376 9.46931 103.339 129.405 129.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1610 0.000256 1024 100 1024 75312 3.54685 59.4457 104.938 167.985 168.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 3.2e-05 4096 150 2304 476928 309.47 139.088 3278.55 4163.8 7891.24 7891.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.001024 4096 100 192 18288 2.71402 8.28211 104.344 115.385 115.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.001024 2048 150 6912 10944 1.36413 84.3981 52.4486 138.256 138.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 0.000512 4096 110 384 37440 6.61082 31.8324 209.159 247.647 247.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 6.4e-05 512 200 384 290304 11.7575 6.7072 46.6348 208.953 274.208 274.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.000128 512 200 320 46080 13.0233 3.34848 6.61123 99.2254 122.419 122.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1610 0.000256 1024 100 1024 75264 3.54902 53.3961 104.944 162.113 162.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 3.2e-05 4096 150 2304 476160 309.264 138.803 2904.97 4152.44 7505.81 7506.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.001024 4096 100 192 18240 2.71155 8.2391 104.357 115.353 115.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.001024 2048 150 6912 10944 1.37494 75.0582 52.5189 128.997 129.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 0.000512 4096 110 384 37440 6.61094 29.6466 209.441 245.741 245.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 6.4e-05 512 200 384 288768 11.7527 6.68154 40.8729 208.483 267.952 268.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 0.000128 512 200 320 49152 12.8103 3.35053 6.10806 99.2619 121.748 121.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1610 0.000256 1024 100 1024 75120 3.54627 46.286 104.704 154.59 154.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 3.2e-05 4096 150 2304 472320 312.141 139.168 4664.12 4173.94 9289.77 9290.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.001024 4096 100 192 18240 2.72544 7.20749 104.587 114.564 114.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.001024 2048 150 6912 10800 1.36358 64.254 52.2044 117.87 117.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 0.000512 4096 110 384 37440 6.61834 25.1908 209.48 241.333 241.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 6.4e-05 512 200 384 288000 11.8633 6.71715 36.6568 208.923 264.323 264.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.000128 512 200 320 46080 13.7138 3.40419 5.57677 103.318 126.22 126.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.000256 1024 100 1024 75432 3.55126 94.591 104.902 203.096 203.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 3.2e-05 4096 150 2304 476672 310.84 139.259 5979.6 4143.47 10573.5 10573.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.001024 4096 100 192 18480 2.73107 14.8447 104.835 122.453 122.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.001024 2048 150 6912 11088 1.37238 156.041 52.4938 209.951 210.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 0.000512 4096 110 384 37632 6.62147 59.306 209.566 275.537 275.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 6.4e-05 512 200 384 290304 11.8472 6.72563 83.7702 209.249 311.749 311.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.000128 512 200 320 53760 13.2057 3.40582 12.8858 103.555 133.259 133.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.000256 1024 100 1024 75376 3.55226 65.6338 104.973 174.212 174.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 3.2e-05 4096 150 2304 474880 310.843 139.116 3831.47 4152.54 8434.3 8434.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.001024 4096 100 192 18368 2.72246 10.0239 104.605 117.396 117.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.001024 2048 150 6912 10976 1.37107 98.7789 52.3823 152.577 152.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 0.000512 4096 110 384 37520 6.61072 37.6149 209.415 253.682 253.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 6.4e-05 512 200 384 290304 11.826 6.72275 54.3712 209.444 282.521 282.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.000128 512 200 320 50176 13.0496 3.36947 8.04099 101.267 125.94 126.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.000256 1024 100 1024 75264 3.54918 58.274 104.91 166.786 166.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 3.2e-05 4096 150 2304 475776 310.46 139.158 3235.01 4153.97 7838.93 7839.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.001024 4096 100 192 18312 2.71514 7.96262 104.616 115.337 115.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.001024 2048 150 6912 10920 1.36378 82.2844 52.391 136.083 136.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 0.000512 4096 110 384 37464 6.61091 31.738 209.437 247.83 247.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 6.4e-05 512 200 384 290304 11.8494 6.72925 46.0066 209.506 274.243 274.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.000128 512 200 320 43008 13.6382 3.36886 5.97382 101.313 124.498 124.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.000256 1024 100 1024 75264 3.55408 51.5872 104.985 160.181 160.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 3.2e-05 4096 150 2304 473088 311.947 139.302 2843.99 4177.53 7473.1 7473.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.001024 4096 100 192 18144 2.70541 7.4136 104.015 114.174 114.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.001024 2048 150 6912 10752 1.35782 70.4993 52.0875 123.988 124.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 0.000512 4096 110 384 37408 6.60678 27.8405 209.438 243.927 243.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 6.4e-05 512 200 384 290304 11.8121 6.71744 40.5428 209.541 268.772 268.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.000128 512 200 320 43008 12.7925 3.26198 5.77686 96.5408 118.581 118.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1610 0.000256 1024 100 1024 75040 3.54445 46.08 104.758 154.435 154.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 3.2e-05 4096 150 2304 474880 310.493 139.057 2574.81 4150.57 7175.26 7175.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.001024 4096 100 192 18200 2.71952 6.13414 104.615 113.513 113.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.001024 2048 150 6912 10640 1.35558 61.7759 51.9392 115.114 115.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 0.000512 4096 110 384 37240 6.58998 24.5998 209.018 240.251 240.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 6.4e-05 512 200 384 286720 11.7782 6.6663 35.4425 207.768 261.814 261.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.000128 512 200 320 35840 13.3722 3.26454 4.56026 96.5749 117.985 118.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.000256 1024 100 1024 75392 3.54374 93.5068 104.936 202.04 202.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 3.2e-05 4096 150 2304 477184 309.488 138.957 5967.2 4155.29 10571.3 10571.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.001024 4096 100 192 18432 2.7183 14.5674 104.696 122.026 122.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.001024 2048 150 6912 11072 1.37011 148.29 52.514 202.216 202.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 0.000512 4096 110 384 37632 6.62118 57.7352 209.763 274.165 274.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 6.4e-05 512 200 384 290816 11.8076 6.7152 84.5651 209.751 312.997 313.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.000128 512 200 320 57344 13.0753 3.41123 13.6904 104.665 135.05 135.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.000256 1024 100 1024 75264 3.54765 68.3378 104.849 176.785 176.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 3.2e-05 4096 150 2304 477184 309.442 138.949 4035.06 4145.71 8629.5 8629.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.001024 4096 100 192 18304 2.71565 10.4284 104.353 117.539 117.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.001024 2048 150 6912 11008 1.37011 96.6021 52.5108 150.527 150.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 0.000512 4096 110 384 37504 6.61094 38.7645 209.417 254.839 254.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 6.4e-05 512 200 384 288768 11.8201 6.70528 56.1386 209.928 284.747 284.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.000128 512 200 320 57344 13.0883 3.40582 9.4128 104.712 130.821 130.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.000256 1024 100 1024 75264 3.5512 60.1898 104.838 168.633 168.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 3.2e-05 4096 150 2304 476160 309.216 138.785 3342.13 4148.21 7938.69 7938.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.001024 4096 100 192 18240 2.7136 9.15178 104.252 116.158 116.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.001024 2048 150 6912 10944 1.36688 76.2061 52.4676 130.084 130.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 0.000512 4096 110 384 37440 6.61712 32.9735 209.229 248.865 248.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 6.4e-05 512 200 384 288768 11.7472 6.6833 46.522 208.29 273.403 273.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 0.000128 512 200 320 49152 12.7999 3.34848 6.87386 99.1681 122.405 122.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.000256 1024 100 1024 75008 3.54954 55.2733 104.596 163.473 163.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 3.2e-05 4096 150 2304 475136 309.328 138.786 3087.17 4147.39 7683.01 7683.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.001024 4096 100 192 18176 2.71248 8.90266 104.276 115.934 115.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.001024 2048 150 6912 10752 1.36 67.3718 52.1295 120.906 120.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 0.000512 4096 110 384 37376 6.61082 29.4423 209.269 245.363 245.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 6.4e-05 512 200 384 286720 11.9138 6.71254 42.8095 209.041 270.641 270.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 0.000128 512 200 320 49152 12.8065 3.34525 6.84666 99.2258 122.435 122.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.000256 1024 100 1024 74880 3.54509 51.7055 104.61 159.912 159.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 3.2e-05 4096 150 2304 476160 311.063 139.339 2853.28 4154.18 7458.19 7458.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.001024 4096 100 192 17920 2.68611 8.02374 103.336 114.087 114.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.001024 2048 150 6912 10560 1.35056 61.9554 51.8372 115.185 115.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 0.000512 4096 110 384 37120 6.55542 28.6578 208.435 243.693 243.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 6.4e-05 512 200 384 281600 11.8211 6.62118 38.664 206.534 263.801 263.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.000128 512 200 320 40960 12.9444 3.26246 5.59158 96.6111 118.62 118.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.000256 1024 100 1024 74880 3.54576 49.2629 104.7 157.561 157.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 3.2e-05 4096 150 2304 473088 308.751 138.39 2695.94 4145.9 7289.32 7289.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.001024 4096 100 192 18048 2.71565 8.54426 104.372 115.676 115.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.001024 2048 150 6912 10752 1.36938 57.8248 52.5251 111.761 111.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 0.000512 4096 110 384 37248 6.61059 26.5321 209.469 242.654 242.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 6.4e-05 512 200 384 282624 11.7635 6.62163 37.3686 206.574 262.483 262.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 0.000128 512 200 320 49152 12.828 3.34326 6.33958 99.4068 122.127 122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1610 0.000256 1024 100 1024 75472 3.55526 81.8538 104.986 190.448 190.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 750 3.2e-05 4096 150 2304 475392 312.986 139.398 10038.4 4157.66 14648.8 14649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1700 0.001024 4096 100 256 18192 2.75866 27.5524 104.911 135.265 135.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.001024 2048 150 6912 11120 1.37427 133.767 52.5251 187.711 187.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1770 0.000512 4096 110 384 37680 6.61914 50.4771 209.783 266.923 266.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1870 6.4e-05 512 200 384 287488 12.033 6.72358 129.777 209.745 358.439 358.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 580 0.000128 512 200 384 23552 15.7625 3.42925 8.69936 104.649 132.752 132.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1610 0.000256 1024 100 1024 75456 3.55715 91.0313 104.992 199.634 199.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 3.2e-05 4096 150 2304 475136 311.899 139.222 6811.15 4157.44 11420.1 11420.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.001024 4096 100 256 18176 2.73139 18.3871 104.919 126.08 126.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.001024 2048 150 6912 11104 1.36806 149.955 52.5253 203.893 203.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 0.000512 4096 110 384 37664 6.62589 56.1541 209.807 272.633 272.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1870 6.4e-05 512 200 384 287232 11.9459 6.71904 83.9595 209.774 312.554 312.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 580 0.000128 512 200 384 22528 15.8124 3.41226 6.23853 104.676 130.347 130.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1610 0.000256 1024 100 1024 75392 3.55056 64.887 104.871 173.36 173.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 3.2e-05 4096 150 2304 475136 312.516 139.262 5256.16 4173.14 9881.42 9881.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.001024 4096 100 256 18112 2.72106 12.5555 104.677 119.996 120.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.001024 2048 150 6912 11072 1.36675 96.7292 52.4783 150.619 150.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 0.000512 4096 110 384 37632 6.62624 36.421 209.646 252.735 252.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1870 6.4e-05 512 200 384 286720 11.9802 6.71949 57.336 209.767 285.96 286.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 580 0.000128 512 200 384 20480 16.0073 3.40813 7.19514 104.607 131.428 131.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1610 0.000256 1024 100 1024 75360 3.548 56.2834 104.87 164.754 164.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 3.2e-05 4096 150 2304 473088 312.793 139.332 4768.2 4172.63 9393.3 9393.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.001024 4096 100 256 18048 2.7192 10.2687 104.493 117.524 117.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.001024 2048 150 6912 11040 1.37216 78.8799 52.4802 132.775 132.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 0.000512 4096 110 384 37536 6.61498 30.9801 209.349 246.988 247.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1870 6.4e-05 512 200 384 285696 11.9847 6.7145 46.6955 209.305 274.86 274.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 580 0.000128 512 200 384 18432 15.9106 3.39395 6.40957 103.251 129.176 129.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1610 0.000256 1024 100 1024 75264 3.5473 50.006 104.788 158.393 158.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 3.2e-05 4096 150 2304 475136 312.55 139.307 4523.48 4173.18 9148.86 9149.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.001024 4096 100 256 18048 2.71565 10.1683 104.67 117.597 117.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.001024 2048 150 6912 11008 1.37018 70.5473 52.4822 124.444 124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 0.000512 4096 110 384 37504 6.61046 26.3355 209.383 242.372 242.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1870 6.4e-05 512 200 384 284672 11.9925 6.71008 41.7585 208.987 269.604 269.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 580 0.000128 512 200 384 16384 16.3481 3.40586 5.64288 104.646 130.254 130.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1610 0.000256 1024 100 1024 75200 3.5448 45.4943 104.741 153.831 153.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 3.2e-05 4096 150 2304 473600 313.441 139.622 9741.08 4181.79 14376.3 14376.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.001024 4096 100 256 17920 2.71018 9.33274 104.153 116.256 116.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.001024 2048 150 6912 10880 1.36563 63.7028 52.222 117.332 117.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1770 0.000512 4096 110 384 37440 6.61798 25.7268 209.128 241.517 241.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1870 6.4e-05 512 200 384 286720 11.982 6.71398 39.25 209.692 267.794 267.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 580 0.000128 512 200 384 20480 15.7624 3.39722 7.04694 103.302 129.715 129.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1610 0.000256 1024 100 1024 75264 3.55088 43.1703 104.856 151.632 151.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 3.2e-05 4096 150 2304 473088 313.701 139.368 9716.74 4173.05 14343.2 14343.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.001024 4096 100 256 17856 2.71562 7.7416 103.964 114.485 114.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.001024 2048 150 6912 10944 1.37414 59.001 52.4721 112.891 112.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1770 0.000512 4096 110 384 37440 6.61136 23.2691 209.265 239.189 239.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1870 6.4e-05 512 200 384 282624 12.0062 6.68717 35.1923 208.305 262.351 262.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 580 0.000128 512 200 384 12288 15.7398 3.35066 5.0225 99.1848 123.514 123.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1610 0.000256 1024 100 1024 75264 3.55155 39.8503 104.897 148.354 148.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 750 3.2e-05 4096 150 2304 473088 312.904 139.306 9775.06 4173.6 14401.2 14401.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.001024 4096 100 256 17920 2.74637 8.55894 104.475 115.828 115.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.001024 2048 150 6912 10752 1.36397 55.5156 52.0441 108.969 109.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1770 0.000512 4096 110 384 37408 6.61958 22.8209 209.265 238.751 238.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1870 6.4e-05 512 200 384 286720 11.9719 6.71731 34.0584 209.357 262.261 262.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 128 580 0.000128 512 200 384 0 3.26045 0.004096 96.3842 99.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1610 0.000256 1024 100 1024 75008 3.54426 37.8276 104.694 146.119 146.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 750 3.2e-05 4096 150 2304 471040 313.44 139.303 9693.97 4159.11 14306.2 14306.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.001024 4096 100 256 17920 2.74842 9.24058 104.75 116.783 116.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.001024 2048 150 6912 10752 1.36806 52.4434 52.1793 106.033 106.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1770 0.000512 4096 110 384 37376 6.6089 21.6246 209.469 237.745 237.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1870 6.4e-05 512 200 384 282624 12.0866 6.71014 32.3591 209.235 260.55 260.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 16 8 128 580 0.000128 512 200 384 0 3.34438 0.004096 99.25 102.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1610 0.000256 1024 100 1020 75264 3.54739 37.4149 104.901 145.915 145.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 750 3.2e-05 4096 150 2340 476672 309.949 138.858 9630.7 4169.55 14249.4 14249.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1700 0.001024 4096 100 180 18368 2.7553 19.7416 104.81 127.35 127.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.001024 2048 150 6960 10752 1.36938 51.0487 52.2097 104.674 104.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1770 0.000512 4096 110 420 37184 6.58186 22.5461 208.78 237.954 238.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1870 6.4e-05 512 200 420 290304 11.9114 6.7113 122.099 209.392 350.274 350.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 580 0.000128 512 200 300 43008 12.7896 3.26115 13.3708 96.4782 126.125 126.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1610 0.000256 1024 100 1024 75264 3.55533 37.0996 104.896 145.603 145.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 750 3.2e-05 4096 150 2304 473088 313.266 139.334 9194.65 4173.5 13821.1 13821.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1700 0.001024 4096 100 192 18144 2.74022 20.2575 103.928 126.969 127.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.001024 2048 150 6912 10752 1.36576 50.2374 52.0485 103.694 103.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1770 0.000512 4096 110 384 37408 6.60826 19.8286 209.264 235.745 235.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1870 6.4e-05 512 200 384 290304 11.852 6.71763 114.972 209.545 343.246 343.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 580 0.000128 512 200 320 43008 12.7925 3.86848 13.7289 96.4621 127.08 127.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1610 0.000256 1024 100 1000 75040 3.54339 36.8218 104.562 144.979 145.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 750 3.2e-05 4096 150 2300 474880 311.79 139.049 9452.36 4153.85 14057.4 14057.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1700 0.001024 4096 100 150 18480 2.75456 16.8673 104.848 124.513 124.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.001024 2048 150 6950 10640 1.36627 51.2019 52.0067 104.618 104.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1770 0.000512 4096 110 400 37240 6.59936 21.1803 208.918 236.74 236.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1870 6.4e-05 512 200 400 291200 11.6251 6.66803 116.154 207.551 342.156 342.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 580 0.000128 512 200 300 0 3.2609 0.005408 96.3999 99.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1610 0.000256 1024 100 1008 75040 3.54211 36.9825 104.617 145.194 145.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 750 3.2e-05 4096 150 2304 470400 315.837 139.964 9400.5 4178.87 14035.5 14035.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1700 0.001024 4096 100 144 18480 2.75046 15.9192 104.71 123.422 123.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.001024 2048 150 6912 10640 1.35894 50.2304 51.8937 103.525 103.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1770 0.000512 4096 110 384 37240 6.58637 20.1069 208.668 235.404 235.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1870 6.4e-05 512 200 384 286720 11.8297 6.6672 119.963 207.608 346.23 346.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 580 0.000128 512 200 288 17920 14.8087 3.26362 5.60006 96.4976 120.398 120.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1610 0.000256 1024 100 1024 75264 3.55533 42.6342 105.081 151.322 151.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 750 3.2e-05 4096 150 2304 479232 309.213 138.759 9304.04 4153.35 13905.7 13906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1700 0.001024 4096 100 160 18560 2.75078 17.3417 104.838 124.973 125.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.001024 2048 150 6912 11008 1.37274 59.6309 52.5169 113.563 113.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1770 0.000512 4096 110 384 37504 6.61283 22.7472 209.418 238.82 238.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1870 6.4e-05 512 200 384 292864 11.7342 6.71053 113.001 209.115 340.719 340.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 580 0.000128 512 200 288 57344 13.0843 3.40598 16.4593 104.715 137.893 138.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1610 0.000256 1024 100 1024 74880 3.54918 59.9616 104.813 168.375 168.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 750 3.2e-05 4096 150 2304 476160 307.105 138.384 13039.6 4146.73 17632.2 17632.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.001024 4096 100 160 17760 2.69901 7.41155 102.445 112.599 112.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.001024 2048 150 6912 10560 1.36938 86.302 52.2568 139.972 140.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1770 0.000512 4096 110 384 36960 6.56522 34.5088 208.408 249.526 249.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1870 6.4e-05 512 200 384 284160 11.7128 6.62883 149.831 206.614 374.945 375.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 580 0.000128 512 200 288 30720 14.928 3.3943 12.7681 103.582 134.884 135.037
