<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml softMC_top.twx softMC_top.ncd -o softMC_top.twr
softMC_top.pcf -ucf softMC_constraints.ucf

</twCmdLine><twDesign>softMC_top.ncd</twDesign><twDesignPath>softMC_top.ncd</twDesignPath><twPCF>softMC_top.pcf</twPCF><twPcfPath>softMC_top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-06-08, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_ref = PERIOD &quot;TNM_clk_ref&quot; 5 ns;" ScopeName="">TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_iodelay_ctrl/rst_ref_sync_r_2 (SLICE_X86Y131.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.027</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_1</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_2</twDest><twTotPathDel>0.938</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_1</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mmcm_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y131.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y131.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r&lt;1&gt;_rt</twBEL><twBEL>u_iodelay_ctrl/rst_ref_sync_r_2</twBEL></twPathDel><twLogDel>0.465</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>0.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_iodelay_ctrl/rst_ref_sync_r_1 (SLICE_X86Y131.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.046</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_0</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_1</twDest><twTotPathDel>0.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_0</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mmcm_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y131.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r&lt;0&gt;_rt</twBEL><twBEL>u_iodelay_ctrl/rst_ref_sync_r_1</twBEL></twPathDel><twLogDel>0.458</twLogDel><twRouteDel>0.461</twRouteDel><twTotDel>0.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_iodelay_ctrl/rst_ref_sync_r_12 (SLICE_X84Y136.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.070</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_11</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_12</twDest><twTotPathDel>0.870</twTotPathDel><twClkSkew dest = "0.084" src = "0.109">0.025</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_11</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mmcm_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y136.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y136.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;14&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_12</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_iodelay_ctrl/rst_ref_sync_r_8 (SLICE_X85Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_7</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_8</twDest><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "0.516" src = "0.480">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_7</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_8</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_iodelay_ctrl/rst_ref_sync_r_4 (SLICE_X86Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_4</twDest><twTotPathDel>0.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y131.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_4</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_iodelay_ctrl/rst_ref_sync_r_9 (SLICE_X85Y131.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_8</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_9</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_8</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y131.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_9</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">mmcm_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" logResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" locationPin="IDELAYCTRL_X1Y3.REFCLK" clockNet="mmcm_clk"/><twPinLimit anchorID="21" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate9/REFCLK" logResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate9/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="mmcm_clk"/><twPinLimit anchorID="22" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate14/REFCLK" logResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate14/REFCLK" locationPin="IDELAYCTRL_X2Y3.REFCLK" clockNet="mmcm_clk"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_rsync = PERIOD &quot;TNM_clk_rsync&quot; 5 ns;" ScopeName="">TS_clk_rsync = PERIOD TIMEGRP &quot;TNM_clk_rsync&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>8339</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5180</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.260</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3 (SLICE_X32Y161.AX), 10 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.740</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twDest><twTotPathDel>4.377</twTotPathDel><twClkSkew dest = "1.015" src = "0.863">-0.152</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X1Y157.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y157.Q5</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y157.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>xil_phy/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/WtAdrsCntr_ce</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out42</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out41</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out43</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/slip_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/mux1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>4.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.079</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "1.015" src = "0.863">-0.152</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X1Y157.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y157.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out43</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/slip_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/mux1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.949</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.121</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twDest><twTotPathDel>3.996</twTotPathDel><twClkSkew dest = "1.015" src = "0.863">-0.152</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X1Y157.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y157.Q6</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out43</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/slip_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/mux1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y161.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_3</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.907</twRouteDel><twTotDel>3.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3 (SLICE_X94Y161.AX), 10 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.831</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twDest><twTotPathDel>4.150</twTotPathDel><twClkSkew dest = "0.869" src = "0.853">-0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X2Y149.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y149.Q6</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/ocb_d2</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out43</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/mux1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>3.042</twRouteDel><twTotDel>4.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.239</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twDest><twTotPathDel>3.742</twTotPathDel><twClkSkew dest = "0.869" src = "0.853">-0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X2Y149.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y149.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/ocb_d2</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out43</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/mux1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.634</twRouteDel><twTotDel>3.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.334</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_r_3</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twDest><twTotPathDel>3.645</twTotPathDel><twClkSkew dest = "0.869" src = "0.855">-0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_r_3</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/ocb_d2</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/Mmux_slip_out43</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/mux1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y161.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_rd_bitslip/slip_out_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout_3</twBEL></twPathDel><twLogDel>0.698</twLogDel><twRouteDel>2.947</twRouteDel><twTotDel>3.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2 (SLICE_X39Y188.B3), 8 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.861</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twDest><twTotPathDel>4.205</twTotPathDel><twClkSkew dest = "0.778" src = "0.677">-0.101</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X1Y199.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y199.Q5</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y189.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r&lt;5&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout&lt;2&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out33</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/slip_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y188.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout&lt;2&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/mux1111</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>3.252</twRouteDel><twTotDel>4.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.120</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twDest><twTotPathDel>3.946</twTotPathDel><twClkSkew dest = "0.778" src = "0.677">-0.101</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X1Y199.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y199.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/din2_r</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/Mmux_iserdes_q_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_mux&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout&lt;2&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out33</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/slip_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y188.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout&lt;2&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/mux1111</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>3.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.641</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twDest><twTotPathDel>3.425</twTotPathDel><twClkSkew dest = "0.778" src = "0.677">-0.101</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X1Y199.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y199.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y189.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout&lt;2&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/Mmux_slip_out33</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/slip_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y188.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout&lt;2&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/mux1111</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/u_rd_bitslip/qout_2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.472</twRouteDel><twTotDel>3.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_rsync = PERIOD TIMEGRP &quot;TNM_clk_rsync&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0 (SLICE_X95Y123.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twTotPathDel>0.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y123.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y123.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twBEL></twPathDel><twLogDel>-0.004</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>-8.0</twPctLog><twPctRoute>108.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r2_0 (SLICE_X90Y158.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twTotPathDel>0.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y158.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.055</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y158.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twBEL></twPathDel><twLogDel>-0.004</twLogDel><twRouteDel>0.055</twRouteDel><twTotDel>0.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>-7.8</twPctLog><twPctRoute>107.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_rd_bitslip/din2_r (SLICE_X90Y160.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.052</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_r_2</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_rd_bitslip/din2_r</twDest><twTotPathDel>0.156</twTotPathDel><twClkSkew dest = "0.439" src = "0.335">-0.104</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_r_2</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_rd_bitslip/din2_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y160.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y160.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_rd_bitslip/din2_r</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/Mmux_iserdes_q_mux11</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/u_rd_bitslip/din2_r</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_rsync = PERIOD TIMEGRP &quot;TNM_clk_rsync&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINLOWPULSE" name="Tmpw" slack="3.000" period="5.000" constraintValue="2.500" deviceLimit="1.000" physResource="xil_phy/u_phy_read/u_phy_rddata_sync/n0591&lt;121&gt;/CLK" logResource="xil_phy/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[124].u_RAM64X1D/SP/CLK" locationPin="SLICE_X42Y148.CLK" clockNet="xil_phy/clk_rsync&lt;1&gt;"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Tmpw" slack="3.000" period="5.000" constraintValue="2.500" deviceLimit="1.000" physResource="xil_phy/u_phy_read/u_phy_rddata_sync/n0591&lt;121&gt;/CLK" logResource="xil_phy/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[124].u_RAM64X1D/SP/CLK" locationPin="SLICE_X42Y148.CLK" clockNet="xil_phy/clk_rsync&lt;1&gt;"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Tmpw" slack="3.000" period="5.000" constraintValue="2.500" deviceLimit="1.000" physResource="xil_phy/u_phy_read/u_phy_rddata_sync/n0591&lt;121&gt;/CLK" logResource="xil_phy/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[123].u_RAM64X1D/SP/CLK" locationPin="SLICE_X42Y148.CLK" clockNet="xil_phy/clk_rsync&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_rsync_rise_to_fall = FROM &quot;TG_clk_rsync_rise&quot; TO &quot;TG_clk_rsync_fall&quot; 5 ns;" ScopeName="">TS_clk_rsync_rise_to_fall = MAXDELAY FROM TIMEGRP &quot;TG_clk_rsync_rise&quot; TO         TIMEGRP &quot;TG_clk_rsync_fall&quot; 5 ns;</twConstName><twItemCnt>389</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>389</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.643</twMaxDel><twMinPer>5.286</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q_neg_r_4 (SLICE_X51Y171.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>2.357</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q_neg_r_4</twDest><twTotPathDel>2.645</twTotPathDel><twClkSkew dest = "0.713" src = "0.676">-0.037</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q_neg_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y194.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y194.Q5</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y171.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.862</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q_neg_r&lt;5&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q_neg_r_4</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>1.862</twRouteDel><twTotDel>2.645</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_5 (SLICE_X52Y169.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>2.363</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_5</twDest><twTotPathDel>2.622</twTotPathDel><twClkSkew dest = "0.696" src = "0.676">-0.020</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y195.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y195.Q6</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y169.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y169.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r&lt;5&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_5</twBEL></twPathDel><twLogDel>0.768</twLogDel><twRouteDel>1.854</twRouteDel><twTotDel>2.622</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_4 (SLICE_X52Y169.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>2.398</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_4</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.696" src = "0.676">-0.020</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y195.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xil_phy/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y195.Q5</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y169.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y169.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r&lt;5&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/iserdes_q_neg_r_4</twBEL></twPathDel><twLogDel>0.768</twLogDel><twRouteDel>1.819</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">xil_phy/clk_rsync&lt;1&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_clk_rsync_rise_to_fall = MAXDELAY FROM TIMEGRP &quot;TG_clk_rsync_rise&quot; TO
        TIMEGRP &quot;TG_clk_rsync_fall&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_1 (SLICE_X91Y149.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="59"><twSlack>0.205</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_1</twDest><twClkSkew dest = "0.294" src = "0.258">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y149.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y149.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y149.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_1</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_0 (SLICE_X91Y149.AX), 1 path
</twPathRptBanner><twRacePath anchorID="60"><twSlack>0.209</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_0</twDest><twClkSkew dest = "0.294" src = "0.258">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y149.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y149.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y149.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/iserdes_q_neg_r_0</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q_neg_r_0 (SLICE_X90Y133.AX), 1 path
</twPathRptBanner><twRacePath anchorID="61"><twSlack>0.211</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q_neg_r_0</twDest><twClkSkew dest = "0.290" src = "0.255">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q_neg_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y133.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">xil_phy/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y133.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/u_iserdes_dq</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y133.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y133.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/iserdes_q_neg_r_0</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">xil_phy/clk_rsync&lt;0&gt;</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="62" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_MC_PHY_INIT_SEL = FROM &quot;TNM_PHY_INIT_SEL&quot; TO  FFS 10 ns;" ScopeName="">TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_SEL&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>332</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>268</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.268</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_control_io/gen_odt[0].u_out_odt (OLOGIC_X2Y199.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>5.732</twSlack><twSrc BELType="FF">xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twDest><twTotPathDel>4.304</twTotPathDel><twClkSkew dest = "1.106" src = "1.012">-0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X117Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp><twBEL>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid</twComp><twBEL>xil_phy/u_phy_control_io/Mmux_mux_odt111</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y199.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>xil_phy/u_phy_control_io/mux_odt0</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y199.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twComp><twBEL>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>3.592</twRouteDel><twTotDel>4.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_control_io/gen_odt[0].u_out_odt (OLOGIC_X2Y199.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>5.732</twSlack><twSrc BELType="FF">xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twDest><twTotPathDel>4.304</twTotPathDel><twClkSkew dest = "1.106" src = "1.012">-0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X117Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp><twBEL>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid</twComp><twBEL>xil_phy/u_phy_control_io/Mmux_mux_odt111</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>xil_phy/u_phy_control_io/mux_odt0</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y199.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twComp><twBEL>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>3.592</twRouteDel><twTotDel>4.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_control_io/gen_odt[0].u_out_odt (OLOGIC_X2Y199.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>5.861</twSlack><twSrc BELType="FF">xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twDest><twTotPathDel>4.175</twTotPathDel><twClkSkew dest = "1.106" src = "1.012">-0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X117Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp><twBEL>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid</twComp><twBEL>xil_phy/u_phy_control_io/Mmux_mux_odt111</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y199.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>xil_phy/u_phy_control_io/mux_odt0</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y199.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twComp><twBEL>xil_phy/u_phy_control_io/gen_odt[0].u_out_odt</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>3.463</twRouteDel><twTotDel>4.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise0_r1 (SLICE_X93Y177.B6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.591</twSlack><twSrc BELType="FF">xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise0_r1</twDest><twClkSkew dest = "0.500" src = "0.430">0.070</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise0_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X117Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp><twBEL>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y177.B6</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y177.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4</twComp><twBEL>xil_phy/u_phy_write/Mmux_wr_data_rise071</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise0_r1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.620</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>6.2</twPctLog><twPctRoute>93.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1 (SLICE_X96Y181.B3), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>0.638</twSlack><twSrc BELType="FF">xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1</twDest><twClkSkew dest = "0.497" src = "0.430">0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X117Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp><twBEL>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y181.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/ocb_d4</twComp><twBEL>xil_phy/u_phy_write/Mmux_wr_data_fall0541</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>0.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>3.0</twPctLog><twPctRoute>97.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise0_r1 (SLICE_X97Y183.B3), 1 path
</twPathRptBanner><twRacePath anchorID="71"><twSlack>0.706</twSlack><twSrc BELType="FF">xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise0_r1</twDest><twClkSkew dest = "0.500" src = "0.430">0.070</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise0_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X117Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X117Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp><twBEL>xil_phy/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>xil_phy/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y183.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4</twComp><twBEL>xil_phy/u_phy_write/Mmux_wr_data_rise0110</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise0_r1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>0.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>5.3</twPctLog><twPctRoute>94.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 250 MHz HIGH 50 %;" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 250 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 250 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.462" period="4.000" constraintValue="4.000" deviceLimit="1.538" freqLimit="650.195" physResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" logResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y15.MGTREFCLKRX0" clockNet="i_pcie_top/sys_clk_c"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.462" period="4.000" constraintValue="4.000" deviceLimit="1.538" freqLimit="650.195" physResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" logResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y15.MGTREFCLKTX0" clockNet="i_pcie_top/sys_clk_c"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.462" period="4.000" constraintValue="4.000" deviceLimit="1.538" freqLimit="650.195" physResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" logResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y14.MGTREFCLKRX0" clockNet="i_pcie_top/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;CLK_125&quot; TS_SYSCLK / 2 HIGH 50 % PRIORITY 100;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK / 2 HIGH 50% PRIORITY 100;</twConstName><twItemCnt>10964</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4261</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.820</twMinPer></twConstHead><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3 (SLICE_X147Y170.D1), 29 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twDest><twTotPathDel>7.764</twTotPathDel><twClkSkew dest = "1.596" src = "1.581">-0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X144Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd13</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/n01021</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.048</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/n01021</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/PMASETPHASE</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;3&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>7.109</twRouteDel><twTotDel>7.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twDest><twTotPathDel>7.627</twTotPathDel><twClkSkew dest = "1.596" src = "1.573">-0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X138Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd13</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/n01021</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.048</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/n01021</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/PMASETPHASE</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;3&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>6.972</twRouteDel><twTotDel>7.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.691</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twDest><twTotPathDel>4.165</twTotPathDel><twClkSkew dest = "0.974" src = "1.047">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X150Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X150Y164.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd5</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y163.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;113</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;3&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_3</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>3.403</twRouteDel><twTotDel>4.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2 (SLICE_X147Y170.D1), 29 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twDest><twTotPathDel>7.737</twTotPathDel><twClkSkew dest = "1.596" src = "1.581">-0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X144Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd13</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/n01021</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.048</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/n01021</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/PMASETPHASE</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;2&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twBEL></twPathDel><twLogDel>0.628</twLogDel><twRouteDel>7.109</twRouteDel><twTotDel>7.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twDest><twTotPathDel>7.600</twTotPathDel><twClkSkew dest = "1.596" src = "1.573">-0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X138Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd13</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/n01021</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.048</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/n01021</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/PMASETPHASE</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;2&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twBEL></twPathDel><twLogDel>0.628</twLogDel><twRouteDel>6.972</twRouteDel><twTotDel>7.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.718</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twDest><twTotPathDel>4.138</twTotPathDel><twClkSkew dest = "0.974" src = "1.047">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X150Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X150Y164.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd5</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y163.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;113</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y170.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;2&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_2</twBEL></twPathDel><twLogDel>0.735</twLogDel><twRouteDel>3.403</twRouteDel><twTotDel>4.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4 (SLICE_X146Y170.A3), 29 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twDest><twTotPathDel>7.613</twTotPathDel><twClkSkew dest = "1.596" src = "1.581">-0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X144Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd13</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/n01021</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.048</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/n01021</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/PMASETPHASE</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;6&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;4&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twBEL></twPathDel><twLogDel>0.615</twLogDel><twRouteDel>6.998</twRouteDel><twTotDel>7.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twDest><twTotPathDel>7.476</twTotPathDel><twClkSkew dest = "1.596" src = "1.573">-0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X138Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd13</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/n01021</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.048</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/n01021</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/PMASETPHASE</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;6&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;4&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twBEL></twPathDel><twLogDel>0.615</twLogDel><twRouteDel>6.861</twRouteDel><twTotDel>7.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.842</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twDest><twTotPathDel>4.014</twTotPathDel><twClkSkew dest = "0.974" src = "1.047">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X150Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X150Y164.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd5</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y163.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;113</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;7&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y168.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter2&lt;7&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter2&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y170.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter&lt;6&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/nextwaitcounter&lt;4&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/waitcounter_4</twBEL></twPathDel><twLogDel>0.722</twLogDel><twRouteDel>3.292</twRouteDel><twTotDel>4.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK / 2 HIGH 50% PRIORITY 100;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_2_0_i/pcie_block_i (PCIE_X0Y1.PIPERX7PHYSTATUS), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q</twSrc><twDest BELType="CPU">i_pcie_top/core/pcie_2_0_i/pcie_block_i</twDest><twTotPathDel>0.110</twTotPathDel><twClkSkew dest = "0.762" src = "0.664">-0.098</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q</twSrc><twDest BELType='CPU'>i_pcie_top/core/pcie_2_0_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X145Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y1.PIPERX7PHYSTATUS</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.431</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y1.PIPECLK</twSite><twDelType>Tpcickc_MGT7</twDelType><twDelInfo twEdge="twFalling">-0.419</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.431</twRouteDel><twTotDel>0.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twDestClk><twPctLog>-291.8</twPctLog><twPctRoute>391.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated (SLICE_X154Y119.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q_4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twDest><twTotPathDel>0.167</twTotPathDel><twClkSkew dest = "1.173" src = "1.096">-0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q_4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X157Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X157Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q&lt;5&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.126</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X154Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/plm_in_l0&lt;5&gt;1</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.126</twRouteDel><twTotDel>0.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated (SLICE_X154Y119.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q_4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "1.173" src = "1.096">-0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q_4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X157Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X157Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q&lt;5&gt;</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/pl_ltssm_state_q&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X154Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twComp><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/write_drp_cb_ts11</twBEL><twBEL>i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">i_pcie_top/core/drp_clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK / 2 HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" logResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" locationPin="GTXE1_X0Y15.DCLK" clockNet="i_pcie_top/core/drp_clk"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" logResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" locationPin="GTXE1_X0Y14.DCLK" clockNet="i_pcie_top/core/drp_clk"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" logResource="i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" locationPin="GTXE1_X0Y13.DCLK" clockNet="i_pcie_top/core/drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_TXOUTCLKBUFG = PERIOD &quot;TXOUTCLKBUFG&quot; 250 MHz HIGH 50 % PRIORITY 100;" ScopeName="">TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 250 MHz HIGH 50% PRIORITY 100;</twConstName><twItemCnt>252</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.128</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0 (SLICE_X124Y114.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.872</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twDest><twTotPathDel>3.033</twTotPathDel><twClkSkew dest = "0.942" src = "1.002">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X127Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>i_pcie_top/core/sys_reset_n_d_INV_1025_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>3.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_1 (SLICE_X124Y114.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.872</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_1</twDest><twTotPathDel>3.033</twTotPathDel><twClkSkew dest = "0.942" src = "1.002">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X127Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>i_pcie_top/core/sys_reset_n_d_INV_1025_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>3.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_2 (SLICE_X124Y114.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.872</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_2</twDest><twTotPathDel>3.033</twTotPathDel><twClkSkew dest = "0.942" src = "1.002">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X127Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp><twBEL>i_pcie_top/core/sys_reset_n_d_INV_1025_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;4&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y114.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>3.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 250 MHz HIGH 50% PRIORITY 100;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0 (SLICE_X127Y115.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.143</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twTotPathDel>0.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X127Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/Mcount_reg_count_23_16_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_pcie_top/core/pcie_reset_delay_i/Mcount_reg_count_23_16_cy&lt;3&gt;</twBEL><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0</twBEL></twPathDel><twLogDel>0.081</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2 (SLICE_X127Y115.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twTotPathDel>0.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X127Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y115.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.013</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16&lt;2&gt;_rt</twBEL><twBEL>i_pcie_top/core/pcie_reset_delay_i/Mcount_reg_count_23_16_cy&lt;3&gt;</twBEL><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_2</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0 (SLICE_X124Y114.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twSrc><twDest BELType="FF">i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twSrc><twDest BELType='FF'>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X124Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.039</twDelInfo><twComp>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;</twComp><twBEL>i_pcie_top/core/pcie_reset_delay_i/Mcount_reg_count_7_0_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_pcie_top/core/pcie_reset_delay_i/Mcount_reg_count_7_0_cy&lt;3&gt;</twBEL><twBEL>i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0</twBEL></twPathDel><twLogDel>0.076</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/core/TxOutClk_bufg</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 250 MHz HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;/SR" logResource="i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_0/SR" locationPin="SLICE_X124Y114.SR" clockNet="i_pcie_top/core/pcie_reset_delay_i/sys_reset_n_inv"/><twPinLimit anchorID="121" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;/SR" logResource="i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_1/SR" locationPin="SLICE_X124Y114.SR" clockNet="i_pcie_top/core/pcie_reset_delay_i/sys_reset_n_inv"/><twPinLimit anchorID="122" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0&lt;3&gt;/SR" logResource="i_pcie_top/core/pcie_reset_delay_i/reg_count_7_0_2/SR" locationPin="SLICE_X124Y114.SR" clockNet="i_pcie_top/core/pcie_reset_delay_i/sys_reset_n_inv"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 250 MHz HIGH 50 %;" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK HIGH 50% PRIORITY 1;</twConstName><twItemCnt>66754</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23037</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.992</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_1 (SLICE_X60Y115.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twSrc><twDest BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_1</twDest><twTotPathDel>3.694</twTotPathDel><twClkSkew dest = "1.515" src = "1.748">0.233</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twSrc><twDest BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/user_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>255</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rBin&lt;1&gt;</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_1</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>3.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_2 (SLICE_X60Y115.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twSrc><twDest BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_2</twDest><twTotPathDel>3.694</twTotPathDel><twClkSkew dest = "1.515" src = "1.748">0.233</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twSrc><twDest BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/user_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>255</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rBin&lt;1&gt;</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_2</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>3.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_0 (SLICE_X60Y115.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twSrc><twDest BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_0</twDest><twTotPathDel>3.694</twTotPathDel><twClkSkew dest = "1.515" src = "1.748">0.233</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twSrc><twDest BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_pcie_top/user_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>255</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rRst</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rBin&lt;1&gt;</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_0</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>3.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1 (RAMB36_X3Y7.DIADI28), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_28</twSrc><twDest BELType="RAM">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twDest><twTotPathDel>0.221</twTotPathDel><twClkSkew dest = "0.889" src = "0.679">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_28</twSrc><twDest BELType='RAM'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData&lt;31&gt;</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_28</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI28</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twDestClk><twPctLog>-45.2</twPctLog><twPctRoute>145.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1 (RAMB36_X3Y7.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_12</twSrc><twDest BELType="RAM">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twDest><twTotPathDel>0.231</twTotPathDel><twClkSkew dest = "0.889" src = "0.679">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_12</twSrc><twDest BELType='RAM'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData&lt;15&gt;</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twDestClk><twPctLog>-43.3</twPctLog><twPctRoute>143.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1 (RAMB36_X3Y7.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_4</twSrc><twDest BELType="RAM">i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twDest><twTotPathDel>0.234</twTotPathDel><twClkSkew dest = "0.889" src = "0.677">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_4</twSrc><twDest BELType='RAM'>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData&lt;7&gt;</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rPackedData&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twComp><twBEL>i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>0.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i_pcie_top/user_clk</twDestClk><twPctLog>-42.7</twPctLog><twPctRoute>142.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1/CLKARDCLKL" logResource="i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM1/CLKARDCLKL" locationPin="RAMB36_X3Y7.CLKARDCLKL" clockNet="i_pcie_top/user_clk"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM2/CLKARDCLKL" logResource="i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/Mram_rRAM2/CLKARDCLKL" locationPin="RAMB36_X4Y8.CLKARDCLKL" clockNet="i_pcie_top/user_clk"/><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/mem/Mram_rRAM/CLKARDCLKL" logResource="i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/mem/Mram_rRAM/CLKARDCLKL" locationPin="RAMB36_X3Y19.CLKARDCLKL" clockNet="i_pcie_top/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_clk_ref = PERIOD &quot;TNM_clk_ref&quot; 5 ns;" ScopeName="">TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;         TS_clk_ref HIGH 50%;</twConstName><twItemCnt>82212</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17630</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.969</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d2 (SLICE_X67Y140.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1</twSrc><twDest BELType="FF">xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d2</twDest><twTotPathDel>4.706</twTotPathDel><twClkSkew dest = "1.522" src = "1.727">0.205</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1</twSrc><twDest BELType='FF'>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X98Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/ocb_d4</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y140.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.155</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d2</twComp><twBEL>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o_4</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o_2_f7</twBEL><twBEL>xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d2</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>4.155</twRouteDel><twTotDel>4.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="121" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_write/ocb_d3_4 (SLICE_X85Y172.AX), 121 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twSrc><twDest BELType="FF">xil_phy/u_phy_write/ocb_d3_4</twDest><twTotPathDel>4.857</twTotPathDel><twClkSkew dest = "1.031" src = "1.072">0.041</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twSrc><twDest BELType='FF'>xil_phy/u_phy_write/ocb_d3_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X100Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X100Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y191.B1</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr1_reg/r_data1&lt;31&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_instr0211</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/instr0&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr1_reg/r_data1&lt;30&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/ack11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y185.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/ack11</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_control_io/mux_we_n1</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y170.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_write/ocb_dq2_0</twComp><twBEL>xil_phy/u_phy_write/mux_wrdata_en_INV_85_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>xil_phy/u_phy_write/mux_wrdata_en_INV_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_write/wrdata_en_r6</twComp><twBEL>xil_phy/u_phy_write/Mmux_wr_calib_dly[9]_wrdata_en_r2_Mux_44_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y172.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>xil_phy/u_phy_write/wr_calib_dly[9]_wrdata_en_r2_Mux_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y172.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>xil_phy/u_phy_write/ocb_d3_4</twComp><twBEL>xil_phy/u_phy_write/ocb_d3_4</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>4.102</twRouteDel><twTotDel>4.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twSrc><twDest BELType="FF">xil_phy/u_phy_write/ocb_d3_4</twDest><twTotPathDel>4.842</twTotPathDel><twClkSkew dest = "1.031" src = "1.072">0.041</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twSrc><twDest BELType='FF'>xil_phy/u_phy_write/ocb_d3_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X100Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X100Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y195.A3</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr1_reg/r_data1&lt;9&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_instr0171</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y193.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/instr0&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr1_reg/r_data1&lt;30&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/ack11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y185.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/ack11</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_control_io/mux_we_n1</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y170.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_write/ocb_dq2_0</twComp><twBEL>xil_phy/u_phy_write/mux_wrdata_en_INV_85_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>xil_phy/u_phy_write/mux_wrdata_en_INV_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_write/wrdata_en_r6</twComp><twBEL>xil_phy/u_phy_write/Mmux_wr_calib_dly[9]_wrdata_en_r2_Mux_44_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y172.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>xil_phy/u_phy_write/wr_calib_dly[9]_wrdata_en_r2_Mux_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y172.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>xil_phy/u_phy_write/ocb_d3_4</twComp><twBEL>xil_phy/u_phy_write/ocb_d3_4</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>4.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r_4</twSrc><twDest BELType="FF">xil_phy/u_phy_write/ocb_d3_4</twDest><twTotPathDel>4.842</twTotPathDel><twClkSkew dest = "1.031" src = "1.070">0.039</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r_4</twSrc><twDest BELType='FF'>xil_phy/u_phy_write/ocb_d3_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X103Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X103Y191.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r&lt;4&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y192.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y192.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr1_reg/r_data1&lt;29&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/ack01_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y192.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>N685</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr1_reg/r_data1&lt;29&gt;</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/ack01</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y191.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/ack01</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr0_reg/r_data1&lt;30&gt;</twComp><twBEL>_LC_9_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y185.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>_LC_9_0</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_control_io/mux_we_n1</twComp><twBEL>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y170.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_write/ocb_dq2_0</twComp><twBEL>xil_phy/u_phy_write/mux_wrdata_en_INV_85_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>xil_phy/u_phy_write/mux_wrdata_en_INV_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_write/wrdata_en_r6</twComp><twBEL>xil_phy/u_phy_write/Mmux_wr_calib_dly[9]_wrdata_en_r2_Mux_44_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y172.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>xil_phy/u_phy_write/wr_calib_dly[9]_wrdata_en_r2_Mux_44_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y172.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>xil_phy/u_phy_write/ocb_d3_4</twComp><twBEL>xil_phy/u_phy_write/ocb_d3_4</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>4.063</twRouteDel><twTotDel>4.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_rdlvl/old_sr_rise1_r_0 (SLICE_X84Y228.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">xil_phy/u_phy_rdlvl/store_sr_r</twSrc><twDest BELType="FF">xil_phy/u_phy_rdlvl/old_sr_rise1_r_0</twDest><twTotPathDel>4.861</twTotPathDel><twClkSkew dest = "1.654" src = "1.640">-0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_rdlvl/store_sr_r</twSrc><twDest BELType='FF'>xil_phy/u_phy_rdlvl/old_sr_rise1_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X73Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>xil_phy/u_phy_rdlvl/store_sr_r</twComp><twBEL>xil_phy/u_phy_rdlvl/store_sr_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y175.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>xil_phy/u_phy_rdlvl/store_sr_r</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_rdlvl/store_sr_done_r</twComp><twBEL>xil_phy/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_648_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y228.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.997</twDelInfo><twComp>xil_phy/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y228.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>xil_phy/u_phy_rdlvl/old_sr_rise1_r_02</twComp><twBEL>xil_phy/u_phy_rdlvl/old_sr_rise1_r_0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>4.172</twRouteDel><twTotDel>4.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">xil_phy/u_phy_rdlvl/sr_valid_r</twSrc><twDest BELType="FF">xil_phy/u_phy_rdlvl/old_sr_rise1_r_0</twDest><twTotPathDel>4.562</twTotPathDel><twClkSkew dest = "1.654" src = "1.630">-0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_rdlvl/sr_valid_r</twSrc><twDest BELType='FF'>xil_phy/u_phy_rdlvl/old_sr_rise1_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X84Y182.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>xil_phy/u_phy_rdlvl/sr_valid_r</twComp><twBEL>xil_phy/u_phy_rdlvl/sr_valid_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y175.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>xil_phy/u_phy_rdlvl/sr_valid_r</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>xil_phy/u_phy_rdlvl/store_sr_done_r</twComp><twBEL>xil_phy/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_648_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y228.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.997</twDelInfo><twComp>xil_phy/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_648_o</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y228.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>xil_phy/u_phy_rdlvl/old_sr_rise1_r_02</twComp><twBEL>xil_phy/u_phy_rdlvl/old_sr_rise1_r_0</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>3.829</twRouteDel><twTotDel>4.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;
        TS_clk_ref HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_rdlvl/dlyval_dq_20 (SLICE_X66Y160.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_20</twSrc><twDest BELType="FF">xil_phy/u_phy_rdlvl/dlyval_dq_20</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.800" src = "0.687">-0.113</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_20</twSrc><twDest BELType='FF'>xil_phy/u_phy_rdlvl/dlyval_dq_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twComp><twBEL>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y160.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.099</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_20</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq&lt;23&gt;</twComp><twBEL>xil_phy/u_phy_rdlvl/dlyval_dq_20</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_rdlvl/dlyval_dq_22 (SLICE_X66Y160.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_22</twSrc><twDest BELType="FF">xil_phy/u_phy_rdlvl/dlyval_dq_22</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.800" src = "0.687">-0.113</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_22</twSrc><twDest BELType='FF'>xil_phy/u_phy_rdlvl/dlyval_dq_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twComp><twBEL>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y160.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_22</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq&lt;23&gt;</twComp><twBEL>xil_phy/u_phy_rdlvl/dlyval_dq_22</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xil_phy/u_phy_rdlvl/dlyval_dq_23 (SLICE_X66Y160.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twSrc><twDest BELType="FF">xil_phy/u_phy_rdlvl/dlyval_dq_23</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.800" src = "0.687">-0.113</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twSrc><twDest BELType='FF'>xil_phy/u_phy_rdlvl/dlyval_dq_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twComp><twBEL>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y160.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq_reg_r_23</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xil_phy/u_phy_rdlvl/dlyval_dq&lt;23&gt;</twComp><twBEL>xil_phy/u_phy_rdlvl/dlyval_dq_23</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;
        TS_clk_ref HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="2.500" period="5.000" constraintValue="5.000" deviceLimit="2.500" freqLimit="400.000" physResource="i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y78.RDCLK" clockNet="clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="2.500" period="5.000" constraintValue="5.000" deviceLimit="2.500" freqLimit="400.000" physResource="i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X3Y78.WRCLK" clockNet="clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="2.500" period="5.000" constraintValue="5.000" deviceLimit="2.500" freqLimit="400.000" physResource="i_softmc/i_instr1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="i_softmc/i_instr1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y44.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="163" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_clk_ref = PERIOD &quot;TNM_clk_ref&quot; 5 ns;" ScopeName="">TS_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP         &quot;u_infrastructure_clk_mem_pll&quot; TS_clk_ref / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="164"><twPinLimitBanner>Component Switching Limit Checks: TS_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        &quot;u_infrastructure_clk_mem_pll&quot; TS_clk_ref / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="165" type="MINPERIOD" name="Tbcper_I" slack="1.071" period="2.500" constraintValue="2.500" deviceLimit="1.429" freqLimit="699.790" physResource="u_infrastructure/u_bufg_clk0/I0" logResource="u_infrastructure/u_bufg_clk0/I0" locationPin="BUFGCTRL_X0Y26.I0" clockNet="u_infrastructure/clk_mem_pll"/><twPinLimit anchorID="166" type="MAXPERIOD" name="Tbcper_I" slack="997.500" period="2.500" constraintValue="2.500" deviceLimit="1000.000" freqLimit="1.000" physResource="u_infrastructure/u_bufg_clk0/I0" logResource="u_infrastructure/u_bufg_clk0/I0" locationPin="BUFGCTRL_X0Y26.I0" clockNet="u_infrastructure/clk_mem_pll"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_clk_ref = PERIOD &quot;TNM_clk_ref&quot; 5 ns;" ScopeName="">TS_clk_rd_base = PERIOD TIMEGRP &quot;clk_rd_base&quot; TS_clk_ref / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_rd_base = PERIOD TIMEGRP &quot;clk_rd_base&quot; TS_clk_ref / 2 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="169" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="170" slack="0.106" skew="0.450" arrv1name="i_pcie_top/core/pcie_2_0_i/pcie_block_i/PIPECLK" arrv1="2.658" arrv2name="i_pcie_top/core/pcie_2_0_i/pcie_block_i/USERCLK" arrv2="2.505" uncert="0.191"/></twConst><twConstRollupTable uID="1" anchorID="171"><twConstRollup name="TS_clk_ref" fullName="TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="4.761" actualRollup="4.969" errors="0" errorRollup="0" items="14" itemsRollup="82212"/><twConstRollup name="TS_u_infrastructure_clk_pll" fullName="TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;         TS_clk_ref HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.969" actualRollup="N/A" errors="0" errorRollup="0" items="82212" itemsRollup="0"/><twConstRollup name="TS_u_infrastructure_clk_mem_pll" fullName="TS_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP         &quot;u_infrastructure_clk_mem_pll&quot; TS_clk_ref / 2 HIGH 50%;" type="child" depth="1" requirement="2.500" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clk_rd_base" fullName="TS_clk_rd_base = PERIOD TIMEGRP &quot;clk_rd_base&quot; TS_clk_ref / 2 HIGH 50%;" type="child" depth="1" requirement="2.500" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="172"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 250 MHz HIGH 50%;" type="origin" depth="0" requirement="4.000" prefType="period" actual="1.538" actualRollup="3.992" errors="0" errorRollup="0" items="0" itemsRollup="77718"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK / 2 HIGH 50% PRIORITY 100;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.820" actualRollup="N/A" errors="0" errorRollup="0" items="10964" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.992" actualRollup="N/A" errors="0" errorRollup="0" items="66754" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="173">0</twUnmetConstCnt><twDataSheet anchorID="174" twNameLen="15"><twClk2SUList anchorID="175" twDestWidth="9"><twDest>clk_ref_n</twDest><twClk2SU><twSrc>clk_ref_n</twSrc><twRiseRise>4.969</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_ref_p</twSrc><twRiseRise>4.969</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="176" twDestWidth="9"><twDest>clk_ref_p</twDest><twClk2SU><twSrc>clk_ref_n</twSrc><twRiseRise>4.969</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_ref_p</twSrc><twRiseRise>4.969</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="177"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>169256</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>53466</twConnCnt></twConstCov><twStats anchorID="178"><twMinPer>7.820</twMinPer><twFootnote number="1" /><twMaxFreq>127.877</twMaxFreq><twMaxFromToDel>4.268</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 14 18:52:07 2021 </twTimestamp></twFoot><twClientInfo anchorID="179"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 871 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
