/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:50:33 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)  
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_HEVD_OL_CTL_2_H__
#define BCHP_HEVD_OL_CTL_2_H__

/***************************************************************************
 *HEVD_OL_CTL_2
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_2_CPU_ID                0x00214004 /* CPU ID Regsiter */
#define BCHP_HEVD_OL_CTL_2_ENDIAN                0x00214008 /* Stream Endian Control Register */
#define BCHP_HEVD_OL_CTL_2_BVN_INT               0x0021400c /* BVN Interrupt Register */
#define BCHP_HEVD_OL_CTL_2_OL_CLK_GATE           0x00214010 /* Clock Gate Register */
#define BCHP_HEVD_OL_CTL_2_TIMER_REG             0x00214014 /* Timer */
#define BCHP_HEVD_OL_CTL_2_SOFTSHUTDOWN_CTRL     0x00214018 /* Soft Shutdown */
#define BCHP_HEVD_OL_CTL_2_SHIM_DEBUG_CTL        0x0021401c /* Shim Debug Control */
#define BCHP_HEVD_OL_CTL_2_SHIM_DEBUG_READ       0x00214020 /* Shim Debug Read */
#define BCHP_HEVD_OL_CTL_2_RM2_ARB_TIMEOUT       0x00214024 /* RM2 ARBITER TIMEOUT Register */
#define BCHP_HEVD_OL_CTL_2_RM2_ARB_TIMEOUT_SEEN  0x00214028 /* RM2 Timeout detected */
#define BCHP_HEVD_OL_CTL_2_OTP_CTL_REG           0x00214034 /* OTP Control Bits */
#define BCHP_HEVD_OL_CTL_2_SHIM_ERROR_REG        0x00214038 /* SCB Shim error register */
#define BCHP_HEVD_OL_CTL_2_SOFTSHUTDOWN_STATUS   0x0021403c /* Soft Shutdown Status */
#define BCHP_HEVD_OL_CTL_2_CLIENT_INIT_CONFIG    0x00214040 /* Client Init Config */

/***************************************************************************
 *STC_REG%i - Serial Time Stamp PTS
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_2_STC_REGi_ARRAY_BASE                     0x00214100
#define BCHP_HEVD_OL_CTL_2_STC_REGi_ARRAY_START                    0
#define BCHP_HEVD_OL_CTL_2_STC_REGi_ARRAY_END                      15
#define BCHP_HEVD_OL_CTL_2_STC_REGi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *STC_REG%i - Serial Time Stamp PTS
 ***************************************************************************/
/* HEVD_OL_CTL_2 :: STC_REGi :: STC [31:00] */
#define BCHP_HEVD_OL_CTL_2_STC_REGi_STC_MASK                       0xffffffff
#define BCHP_HEVD_OL_CTL_2_STC_REGi_STC_SHIFT                      0


/***************************************************************************
 *ENTRY%i - Shared scratch RAM
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_2_ENTRYi_ARRAY_BASE                       0x00215000
#define BCHP_HEVD_OL_CTL_2_ENTRYi_ARRAY_START                      0
#define BCHP_HEVD_OL_CTL_2_ENTRYi_ARRAY_END                        127
#define BCHP_HEVD_OL_CTL_2_ENTRYi_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *ENTRY%i - Shared scratch RAM
 ***************************************************************************/
/* HEVD_OL_CTL_2 :: ENTRYi :: ENTRY [31:00] */
#define BCHP_HEVD_OL_CTL_2_ENTRYi_ENTRY_MASK                       0xffffffff
#define BCHP_HEVD_OL_CTL_2_ENTRYi_ENTRY_SHIFT                      0


#endif /* #ifndef BCHP_HEVD_OL_CTL_2_H__ */

/* End of File */
