Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 20:44:39 2024
| Host         : Google-Home-Mini1285 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file s_clock_timing_summary_routed.rpt -pb s_clock_timing_summary_routed.pb -rpx s_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : s_clock
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.270        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.270        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.704ns (21.556%)  route 2.562ns (78.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.801     7.820    led_buff
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.500    14.289    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[25]/C
                         clock pessimism              0.265    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    14.090    timer_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.704ns (21.556%)  route 2.562ns (78.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.801     7.820    led_buff
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.500    14.289    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
                         clock pessimism              0.265    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    14.090    timer_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.704ns (22.510%)  route 2.424ns (77.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.663     7.682    led_buff
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[21]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.704ns (22.510%)  route 2.424ns (77.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.663     7.682    led_buff
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[22]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.704ns (22.510%)  route 2.424ns (77.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.663     7.682    led_buff
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[23]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.704ns (22.510%)  route 2.424ns (77.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.663     7.682    led_buff
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[24]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.568%)  route 2.415ns (77.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.655     7.674    led_buff
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[10]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.568%)  route 2.415ns (77.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.655     7.674    led_buff
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[11]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.568%)  route 2.415ns (77.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.655     7.674    led_buff
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[12]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 timer_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.568%)  route 2.415ns (77.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.617     4.554    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  timer_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.010 f  timer_count_reg[26]/Q
                         net (fo=2, routed)           0.810     5.820    timer_count[26]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  timer_count[26]_i_7/O
                         net (fo=2, routed)           0.951     6.895    timer_count[26]_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.019 r  timer_count[26]_i_1/O
                         net (fo=27, routed)          0.655     7.674    led_buff
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.290    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[9]/C
                         clock pessimism              0.240    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.066    timer_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  6.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_buff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  led_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  led_buff_reg/Q
                         net (fo=2, routed)           0.168     1.899    timer_led_OBUF
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.045     1.944 r  led_buff_i_1/O
                         net (fo=1, routed)           0.000     1.944    led_buff_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  led_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  led_buff_reg/C
                         clock pessimism             -0.357     1.589    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.091     1.680    led_buff_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  timer_count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.863    timer_count[11]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.974 r  timer_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    plusOp[11]
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[11]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.105     1.694    timer_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timer_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  timer_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  timer_count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.863    timer_count[19]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.974 r  timer_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    plusOp[19]
    SLICE_X0Y55          FDRE                                         r  timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  timer_count_reg[19]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.105     1.694    timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timer_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  timer_count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.863    timer_count[23]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.974 r  timer_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    plusOp[23]
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  timer_count_reg[23]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.105     1.694    timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.590    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.864    timer_count[7]
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.975 r  timer_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    plusOp[7]
    SLICE_X0Y52          FDRE                                         r  timer_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.948    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  timer_count_reg[7]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.105     1.695    timer_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  timer_count_reg[15]/Q
                         net (fo=2, routed)           0.134     1.864    timer_count[15]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.975 r  timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    plusOp[15]
    SLICE_X0Y54          FDRE                                         r  timer_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  timer_count_reg[15]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.105     1.694    timer_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.590    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  timer_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.865    timer_count[3]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.976 r  timer_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    plusOp[3]
    SLICE_X0Y51          FDRE                                         r  timer_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.948    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  timer_count_reg[3]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.695    timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.288ns (70.240%)  route 0.122ns (29.760%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.590    clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_count_reg[0]/Q
                         net (fo=3, routed)           0.122     1.853    timer_count[0]
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.000 r  timer_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    plusOp[1]
    SLICE_X0Y51          FDRE                                         r  timer_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.948    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  timer_count_reg[1]/C
                         clock pessimism             -0.344     1.603    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.708    timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  timer_count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.863    timer_count[11]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.007 r  timer_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    plusOp[12]
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  timer_count_reg[12]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.105     1.694    timer_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 timer_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  timer_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  timer_count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.863    timer_count[19]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.007 r  timer_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    plusOp[20]
    SLICE_X0Y55          FDRE                                         r  timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.947    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  timer_count_reg[20]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.105     1.694    timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53    led_buff_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51    timer_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53    timer_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53    timer_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53    timer_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54    timer_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54    timer_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54    timer_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54    timer_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    led_buff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    led_buff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51    timer_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51    timer_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    led_buff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    led_buff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51    timer_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51    timer_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    timer_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.506ns  (logic 3.965ns (72.018%)  route 1.541ns (27.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     4.555    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  led_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.011 r  led_buff_reg/Q
                         net (fo=2, routed)           1.541     6.552    timer_led_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.061 r  timer_led_OBUF_inst/O
                         net (fo=0)                   0.000    10.061    timer_led
    J15                                                               r  timer_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.351ns (82.149%)  route 0.294ns (17.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.589    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  led_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  led_buff_reg/Q
                         net (fo=2, routed)           0.294     2.024    timer_led_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.234 r  timer_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.234    timer_led
    J15                                                               r  timer_led (OUT)
  -------------------------------------------------------------------    -------------------





