<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4797" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4797{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4797{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4797{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4797{left:190px;bottom:979px;letter-spacing:-0.2px;}
#t5_4797{left:528px;bottom:979px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6_4797{left:528px;bottom:958px;letter-spacing:-0.12px;}
#t7_4797{left:528px;bottom:941px;letter-spacing:-0.11px;}
#t8_4797{left:528px;bottom:920px;letter-spacing:-0.11px;}
#t9_4797{left:528px;bottom:903px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_4797{left:190px;bottom:878px;letter-spacing:-0.19px;}
#tb_4797{left:528px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4797{left:528px;bottom:857px;letter-spacing:-0.11px;}
#td_4797{left:528px;bottom:840px;letter-spacing:-0.11px;}
#te_4797{left:528px;bottom:819px;letter-spacing:-0.11px;}
#tf_4797{left:528px;bottom:802px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4797{left:190px;bottom:778px;letter-spacing:-0.21px;}
#th_4797{left:528px;bottom:778px;letter-spacing:-0.13px;}
#ti_4797{left:528px;bottom:756px;letter-spacing:-0.11px;}
#tj_4797{left:528px;bottom:739px;letter-spacing:-0.11px;}
#tk_4797{left:528px;bottom:718px;letter-spacing:-0.11px;}
#tl_4797{left:528px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_4797{left:190px;bottom:677px;letter-spacing:-0.21px;}
#tn_4797{left:528px;bottom:677px;letter-spacing:-0.11px;}
#to_4797{left:528px;bottom:655px;letter-spacing:-0.11px;}
#tp_4797{left:528px;bottom:639px;letter-spacing:-0.11px;}
#tq_4797{left:528px;bottom:617px;letter-spacing:-0.11px;}
#tr_4797{left:528px;bottom:600px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_4797{left:190px;bottom:576px;letter-spacing:-0.2px;}
#tt_4797{left:528px;bottom:576px;letter-spacing:-0.14px;}
#tu_4797{left:190px;bottom:551px;letter-spacing:-0.21px;}
#tv_4797{left:528px;bottom:551px;letter-spacing:-0.12px;}
#tw_4797{left:528px;bottom:530px;letter-spacing:-0.11px;}
#tx_4797{left:528px;bottom:513px;letter-spacing:-0.11px;}
#ty_4797{left:528px;bottom:492px;letter-spacing:-0.11px;}
#tz_4797{left:528px;bottom:475px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4797{left:190px;bottom:451px;letter-spacing:-0.19px;}
#t11_4797{left:528px;bottom:451px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4797{left:528px;bottom:429px;letter-spacing:-0.11px;}
#t13_4797{left:528px;bottom:412px;letter-spacing:-0.11px;}
#t14_4797{left:528px;bottom:391px;letter-spacing:-0.11px;}
#t15_4797{left:528px;bottom:374px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_4797{left:190px;bottom:350px;letter-spacing:-0.2px;}
#t17_4797{left:528px;bottom:350px;letter-spacing:-0.14px;}
#t18_4797{left:190px;bottom:325px;letter-spacing:-0.18px;}
#t19_4797{left:528px;bottom:325px;letter-spacing:-0.11px;}
#t1a_4797{left:528px;bottom:304px;letter-spacing:-0.11px;}
#t1b_4797{left:528px;bottom:287px;letter-spacing:-0.11px;}
#t1c_4797{left:528px;bottom:266px;letter-spacing:-0.11px;}
#t1d_4797{left:528px;bottom:249px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_4797{left:190px;bottom:224px;letter-spacing:-0.2px;}
#t1f_4797{left:528px;bottom:224px;letter-spacing:-0.14px;}
#t1g_4797{left:190px;bottom:200px;letter-spacing:-0.17px;}
#t1h_4797{left:528px;bottom:200px;letter-spacing:-0.11px;}
#t1i_4797{left:528px;bottom:179px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1j_4797{left:528px;bottom:162px;letter-spacing:-0.11px;}
#t1k_4797{left:528px;bottom:140px;letter-spacing:-0.11px;}
#t1l_4797{left:528px;bottom:124px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_4797{left:71px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.16px;}
#t1n_4797{left:156px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.2px;}
#t1o_4797{left:301px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1p_4797{left:570px;bottom:1068px;letter-spacing:0.13px;}
#t1q_4797{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t1r_4797{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t1s_4797{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1t_4797{left:456px;bottom:1028px;letter-spacing:-0.15px;}
#t1u_4797{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1v_4797{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t1w_4797{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4797{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4797{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4797{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4797{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4797{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4797" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4797Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4797" style="-webkit-user-select: none;"><object width="935" height="1210" data="4797/4797.svg" type="image/svg+xml" id="pdf4797" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4797" class="t s1_4797">Vol. 4 </span><span id="t2_4797" class="t s1_4797">2-275 </span>
<span id="t3_4797" class="t s2_4797">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4797" class="t s3_4797">16 </span><span id="t5_4797" class="t s3_4797">PROCHOT Log </span>
<span id="t6_4797" class="t s3_4797">When set, indicates that the PROCHOT Status bit has </span>
<span id="t7_4797" class="t s3_4797">asserted since the log bit was last cleared. </span>
<span id="t8_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="t9_4797" class="t s3_4797">writing 0. </span>
<span id="ta_4797" class="t s3_4797">17 </span><span id="tb_4797" class="t s3_4797">Thermal Log </span>
<span id="tc_4797" class="t s3_4797">When set, indicates that the Thermal Status bit has </span>
<span id="td_4797" class="t s3_4797">asserted since the log bit was last cleared. </span>
<span id="te_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="tf_4797" class="t s3_4797">writing 0. </span>
<span id="tg_4797" class="t s3_4797">18 </span><span id="th_4797" class="t s3_4797">Power Budget Management Log </span>
<span id="ti_4797" class="t s3_4797">When set, indicates that the PBM Status bit has </span>
<span id="tj_4797" class="t s3_4797">asserted since the log bit was last cleared. </span>
<span id="tk_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="tl_4797" class="t s3_4797">writing 0. </span>
<span id="tm_4797" class="t s3_4797">19 </span><span id="tn_4797" class="t s3_4797">Platform Configuration Services Log </span>
<span id="to_4797" class="t s3_4797">When set, indicates that the PCS Status bit has </span>
<span id="tp_4797" class="t s3_4797">asserted since the log bit was last cleared. </span>
<span id="tq_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="tr_4797" class="t s3_4797">writing 0. </span>
<span id="ts_4797" class="t s3_4797">20 </span><span id="tt_4797" class="t s3_4797">Reserved </span>
<span id="tu_4797" class="t s3_4797">21 </span><span id="tv_4797" class="t s3_4797">Autonomous Utilization-Based Frequency Control Log </span>
<span id="tw_4797" class="t s3_4797">When set, indicates that the AUBFC Status bit has </span>
<span id="tx_4797" class="t s3_4797">asserted since the log bit was last cleared. </span>
<span id="ty_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="tz_4797" class="t s3_4797">writing 0. </span>
<span id="t10_4797" class="t s3_4797">22 </span><span id="t11_4797" class="t s3_4797">VR Therm Alert Log </span>
<span id="t12_4797" class="t s3_4797">When set, indicates that the VR Therm Alert Status bit </span>
<span id="t13_4797" class="t s3_4797">has asserted since the log bit was last cleared. </span>
<span id="t14_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="t15_4797" class="t s3_4797">writing 0. </span>
<span id="t16_4797" class="t s3_4797">23 </span><span id="t17_4797" class="t s3_4797">Reserved </span>
<span id="t18_4797" class="t s3_4797">24 </span><span id="t19_4797" class="t s3_4797">Electrical Design Point Log </span>
<span id="t1a_4797" class="t s3_4797">When set, indicates that the EDP Status bit has </span>
<span id="t1b_4797" class="t s3_4797">asserted since the log bit was last cleared. </span>
<span id="t1c_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="t1d_4797" class="t s3_4797">writing 0. </span>
<span id="t1e_4797" class="t s3_4797">25 </span><span id="t1f_4797" class="t s3_4797">Reserved </span>
<span id="t1g_4797" class="t s3_4797">26 </span><span id="t1h_4797" class="t s3_4797">Multi-Core Turbo Log </span>
<span id="t1i_4797" class="t s3_4797">When set, indicates that the Multi-Core Turbo Status bit </span>
<span id="t1j_4797" class="t s3_4797">has asserted since the log bit was last cleared. </span>
<span id="t1k_4797" class="t s3_4797">This log bit will remain set until cleared by software </span>
<span id="t1l_4797" class="t s3_4797">writing 0. </span>
<span id="t1m_4797" class="t s4_4797">Table 2-36. </span><span id="t1n_4797" class="t s4_4797">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t1o_4797" class="t s4_4797">Based on Broadwell Microarchitecture </span><span id="t1p_4797" class="t s4_4797">(Contd.) </span>
<span id="t1q_4797" class="t s5_4797">Register </span>
<span id="t1r_4797" class="t s5_4797">Address </span><span id="t1s_4797" class="t s5_4797">Register Name / Bit Fields </span><span id="t1t_4797" class="t s5_4797">Scope </span><span id="t1u_4797" class="t s5_4797">Bit Description </span>
<span id="t1v_4797" class="t s5_4797">Hex </span><span id="t1w_4797" class="t s5_4797">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
