---
layout: default
title: DeviceTemplates/README.md
---

---

# ğŸ”¬ DeviceTemplates

NMOS/PMOS ã®åŸºæœ¬ç‰¹æ€§ã‚’è¦³å¯Ÿã™ã‚‹ãŸã‚ã® **æœ€å° SPICE ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆé›†**  
*Minimal SPICE template collection to observe basic NMOS/PMOS characteristics.*

---

## ğŸ¯ ç›®çš„ | Purpose
- åŠå°ä½“ãƒ‡ãƒã‚¤ã‚¹ã® **Idâ€“Vd, Idâ€“Vg** ç‰¹æ€§ã‚’ç†è§£ã™ã‚‹  
  *Understand transistor Idâ€“Vd and Idâ€“Vg characteristics*  
- W/L ã‚„é›»æºé›»åœ§ã®é•ã„ã«ã‚ˆã‚‹ãƒ‡ãƒã‚¤ã‚¹æŒ™å‹•ã‚’æ¯”è¼ƒã™ã‚‹  
  *Compare device behaviors under different W/L ratios and supply voltages*  
- SPICE ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‹ã‚‰ CSV å‡ºåŠ› â†’ å¯è¦–åŒ–ï¼ˆExcel/Pythonï¼‰  
  *Export CSV from SPICE simulation and visualize with Excel/Python*  

---

## ğŸ“‚ å«ã¾ã‚Œã‚‹ãƒ•ã‚¡ã‚¤ãƒ« | Contents

| ãƒ•ã‚¡ã‚¤ãƒ«å | èª¬æ˜ |
|------------|------|
| `NMOS_IdVd_018um_1v8.sp` | **NMOS Idâ€“Vd ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ**ï¼ˆW=10Âµm / L=0.18Âµm, VDD=1.8Vï¼‰<br>*NMOS Idâ€“Vd template (W=10Âµm / L=0.18Âµm, VDD=1.8V)* |
| `README.md` | **æœ¬ãƒ•ã‚¡ã‚¤ãƒ«**ï¼ˆä½¿ã„æ–¹ã¨æ¦‚è¦ï¼‰<br>*This file (overview and usage)* |

---

## âš™ï¸ ä½¿ã„æ–¹ | Usage

### 1. æ•™è‚²ç”¨ï¼ˆPDKä¸è¦ï¼‰ | For Education (No PDK required)
æœ¬ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã¯ `.model` ã‚’ä½¿ã£ã¦ãŠã‚Šã€PDK ã‚’æŒã£ã¦ã„ãªãã¦ã‚‚å‹•ã‹ã›ã¾ã™ã€‚  
*This template uses `.model`, so it runs without a PDK.*  

ä¾‹:  
```spice
.model NMOS NMOS (LEVEL=1 VTO=0.7 KP=50u LAMBDA=0.02)
```

### 2. å®Ÿãƒ—ãƒ­ã‚»ã‚¹åˆ©ç”¨ï¼ˆPDKã‚ã‚Šï¼‰ | For Real Process (With PDK)
å®Ÿéš›ã®ãƒ—ãƒ­ã‚»ã‚¹ã‚’ä½¿ã†å ´åˆã¯ `.include` ã‚’ä½¿ã„ã€PDK ã®ãƒ¢ãƒ‡ãƒ«ãƒ•ã‚¡ã‚¤ãƒ«ã‚’èª­ã¿è¾¼ã¿ã¾ã™ã€‚  
*For real process models, replace with `.include` to load your PDK model file.*  

ä¾‹:  
```spice
.include sky130_fd_pr__nfet_01v8.model
```

### 3. å®Ÿè¡Œæ–¹æ³• | How to Run
```bash
ngspice NMOS_IdVd_018um_1v8.sp
```
*Run the SPICE simulation.*  

### 4. å‡ºåŠ›çµæœ | Output
ç”Ÿæˆã•ã‚ŒãŸ `IdVd_Vgs*.csv` ã‚’ Excel ã‚„ Python ã§å¯è¦–åŒ–ã—ã¾ã™ã€‚  
*Visualize the generated `IdVd_Vgs*.csv` using Excel or Python.*  

---

## ğŸ“Š å‡ºåŠ›ä¾‹ | Example Result

### Idâ€“Vd ç‰¹æ€§ | Idâ€“Vd Characteristics
Vgs ã‚’ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã¨ã—ãŸãƒ‰ãƒ¬ã‚¤ãƒ³é›»æµâ€“é›»åœ§ç‰¹æ€§  
*Drain currentâ€“voltage characteristics with Vgs as a parameter*  

<p align="center">
  <img src="./images/NMOS_IdVd_example.png" alt="NMOS Idâ€“Vd example" width="80%">
</p>

---

### Idâ€“Vg ç‰¹æ€§ | Idâ€“Vg Characteristics
Vd ã‚’ä¸€å®šã«å›ºå®šã—ãŸã¨ãã®ã‚²ãƒ¼ãƒˆé›»åœ§â€“ãƒ‰ãƒ¬ã‚¤ãƒ³é›»æµç‰¹æ€§  
*Gate voltageâ€“drain current characteristics at constant Vd*  

<p align="center">
  <img src="./images/NMOS_IdVg_example.png" alt="NMOS Idâ€“Vg example" width="80%">
</p>

---

## ğŸš€ ä»Šå¾Œã®æ‹¡å¼µ | Future Extensions
- PMOS ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã®è¿½åŠ   
  *Add PMOS templates*  
- W/L ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆçŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœãªã©ã®ç¢ºèªï¼‰  
  *W/L variations (observe short-channel effects)*  
- é«˜é›»åœ§ãƒ—ãƒ­ã‚»ã‚¹å¯¾å¿œã® Idâ€“Vd ç‰¹æ€§  
  *Idâ€“Vd characteristics for high-voltage processes* 
