# AXI-Interface-Design-and-Verification
This is a repository where I have implemented an example of AXI-Stream interface and an AXI-lite interface RTL design and Functional verification using SystemVerilog
