-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matrixmul is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_EN_A : OUT STD_LOGIC;
    a_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_0_Clk_A : OUT STD_LOGIC;
    a_0_Rst_A : OUT STD_LOGIC;
    a_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_EN_A : OUT STD_LOGIC;
    a_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_1_Clk_A : OUT STD_LOGIC;
    a_1_Rst_A : OUT STD_LOGIC;
    a_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_EN_A : OUT STD_LOGIC;
    a_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_2_Clk_A : OUT STD_LOGIC;
    a_2_Rst_A : OUT STD_LOGIC;
    a_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_EN_A : OUT STD_LOGIC;
    a_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_3_Clk_A : OUT STD_LOGIC;
    a_3_Rst_A : OUT STD_LOGIC;
    a_4_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_4_EN_A : OUT STD_LOGIC;
    a_4_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_4_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_4_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_4_Clk_A : OUT STD_LOGIC;
    a_4_Rst_A : OUT STD_LOGIC );
end;


architecture behav of matrixmul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matrixmul,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=16,HLS_SYN_FF=1348,HLS_SYN_LUT=2463}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv59_0 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv61_1 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_305 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_316 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_327 : STD_LOGIC_VECTOR (2 downto 0);
    signal reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_mid2_reg_1482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal grp_fu_347_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal exitcond_flatten_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_388_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_next_reg_1445 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_1450 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_fu_412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_reg_1455 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455 : STD_LOGIC_VECTOR (0 downto 0);
    signal newIndex1_mid2_v_v_fu_420_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal newIndex1_mid2_v_v_reg_1475 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_mid2_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_5_fu_454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_5_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_mid2_fu_475_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_mid2_reg_1498 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_482_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_1507 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_1_fu_486_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_1_reg_1518 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_492_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_reg_1523 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_reg_1530 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_cast_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_cast_reg_1540 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_528_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_reg_1555 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_copy_0_3_19_reg_1575 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_19_reg_1583 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_598_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_reg_1591 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_469_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal newIndex3_mid2_v_reg_1606 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1014_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_1611 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1027_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_1616 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1040_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_1621 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1053_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_1626 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1151_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_reg_1631 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1646 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_reg_1654 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1184_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_21_reg_1662 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_21_reg_1662 : STD_LOGIC_VECTOR (4 downto 0);
    signal a_row_1_fu_1193_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_reg_1672 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_0_2_fu_1207_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_2_fu_1233_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_3_2_fu_1262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_3_2_reg_1693 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_2_2_fu_1276_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1214_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_1703 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1239_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_1_reg_1708 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_2_reg_1713 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1298_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_3_reg_1718 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_fu_1302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_reg_1723 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_addr_2_reg_1728 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_3_fu_1315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_3_reg_1733 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal indvar_flatten_phi_fu_309_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_phi_fu_320_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_phi_fu_331_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_537_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_cast_fu_1306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_row_0_3_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_3_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_2_3_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_3_1_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_11_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_18_fu_1007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_8_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_17_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_12_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_16_fu_993_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_1_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_3_fu_986_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_11_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_18_fu_979_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_8_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_17_fu_972_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_12_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_16_fu_965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_1_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_3_fu_958_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_11_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_18_fu_951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_8_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_17_fu_944_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_12_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_16_fu_937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_1_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_3_fu_930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_11_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_18_fu_923_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_8_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_17_fu_916_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_12_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_16_fu_909_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_1_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_3_fu_902_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_off_fu_370_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_1_fu_394_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid1_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_428_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_mid1_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid1_4_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_469_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_469_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_428_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_cast_fu_509_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_fu_512_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_fu_523_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_fu_593_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sel_tmp5_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_copy_0_3_fu_612_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp9_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_copy_0_3_4_fu_624_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_5_fu_645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_6_fu_652_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_9_fu_668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_fu_690_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_4_fu_698_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_5_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_6_fu_722_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_9_fu_738_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_fu_762_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_4_fu_769_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_5_fu_785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_6_fu_792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_9_fu_808_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_fu_830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_4_fu_838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_5_fu_854_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_6_fu_862_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_9_fu_878_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_2_fu_846_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_7_fu_870_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_14_fu_886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_15_fu_894_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_2_fu_777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_7_fu_800_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_14_fu_815_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_15_fu_823_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_2_fu_706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_7_fu_730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_14_fu_746_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_15_fu_754_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_2_fu_637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_7_fu_660_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_14_fu_675_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_15_fu_683_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1014_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1014_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1014_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1027_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1027_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1027_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1027_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1040_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1040_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1040_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1053_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1053_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1053_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1146_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_fu_1160_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_19_cast_fu_1163_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_cast6_fu_1181_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal a_row_0_1_fu_1200_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1214_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_1_fu_1227_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_fu_1255_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_2_1_fu_1269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_fu_1311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component matrixmul_urem_3nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component matrixmul_urem_4ncud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component matrixmul_mux_42_dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matrixmul_mul_32seOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matrixmul_urem_3nbkb_U1 : component matrixmul_urem_3nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 3,
        din1_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_428_p0,
        din1 => ap_const_lv3_3,
        ce => ap_const_logic_1,
        dout => grp_fu_428_p2);

    matrixmul_urem_4ncud_U2 : component matrixmul_urem_4ncud
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_469_p0,
        din1 => grp_fu_469_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_469_p2);

    matrixmul_mux_42_dEe_U3 : component matrixmul_mux_42_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_4_fu_1014_p1,
        din2 => tmp_4_fu_1014_p2,
        din3 => tmp_4_fu_1014_p3,
        din4 => tmp_4_fu_1014_p4,
        din5 => tmp_22_reg_1507,
        dout => tmp_4_fu_1014_p6);

    matrixmul_mux_42_dEe_U4 : component matrixmul_mux_42_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_7_fu_1027_p1,
        din2 => tmp_7_fu_1027_p2,
        din3 => tmp_7_fu_1027_p3,
        din4 => tmp_7_fu_1027_p4,
        din5 => tmp_22_reg_1507,
        dout => tmp_7_fu_1027_p6);

    matrixmul_mux_42_dEe_U5 : component matrixmul_mux_42_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_9_fu_1040_p1,
        din2 => tmp_9_fu_1040_p2,
        din3 => tmp_9_fu_1040_p3,
        din4 => tmp_9_fu_1040_p4,
        din5 => tmp_22_reg_1507,
        dout => tmp_9_fu_1040_p6);

    matrixmul_mux_42_dEe_U6 : component matrixmul_mux_42_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_10_fu_1053_p1,
        din2 => tmp_10_fu_1053_p2,
        din3 => tmp_10_fu_1053_p3,
        din4 => tmp_10_fu_1053_p4,
        din5 => tmp_22_reg_1507,
        dout => tmp_10_fu_1053_p6);

    matrixmul_mul_32seOg_U7 : component matrixmul_mul_32seOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_4_reg_1611,
        din1 => grp_fu_1214_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1214_p2);

    matrixmul_mul_32seOg_U8 : component matrixmul_mul_32seOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_7_reg_1616,
        din1 => grp_fu_1239_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1239_p2);

    matrixmul_mul_32seOg_U9 : component matrixmul_mul_32seOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_9_reg_1621,
        din1 => grp_fu_1283_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1283_p2);

    matrixmul_mul_32seOg_U10 : component matrixmul_mul_32seOg
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_10_reg_1626,
        din1 => a_row_3_2_reg_1693,
        ce => ap_const_logic_1,
        dout => grp_fu_1298_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_382_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and not((exitcond_flatten_reg_1441 = ap_const_lv1_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
                i_reg_316 <= newIndex1_mid2_v_v_reg_1475;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_316 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
                indvar_flatten_reg_305 <= indvar_flatten_next_reg_1445;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_305 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
                j_reg_327 <= j_1_reg_1518;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                j_reg_327 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1441))) then
                a_2_addr_2_reg_1728 <= tmp_22_cast_fu_1306_p1(4 - 1 downto 0);
                tmp_12_3_reg_1733 <= tmp_12_3_fu_1315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                a_row_0_3_fu_98 <= a_row_0_2_fu_1207_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then
                a_row_1_3_fu_102 <= a_row_1_2_fu_1233_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                a_row_1_reg_1672 <= a_row_1_fu_1193_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                a_row_2_3_fu_106 <= a_row_2_2_fu_1276_p3;
                a_row_3_1_fu_110 <= a_row_3_2_fu_1262_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                a_row_3_2_reg_1693 <= a_row_3_2_fu_1262_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 <= exitcond_flatten_reg_1441;
                ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482 <= tmp_3_mid2_reg_1482;
                ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1489 <= tmp_mid2_5_reg_1489;
                ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455 <= tmp_mid2_reg_1455;
                ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441;
                ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1489 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1489;
                ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1441 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441;
                ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1489 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1489;
                exitcond_flatten_reg_1441 <= exitcond_flatten_fu_382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                ap_pipeline_reg_pp0_iter2_tmp_21_reg_1662 <= tmp_21_reg_1662;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                b_copy_0_3_11_fu_114 <= b_copy_0_3_18_fu_1007_p3;
                b_copy_0_3_12_fu_122 <= b_copy_0_3_16_fu_993_p3;
                b_copy_0_3_1_fu_126 <= b_copy_0_3_3_fu_986_p3;
                b_copy_0_3_8_fu_118 <= b_copy_0_3_17_fu_1000_p3;
                b_copy_1_3_11_fu_130 <= b_copy_1_3_18_fu_979_p3;
                b_copy_1_3_12_fu_138 <= b_copy_1_3_16_fu_965_p3;
                b_copy_1_3_1_fu_142 <= b_copy_1_3_3_fu_958_p3;
                b_copy_1_3_8_fu_134 <= b_copy_1_3_17_fu_972_p3;
                b_copy_2_3_11_fu_146 <= b_copy_2_3_18_fu_951_p3;
                b_copy_2_3_12_fu_154 <= b_copy_2_3_16_fu_937_p3;
                b_copy_2_3_1_fu_158 <= b_copy_2_3_3_fu_930_p3;
                b_copy_2_3_8_fu_150 <= b_copy_2_3_17_fu_944_p3;
                b_copy_3_3_11_fu_162 <= b_copy_3_3_18_fu_923_p3;
                b_copy_3_3_12_fu_170 <= b_copy_3_3_16_fu_909_p3;
                b_copy_3_3_1_fu_174 <= b_copy_3_3_3_fu_902_p3;
                b_copy_3_3_8_fu_166 <= b_copy_3_3_17_fu_916_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0))) then
                b_copy_0_3_19_reg_1575 <= a_1_Dout_A;
                b_copy_2_3_19_reg_1583 <= a_2_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_382_p2))) then
                exitcond_reg_1450 <= exitcond_fu_400_p2;
                tmp_3_mid2_reg_1482 <= tmp_3_mid2_fu_440_p3;
                tmp_mid2_5_reg_1489 <= tmp_mid2_5_fu_454_p3;
                tmp_mid2_reg_1455 <= tmp_mid2_fu_412_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                indvar_flatten_next_reg_1445 <= indvar_flatten_next_fu_388_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then
                j_1_reg_1518 <= j_1_fu_486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then
                j_mid2_reg_1498 <= j_mid2_fu_475_p3;
                tmp_22_reg_1507 <= tmp_22_fu_482_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_382_p2))) then
                newIndex1_mid2_v_v_reg_1475 <= newIndex1_mid2_v_v_fu_420_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                newIndex3_mid2_v_reg_1606 <= grp_fu_469_p2;
                tmp_10_reg_1626 <= tmp_10_fu_1053_p6;
                    tmp_15_reg_1591(4 downto 2) <= tmp_15_fu_598_p3(4 downto 2);
                tmp_4_reg_1611 <= tmp_4_fu_1014_p6;
                tmp_7_reg_1616 <= tmp_7_fu_1027_p6;
                tmp_9_reg_1621 <= tmp_9_fu_1040_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_339 <= a_0_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_343 <= a_0_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_354 <= grp_fu_347_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                sel_tmp1_reg_1654 <= sel_tmp1_fu_1176_p2;
                    tmp_17_reg_1631(4 downto 2) <= tmp_17_fu_1151_p3(4 downto 2);
                tmp_21_reg_1662 <= tmp_21_fu_1184_p2;
                tmp_5_reg_1646 <= tmp_5_fu_1171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441))) then
                tmp11_reg_1723 <= tmp11_fu_1302_p2;
                tmp_11_3_reg_1718 <= grp_fu_1298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441))) then
                tmp_11_1_reg_1708 <= grp_fu_1239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441))) then
                tmp_11_2_reg_1713 <= grp_fu_1283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then
                    tmp_11_reg_1530(4 downto 2) <= tmp_11_fu_500_p1(4 downto 2);
                    tmp_1_reg_1523(4 downto 2) <= tmp_1_fu_492_p3(4 downto 2);
                    tmp_20_cast_reg_1540(3 downto 0) <= tmp_20_cast_fu_518_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1441 = ap_const_lv1_0))) then
                    tmp_13_reg_1555(4 downto 2) <= tmp_13_fu_528_p3(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1441))) then
                tmp_6_reg_1703 <= grp_fu_1214_p2;
            end if;
        end if;
    end process;
    tmp_1_reg_1523(1 downto 0) <= "00";
    tmp_11_reg_1530(1 downto 0) <= "00";
    tmp_11_reg_1530(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    tmp_20_cast_reg_1540(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_13_reg_1555(1 downto 0) <= "01";
    tmp_13_reg_1555(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    tmp_15_reg_1591(1 downto 0) <= "10";
    tmp_15_reg_1591(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    tmp_17_reg_1631(1 downto 0) <= "11";
    tmp_17_reg_1631(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, exitcond_flatten_fu_382_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond_flatten_fu_382_p2)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                if (not(((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
            when ap_ST_fsm_pp0_stage4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
            when ap_ST_fsm_pp0_stage5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    a_0_Addr_A <= std_logic_vector(shift_left(unsigned(a_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_0_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, tmp_11_fu_500_p1, tmp_13_fu_528_p3, tmp_15_fu_598_p3, tmp_17_fu_1151_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter1)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_0_Addr_A_orig <= tmp_17_fu_1151_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_0_Addr_A_orig <= tmp_15_fu_598_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_0_Addr_A_orig <= tmp_13_fu_528_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_0_Addr_A_orig <= tmp_11_fu_500_p1(32 - 1 downto 0);
            else 
                a_0_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_0_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_0_Clk_A <= ap_clk;
    a_0_Din_A <= ap_const_lv32_0;

    a_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_0_EN_A <= ap_const_logic_1;
        else 
            a_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_0_Rst_A <= ap_rst;
    a_0_WEN_A <= ap_const_lv4_0;
    a_1_Addr_A <= std_logic_vector(shift_left(unsigned(a_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_1_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage0, tmp_11_reg_1530, tmp_20_cast_fu_518_p1, tmp_13_reg_1555, tmp_15_reg_1591, tmp_17_reg_1631, tmp_20_fu_537_p3)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter1)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                a_1_Addr_A_orig <= tmp_17_reg_1631(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                a_1_Addr_A_orig <= tmp_15_reg_1591(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                a_1_Addr_A_orig <= tmp_13_reg_1555(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                a_1_Addr_A_orig <= tmp_11_reg_1530(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                a_1_Addr_A_orig <= tmp_20_fu_537_p3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                a_1_Addr_A_orig <= tmp_20_cast_fu_518_p1(32 - 1 downto 0);
            else 
                a_1_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            a_1_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_1_Clk_A <= ap_clk;
    a_1_Din_A <= ap_const_lv32_0;

    a_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)))) then 
            a_1_EN_A <= ap_const_logic_1;
        else 
            a_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_1_Rst_A <= ap_rst;
    a_1_WEN_A <= ap_const_lv4_0;
    a_2_Addr_A <= std_logic_vector(shift_left(unsigned(a_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    a_2_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, tmp_20_cast_reg_1540, a_2_addr_2_reg_1728, ap_enable_reg_pp0_iter3, tmp_8_fu_505_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            a_2_Addr_A_orig <= std_logic_vector(resize(unsigned(a_2_addr_2_reg_1728),32));
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            a_2_Addr_A_orig <= tmp_20_cast_reg_1540(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then 
            a_2_Addr_A_orig <= tmp_8_fu_505_p1(32 - 1 downto 0);
        else 
            a_2_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    a_2_Clk_A <= ap_clk;
    a_2_Din_A <= tmp_12_3_reg_1733;

    a_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
            a_2_EN_A <= ap_const_logic_1;
        else 
            a_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_2_Rst_A <= ap_rst;

    a_2_WEN_A_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1489, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1489))))) then 
            a_2_WEN_A <= ap_const_lv4_F;
        else 
            a_2_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    a_3_Addr_A <= std_logic_vector(shift_left(unsigned(a_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_3_Addr_A_orig <= tmp_22_cast_fu_1306_p1(32 - 1 downto 0);
    a_3_Clk_A <= ap_clk;
    a_3_Din_A <= std_logic_vector(unsigned(tmp11_reg_1723) + unsigned(tmp12_fu_1311_p2));

    a_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            a_3_EN_A <= ap_const_logic_1;
        else 
            a_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_3_Rst_A <= ap_rst;

    a_3_WEN_A_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1489, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1489)))) then 
            a_3_WEN_A <= ap_const_lv4_F;
        else 
            a_3_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    a_4_Addr_A <= ap_const_lv32_0;
    a_4_Clk_A <= ap_clk;
    a_4_Din_A <= ap_const_lv32_0;
    a_4_EN_A <= ap_const_logic_0;
    a_4_Rst_A <= ap_rst;
    a_4_WEN_A <= ap_const_lv4_0;
    a_row_0_1_fu_1200_p3 <= 
        reg_354 when (tmp_5_reg_1646(0) = '1') else 
        a_row_0_3_fu_98;
    a_row_0_2_fu_1207_p3 <= 
        reg_354 when (sel_tmp1_reg_1654(0) = '1') else 
        a_row_0_1_fu_1200_p3;
    a_row_1_1_fu_1227_p3 <= 
        a_row_1_reg_1672 when (tmp_5_reg_1646(0) = '1') else 
        a_row_1_3_fu_102;
    a_row_1_2_fu_1233_p3 <= 
        a_row_1_reg_1672 when (sel_tmp1_reg_1654(0) = '1') else 
        a_row_1_1_fu_1227_p3;
    a_row_1_fu_1193_p3 <= 
        reg_343 when (ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482(0) = '1') else 
        a_1_Dout_A;
    a_row_2_1_fu_1269_p3 <= 
        reg_354 when (tmp_5_reg_1646(0) = '1') else 
        a_row_2_3_fu_106;
    a_row_2_2_fu_1276_p3 <= 
        reg_354 when (sel_tmp1_reg_1654(0) = '1') else 
        a_row_2_1_fu_1269_p3;
    a_row_3_2_fu_1262_p3 <= 
        reg_343 when (sel_tmp1_reg_1654(0) = '1') else 
        sel_tmp_fu_1255_p3;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state23 <= ap_CS_fsm(7 downto 7);

    ap_done_assign_proc : process(ap_CS_fsm_state23)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state23))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state23))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_copy_0_3_14_fu_675_p3 <= 
        b_copy_0_3_8_fu_118 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_0_3_9_fu_668_p3;
    b_copy_0_3_15_fu_683_p3 <= 
        b_copy_0_3_19_reg_1575 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_0_3_11_fu_114;
    b_copy_0_3_16_fu_993_p3 <= 
        b_copy_0_3_7_fu_660_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_12_fu_122;
    b_copy_0_3_17_fu_1000_p3 <= 
        b_copy_0_3_14_fu_675_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_8_fu_118;
    b_copy_0_3_18_fu_1007_p3 <= 
        b_copy_0_3_15_fu_683_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_11_fu_114;
    b_copy_0_3_2_fu_637_p3 <= 
        b_copy_0_3_1_fu_126 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_0_3_4_fu_624_p3;
    b_copy_0_3_3_fu_986_p3 <= 
        b_copy_0_3_2_fu_637_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_1_fu_126;
    b_copy_0_3_4_fu_624_p3 <= 
        b_copy_0_3_1_fu_126 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_0_3_fu_612_p3;
    b_copy_0_3_5_fu_645_p3 <= 
        b_copy_0_3_19_reg_1575 when (sel_tmp5_fu_607_p2(0) = '1') else 
        b_copy_0_3_12_fu_122;
    b_copy_0_3_6_fu_652_p3 <= 
        b_copy_0_3_12_fu_122 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_0_3_5_fu_645_p3;
    b_copy_0_3_7_fu_660_p3 <= 
        b_copy_0_3_12_fu_122 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_0_3_6_fu_652_p3;
    b_copy_0_3_9_fu_668_p3 <= 
        b_copy_0_3_19_reg_1575 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_0_3_8_fu_118;
    b_copy_0_3_fu_612_p3 <= 
        b_copy_0_3_1_fu_126 when (sel_tmp5_fu_607_p2(0) = '1') else 
        b_copy_0_3_19_reg_1575;
    b_copy_1_3_14_fu_746_p3 <= 
        b_copy_1_3_8_fu_134 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_1_3_9_fu_738_p3;
    b_copy_1_3_15_fu_754_p3 <= 
        a_1_Dout_A when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_1_3_11_fu_130;
    b_copy_1_3_16_fu_965_p3 <= 
        b_copy_1_3_7_fu_730_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_12_fu_138;
    b_copy_1_3_17_fu_972_p3 <= 
        b_copy_1_3_14_fu_746_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_8_fu_134;
    b_copy_1_3_18_fu_979_p3 <= 
        b_copy_1_3_15_fu_754_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_11_fu_130;
    b_copy_1_3_2_fu_706_p3 <= 
        b_copy_1_3_1_fu_142 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_1_3_4_fu_698_p3;
    b_copy_1_3_3_fu_958_p3 <= 
        b_copy_1_3_2_fu_706_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_1_fu_142;
    b_copy_1_3_4_fu_698_p3 <= 
        b_copy_1_3_1_fu_142 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_1_3_fu_690_p3;
    b_copy_1_3_5_fu_714_p3 <= 
        a_1_Dout_A when (sel_tmp5_fu_607_p2(0) = '1') else 
        b_copy_1_3_12_fu_138;
    b_copy_1_3_6_fu_722_p3 <= 
        b_copy_1_3_12_fu_138 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_1_3_5_fu_714_p3;
    b_copy_1_3_7_fu_730_p3 <= 
        b_copy_1_3_12_fu_138 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_1_3_6_fu_722_p3;
    b_copy_1_3_9_fu_738_p3 <= 
        a_1_Dout_A when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_1_3_8_fu_134;
    b_copy_1_3_fu_690_p3 <= 
        b_copy_1_3_1_fu_142 when (sel_tmp5_fu_607_p2(0) = '1') else 
        a_1_Dout_A;
    b_copy_2_3_14_fu_815_p3 <= 
        b_copy_2_3_8_fu_150 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_2_3_9_fu_808_p3;
    b_copy_2_3_15_fu_823_p3 <= 
        b_copy_2_3_19_reg_1583 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_2_3_11_fu_146;
    b_copy_2_3_16_fu_937_p3 <= 
        b_copy_2_3_7_fu_800_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_12_fu_154;
    b_copy_2_3_17_fu_944_p3 <= 
        b_copy_2_3_14_fu_815_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_8_fu_150;
    b_copy_2_3_18_fu_951_p3 <= 
        b_copy_2_3_15_fu_823_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_11_fu_146;
    b_copy_2_3_2_fu_777_p3 <= 
        b_copy_2_3_1_fu_158 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_2_3_4_fu_769_p3;
    b_copy_2_3_3_fu_930_p3 <= 
        b_copy_2_3_2_fu_777_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_1_fu_158;
    b_copy_2_3_4_fu_769_p3 <= 
        b_copy_2_3_1_fu_158 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_2_3_fu_762_p3;
    b_copy_2_3_5_fu_785_p3 <= 
        b_copy_2_3_19_reg_1583 when (sel_tmp5_fu_607_p2(0) = '1') else 
        b_copy_2_3_12_fu_154;
    b_copy_2_3_6_fu_792_p3 <= 
        b_copy_2_3_12_fu_154 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_2_3_5_fu_785_p3;
    b_copy_2_3_7_fu_800_p3 <= 
        b_copy_2_3_12_fu_154 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_2_3_6_fu_792_p3;
    b_copy_2_3_9_fu_808_p3 <= 
        b_copy_2_3_19_reg_1583 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_2_3_8_fu_150;
    b_copy_2_3_fu_762_p3 <= 
        b_copy_2_3_1_fu_158 when (sel_tmp5_fu_607_p2(0) = '1') else 
        b_copy_2_3_19_reg_1583;
    b_copy_3_3_14_fu_886_p3 <= 
        b_copy_3_3_8_fu_166 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_3_3_9_fu_878_p3;
    b_copy_3_3_15_fu_894_p3 <= 
        a_2_Dout_A when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_3_3_11_fu_162;
    b_copy_3_3_16_fu_909_p3 <= 
        b_copy_3_3_7_fu_870_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_12_fu_170;
    b_copy_3_3_17_fu_916_p3 <= 
        b_copy_3_3_14_fu_886_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_8_fu_166;
    b_copy_3_3_18_fu_923_p3 <= 
        b_copy_3_3_15_fu_894_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_11_fu_162;
    b_copy_3_3_2_fu_846_p3 <= 
        b_copy_3_3_1_fu_174 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_3_3_4_fu_838_p3;
    b_copy_3_3_3_fu_902_p3 <= 
        b_copy_3_3_2_fu_846_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_1_fu_174;
    b_copy_3_3_4_fu_838_p3 <= 
        b_copy_3_3_1_fu_174 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_3_3_fu_830_p3;
    b_copy_3_3_5_fu_854_p3 <= 
        a_2_Dout_A when (sel_tmp5_fu_607_p2(0) = '1') else 
        b_copy_3_3_12_fu_170;
    b_copy_3_3_6_fu_862_p3 <= 
        b_copy_3_3_12_fu_170 when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_3_3_5_fu_854_p3;
    b_copy_3_3_7_fu_870_p3 <= 
        b_copy_3_3_12_fu_170 when (sel_tmp9_fu_632_p2(0) = '1') else 
        b_copy_3_3_6_fu_862_p3;
    b_copy_3_3_9_fu_878_p3 <= 
        a_2_Dout_A when (sel_tmp7_fu_619_p2(0) = '1') else 
        b_copy_3_3_8_fu_166;
    b_copy_3_3_fu_830_p3 <= 
        b_copy_3_3_1_fu_174 when (sel_tmp5_fu_607_p2(0) = '1') else 
        a_2_Dout_A;
    exitcond_flatten_fu_382_p2 <= "1" when (indvar_flatten_phi_fu_309_p4 = ap_const_lv5_10) else "0";
    exitcond_fu_400_p2 <= "1" when (j_phi_fu_331_p4 = ap_const_lv3_4) else "0";
    grp_fu_1214_p1 <= 
        reg_354 when (sel_tmp1_reg_1654(0) = '1') else 
        a_row_0_1_fu_1200_p3;
    grp_fu_1239_p1 <= 
        a_row_1_reg_1672 when (sel_tmp1_reg_1654(0) = '1') else 
        a_row_1_1_fu_1227_p3;
    grp_fu_1283_p1 <= 
        reg_354 when (sel_tmp1_reg_1654(0) = '1') else 
        a_row_2_1_fu_1269_p3;
    grp_fu_347_p3 <= 
        reg_339 when (ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482(0) = '1') else 
        a_1_Dout_A;
    grp_fu_428_p0 <= 
        i_1_fu_394_p2 when (exitcond_fu_400_p2(0) = '1') else 
        i_phi_fu_320_p4;
    grp_fu_469_p0 <= (ap_const_lv1_1 & newIndex1_mid2_v_v_reg_1475);
    grp_fu_469_p1 <= ap_const_lv4_3(3 - 1 downto 0);
    i_1_fu_394_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(i_phi_fu_320_p4));

    i_phi_fu_320_p4_assign_proc : process(i_reg_316, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1441, ap_CS_fsm_pp0_stage0, newIndex1_mid2_v_v_reg_1475)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
            i_phi_fu_320_p4 <= newIndex1_mid2_v_v_reg_1475;
        else 
            i_phi_fu_320_p4 <= i_reg_316;
        end if; 
    end process;

    indvar_flatten_next_fu_388_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_309_p4) + unsigned(ap_const_lv5_1));

    indvar_flatten_phi_fu_309_p4_assign_proc : process(indvar_flatten_reg_305, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1441, ap_CS_fsm_pp0_stage0, indvar_flatten_next_reg_1445)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
            indvar_flatten_phi_fu_309_p4 <= indvar_flatten_next_reg_1445;
        else 
            indvar_flatten_phi_fu_309_p4 <= indvar_flatten_reg_305;
        end if; 
    end process;

    j_1_fu_486_p2 <= std_logic_vector(unsigned(j_mid2_fu_475_p3) + unsigned(ap_const_lv3_1));
    j_mid2_fu_475_p3 <= 
        ap_const_lv3_0 when (exitcond_reg_1450(0) = '1') else 
        j_reg_327;

    j_phi_fu_331_p4_assign_proc : process(j_reg_327, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1441, ap_CS_fsm_pp0_stage0, j_1_reg_1518)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1441 = ap_const_lv1_0))) then 
            j_phi_fu_331_p4 <= j_1_reg_1518;
        else 
            j_phi_fu_331_p4 <= j_reg_327;
        end if; 
    end process;

    newIndex1_mid2_v_v_fu_420_p3 <= 
        i_1_fu_394_p2 when (exitcond_fu_400_p2(0) = '1') else 
        i_phi_fu_320_p4;
    sel_tmp1_fu_1176_p2 <= (tmp_5_fu_1171_p2 and ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1482);
    sel_tmp5_fu_607_p2 <= "1" when (tmp_22_reg_1507 = ap_const_lv2_2) else "0";
    sel_tmp7_fu_619_p2 <= "1" when (tmp_22_reg_1507 = ap_const_lv2_1) else "0";
    sel_tmp9_fu_632_p2 <= "1" when (tmp_22_reg_1507 = ap_const_lv2_0) else "0";
    sel_tmp_fu_1255_p3 <= 
        a_1_Dout_A when (tmp_5_reg_1646(0) = '1') else 
        a_row_3_1_fu_110;
    tmp11_fu_1302_p2 <= std_logic_vector(unsigned(tmp_11_2_reg_1713) + unsigned(tmp_11_1_reg_1708));
    tmp12_fu_1311_p2 <= std_logic_vector(unsigned(tmp_11_3_reg_1718) + unsigned(tmp_6_reg_1703));
    tmp_10_fu_1053_p1 <= 
        b_copy_3_3_15_fu_894_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_11_fu_162;
    tmp_10_fu_1053_p2 <= 
        b_copy_3_3_14_fu_886_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_8_fu_166;
    tmp_10_fu_1053_p3 <= 
        b_copy_3_3_7_fu_870_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_12_fu_170;
    tmp_10_fu_1053_p4 <= 
        b_copy_3_3_2_fu_846_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_3_3_1_fu_174;
    tmp_11_fu_500_p1 <= std_logic_vector(resize(unsigned(tmp_1_fu_492_p3),64));
    tmp_12_3_fu_1315_p2 <= std_logic_vector(unsigned(tmp11_reg_1723) + unsigned(tmp12_fu_1311_p2));
    tmp_12_fu_523_p2 <= (tmp_1_reg_1523 or ap_const_lv5_1);
    tmp_13_fu_528_p3 <= (ap_const_lv59_0 & tmp_12_fu_523_p2);
    tmp_14_fu_593_p2 <= (tmp_1_reg_1523 or ap_const_lv5_2);
    tmp_15_fu_598_p3 <= (ap_const_lv59_0 & tmp_14_fu_593_p2);
    tmp_16_fu_1146_p2 <= (tmp_1_reg_1523 or ap_const_lv5_3);
    tmp_17_fu_1151_p3 <= (ap_const_lv59_0 & tmp_16_fu_1146_p2);
    tmp_18_fu_1160_p1 <= newIndex3_mid2_v_reg_1606(3 - 1 downto 0);
    tmp_19_cast_fu_1163_p3 <= (tmp_18_fu_1160_p1 & ap_const_lv2_0);
    tmp_19_fu_512_p2 <= std_logic_vector(unsigned(ap_const_lv4_4) + unsigned(tmp_8_cast_fu_509_p1));
    tmp_1_fu_492_p3 <= (grp_fu_428_p2 & ap_const_lv2_0);
    tmp_1_off_fu_370_p2 <= std_logic_vector(unsigned(i_phi_fu_320_p4) + unsigned(ap_const_lv3_2));
    tmp_20_cast_fu_518_p1 <= std_logic_vector(resize(unsigned(tmp_19_fu_512_p2),64));
    tmp_20_fu_537_p3 <= (ap_const_lv61_1 & j_mid2_reg_1498);
    tmp_21_fu_1184_p2 <= std_logic_vector(unsigned(tmp_19_cast_fu_1163_p3) + unsigned(tmp_8_cast6_fu_1181_p1));
    tmp_22_cast_fu_1306_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter2_tmp_21_reg_1662),64));
    tmp_22_fu_482_p1 <= j_mid2_fu_475_p3(2 - 1 downto 0);
    tmp_3_fu_364_p2 <= "1" when (unsigned(i_phi_fu_320_p4) < unsigned(ap_const_lv3_3)) else "0";
    tmp_3_mid1_fu_434_p2 <= "1" when (unsigned(i_1_fu_394_p2) < unsigned(ap_const_lv3_3)) else "0";
    tmp_3_mid2_fu_440_p3 <= 
        tmp_3_mid1_fu_434_p2 when (exitcond_fu_400_p2(0) = '1') else 
        tmp_3_fu_364_p2;
    tmp_4_fu_1014_p1 <= 
        b_copy_0_3_15_fu_683_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_11_fu_114;
    tmp_4_fu_1014_p2 <= 
        b_copy_0_3_14_fu_675_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_8_fu_118;
    tmp_4_fu_1014_p3 <= 
        b_copy_0_3_7_fu_660_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_12_fu_122;
    tmp_4_fu_1014_p4 <= 
        b_copy_0_3_2_fu_637_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_0_3_1_fu_126;
    tmp_5_fu_1171_p2 <= "1" when (j_mid2_reg_1498 = ap_const_lv3_0) else "0";
    tmp_7_fu_1027_p1 <= 
        b_copy_1_3_15_fu_754_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_11_fu_130;
    tmp_7_fu_1027_p2 <= 
        b_copy_1_3_14_fu_746_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_8_fu_134;
    tmp_7_fu_1027_p3 <= 
        b_copy_1_3_7_fu_730_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_12_fu_138;
    tmp_7_fu_1027_p4 <= 
        b_copy_1_3_2_fu_706_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_1_3_1_fu_142;
    tmp_8_cast6_fu_1181_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1498),5));
    tmp_8_cast_fu_509_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1498),4));
    tmp_8_fu_505_p1 <= std_logic_vector(resize(unsigned(j_mid2_reg_1498),64));
    tmp_9_fu_1040_p1 <= 
        b_copy_2_3_15_fu_823_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_11_fu_146;
    tmp_9_fu_1040_p2 <= 
        b_copy_2_3_14_fu_815_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_8_fu_150;
    tmp_9_fu_1040_p3 <= 
        b_copy_2_3_7_fu_800_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_12_fu_154;
    tmp_9_fu_1040_p4 <= 
        b_copy_2_3_2_fu_777_p3 when (ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1455(0) = '1') else 
        b_copy_2_3_1_fu_158;
    tmp_fu_358_p2 <= "1" when (i_phi_fu_320_p4 = ap_const_lv3_0) else "0";
    tmp_mid1_4_fu_448_p2 <= "1" when (unsigned(i_phi_fu_320_p4) > unsigned(ap_const_lv3_4)) else "0";
    tmp_mid1_fu_406_p2 <= "1" when (i_1_fu_394_p2 = ap_const_lv3_0) else "0";
    tmp_mid2_5_fu_454_p3 <= 
        tmp_mid1_4_fu_448_p2 when (exitcond_fu_400_p2(0) = '1') else 
        tmp_s_fu_376_p2;
    tmp_mid2_fu_412_p3 <= 
        tmp_mid1_fu_406_p2 when (exitcond_fu_400_p2(0) = '1') else 
        tmp_fu_358_p2;
    tmp_s_fu_376_p2 <= "1" when (unsigned(tmp_1_off_fu_370_p2) < unsigned(ap_const_lv3_3)) else "0";
end behav;
