;redcode
;assert 1
	SPL 0, #2
	MOV -1, <-26
	SLT 151, <290
	MOV 117, <-20
	MOV 117, <-20
	SUB 850, -20
	MOV -7, <-20
	SPL 0, <743
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SPL 0, #2
	SLT 0, @90
	SPL 0, #2
	CMP 10, 9
	MOV -7, <-20
	SUB 12, @10
	SPL 0, #2
	MOV -7, <-20
	SUB 0, <-12
	SPL 0, <743
	ADD 271, @60
	DJN @-30, 9
	SUB @127, 106
	SUB @121, 103
	SUB #10, 1
	SUB #10, 1
	DAT #100, #17
	SPL 0, <-742
	ADD 10, 9
	SLT 0, @90
	SLT 0, @90
	SUB @127, 106
	ADD 271, @60
	SLT 0, @90
	MOV -47, <-20
	MOV -7, <-20
	SUB #10, 1
	DAT <0, #-7
	MOV -7, <-20
	DAT #300, #90
	DAT #210, #10
	DAT #210, #60
	SPL <815, #410
	SPL <815, #410
	MOV -7, <-20
	DAT #210, #60
	MOV 117, <-20
	MOV -7, <-20
	MOV 117, <-20
	SPL <815, #410
