[13:45:15.122] <TB1>     INFO: *** Welcome to pxar ***
[13:45:15.122] <TB1>     INFO: *** Today: 2016/04/14
[13:45:15.129] <TB1>     INFO: *** Version: b2a7-dirty
[13:45:15.129] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:15.130] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:15.130] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:15.130] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:15.207] <TB1>     INFO:         clk: 4
[13:45:15.207] <TB1>     INFO:         ctr: 4
[13:45:15.207] <TB1>     INFO:         sda: 19
[13:45:15.207] <TB1>     INFO:         tin: 9
[13:45:15.207] <TB1>     INFO:         level: 15
[13:45:15.207] <TB1>     INFO:         triggerdelay: 0
[13:45:15.207] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:15.207] <TB1>     INFO: Log level: DEBUG
[13:45:15.217] <TB1>     INFO: Found DTB DTB_WRECOM
[13:45:15.226] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:45:15.229] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:45:15.232] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:16.791] <TB1>     INFO: DUT info: 
[13:45:16.791] <TB1>     INFO: The DUT currently contains the following objects:
[13:45:16.791] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:16.791] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:16.791] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:16.791] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:16.791] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.791] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.792] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.792] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.792] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.792] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:16.792] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:16.793] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:16.794] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:16.795] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:16.795] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:16.795] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:16.795] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:16.795] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:16.802] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31977472
[13:45:16.802] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x15dbf90
[13:45:16.802] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1552770
[13:45:16.802] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0059d94010
[13:45:16.802] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f005ffff510
[13:45:16.802] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32043008 fPxarMemory = 0x7f0059d94010
[13:45:16.803] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[13:45:16.804] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:45:16.804] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:45:16.804] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:17.204] <TB1>     INFO: enter 'restricted' command line mode
[13:45:17.204] <TB1>     INFO: enter test to run
[13:45:17.205] <TB1>     INFO:   test: FPIXTest no parameter change
[13:45:17.205] <TB1>     INFO:   running: fpixtest
[13:45:17.205] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:17.208] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:17.209] <TB1>     INFO: ######################################################################
[13:45:17.209] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:45:17.209] <TB1>     INFO: ######################################################################
[13:45:17.213] <TB1>     INFO: ######################################################################
[13:45:17.213] <TB1>     INFO: PixTestPretest::doTest()
[13:45:17.213] <TB1>     INFO: ######################################################################
[13:45:17.216] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:17.216] <TB1>     INFO:    PixTestPretest::programROC() 
[13:45:17.216] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:35.234] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:45:35.234] <TB1>     INFO: IA differences per ROC:  17.7 18.5 20.1 19.3 17.7 21.7 15.3 19.3 19.3 17.7 17.7 17.7 20.1 18.5 19.3 18.5
[13:45:35.304] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:35.304] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:45:35.304] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:35.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:45:35.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:45:35.608] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:45:35.709] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[13:45:35.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:45:35.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.7188 mA
[13:45:36.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  75 Ia 23.9188 mA
[13:45:36.115] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:45:36.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[13:45:36.316] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[13:45:36.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 23.9188 mA
[13:45:36.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 26.3188 mA
[13:45:36.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  65 Ia 23.1188 mA
[13:45:36.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  70 Ia 24.7188 mA
[13:45:36.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  67 Ia 23.9188 mA
[13:45:36.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 19.9188 mA
[13:45:37.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana 103 Ia 24.7188 mA
[13:45:37.124] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana 100 Ia 24.7188 mA
[13:45:37.225] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  97 Ia 23.9188 mA
[13:45:37.326] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[13:45:37.427] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[13:45:37.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[13:45:37.629] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[13:45:37.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:45:37.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.7188 mA
[13:45:37.932] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  85 Ia 23.9188 mA
[13:45:38.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.5188 mA
[13:45:38.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  93 Ia 24.7188 mA
[13:45:38.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  90 Ia 24.7188 mA
[13:45:38.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  87 Ia 23.9188 mA
[13:45:38.439] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:45:38.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:45:38.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 23.9188 mA
[13:45:38.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.7188 mA
[13:45:38.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.1188 mA
[13:45:38.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.7188 mA
[13:45:39.044] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.9188 mA
[13:45:39.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[13:45:39.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[13:45:39.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[13:45:39.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[13:45:39.551] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:45:39.651] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[13:45:39.752] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[13:45:39.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:45:39.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:45:39.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  75
[13:45:39.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  67
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  97
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  87
[13:45:39.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[13:45:39.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[13:45:39.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:45:39.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:45:39.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[13:45:41.609] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:45:41.609] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  18.5  18.5  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  19.3  18.5  18.5
[13:45:41.641] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:41.641] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:41.641] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:41.777] <TB1>     INFO: Expecting 231680 events.
[13:45:49.968] <TB1>     INFO: 231680 events read in total (7473ms).
[13:45:50.122] <TB1>     INFO: Test took 8479ms.
[13:45:50.325] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 112 and Delta(CalDel) = 62
[13:45:50.329] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 104 and Delta(CalDel) = 58
[13:45:50.332] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 57
[13:45:50.336] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 64
[13:45:50.340] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:45:50.343] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 126 and Delta(CalDel) = 62
[13:45:50.347] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:45:50.350] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:45:50.354] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:45:50.358] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 64
[13:45:50.362] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:45:50.365] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:45:50.369] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 116 and Delta(CalDel) = 59
[13:45:50.372] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 63
[13:45:50.376] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 102 and Delta(CalDel) = 63
[13:45:50.380] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:45:50.420] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:45:50.458] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:50.458] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:45:50.458] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:50.594] <TB1>     INFO: Expecting 231680 events.
[13:45:58.936] <TB1>     INFO: 231680 events read in total (7627ms).
[13:45:58.942] <TB1>     INFO: Test took 8480ms.
[13:45:58.966] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:45:59.282] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[13:45:59.285] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:45:59.289] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[13:45:59.292] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[13:45:59.296] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:45:59.299] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:45:59.303] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[13:45:59.311] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:45:59.321] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:45:59.326] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:45:59.330] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:45:59.333] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30
[13:45:59.337] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[13:45:59.341] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31.5
[13:45:59.345] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:45:59.380] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:45:59.380] <TB1>     INFO: CalDel:      130   118   126   147   140   130   134   146   146   142   139   149   141   148   139   143
[13:45:59.380] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:45:59.385] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat
[13:45:59.385] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C1.dat
[13:45:59.385] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C2.dat
[13:45:59.385] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C3.dat
[13:45:59.385] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C4.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C5.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C6.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C7.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C8.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C9.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C10.dat
[13:45:59.386] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C11.dat
[13:45:59.387] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C12.dat
[13:45:59.387] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C13.dat
[13:45:59.387] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C14.dat
[13:45:59.387] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:59.387] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:59.387] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:59.387] <TB1>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:45:59.387] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:45:59.473] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:45:59.473] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:45:59.473] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:45:59.473] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:45:59.475] <TB1>     INFO: ######################################################################
[13:45:59.475] <TB1>     INFO: PixTestTiming::doTest()
[13:45:59.476] <TB1>     INFO: ######################################################################
[13:45:59.476] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:59.476] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:45:59.476] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:59.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:02.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:05.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:07.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:09.702] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:11.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:14.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:16.524] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:18.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:20.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:22.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:25.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:27.332] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:29.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:31.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:34.163] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:36.442] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:46:37.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:46:39.481] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:46:40.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:46:42.524] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:46:44.043] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:46:45.563] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:46:47.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:46:48.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:46:51.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:46:52.879] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:46:54.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:46:55.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:46:57.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:46:58.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:00.491] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:02.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:05.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:06.936] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:08.457] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:09.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:11.497] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:13.018] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:14.539] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:16.059] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:47:22.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:47:24.164] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:47:25.684] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:47:27.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:47:40.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:47:41.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:47:44.116] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:47:45.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:47:51.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:47:53.666] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:47:55.940] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:47:58.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:00.488] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:02.761] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:05.034] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:07.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:08.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:11.101] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:13.377] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:15.649] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:17.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:20.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:22.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:24.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:48:26.636] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:48:28.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:48:31.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:48:33.456] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:48:35.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:48:37.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:48:40.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:48:42.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:48:44.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:48:47.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:48:49.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:48:51.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:48:53.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:48:56.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:48:58.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:49:00.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:49:02.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:49:03.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:49:05.489] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:49:07.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:49:08.529] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:49:10.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:49:11.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:49:13.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:49:14.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:49:18.197] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:49:21.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:49:24.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:49:28.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:49:31.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:49:35.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:49:38.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:49:40.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:49:42.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:49:43.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:49:45.056] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:49:46.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:49:48.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:49:49.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:49:51.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:49:52.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:49:54.366] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:49:55.886] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:49:57.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:49:58.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:50:00.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:50:02.720] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:50:04.239] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:50:05.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:50:08.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:50:10.497] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:50:12.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:50:15.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:50:17.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:50:19.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:50:21.864] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:50:24.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:50:26.411] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:50:28.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:50:30.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:50:33.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:50:35.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:50:37.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:50:40.437] <TB1>     INFO: TBM Phase Settings: 240
[13:50:40.437] <TB1>     INFO: 400MHz Phase: 4
[13:50:40.437] <TB1>     INFO: 160MHz Phase: 7
[13:50:40.437] <TB1>     INFO: Functional Phase Area: 4
[13:50:40.440] <TB1>     INFO: Test took 280964 ms.
[13:50:40.440] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:50:40.441] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:40.441] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:50:40.441] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:40.441] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:50:41.958] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:50:45.169] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:50:48.381] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:50:52.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:50:54.992] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:50:58.204] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:51:01.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:51:03.499] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:51:05.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:51:06.540] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:51:08.059] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:51:09.580] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:51:11.101] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:51:12.621] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:51:14.141] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:51:15.662] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:51:17.181] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:51:18.701] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:51:20.975] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:51:23.249] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:51:25.522] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:51:27.796] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:51:30.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:51:31.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:51:33.109] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:51:34.629] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:51:36.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:51:39.177] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:51:41.450] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:51:43.725] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:51:45.999] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:51:47.518] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:51:49.038] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:51:50.559] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:51:52.832] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:51:55.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:51:57.380] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:51:59.653] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:52:01.927] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:52:03.446] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:52:04.966] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:52:06.486] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:52:08.759] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:52:11.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:52:13.306] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:52:15.579] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:52:17.852] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:52:19.373] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:52:20.892] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:52:22.414] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:52:24.687] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:52:26.961] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:52:29.234] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:52:31.508] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:52:33.781] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:52:35.300] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:52:36.820] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:52:38.340] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:52:39.860] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:52:41.380] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:52:42.900] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:52:44.419] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:52:45.939] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:52:47.842] <TB1>     INFO: ROC Delay Settings: 228
[13:52:47.842] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:52:47.842] <TB1>     INFO: ROC Port 0 Delay: 4
[13:52:47.842] <TB1>     INFO: ROC Port 1 Delay: 4
[13:52:47.842] <TB1>     INFO: Functional ROC Area: 5
[13:52:47.845] <TB1>     INFO: Test took 127404 ms.
[13:52:47.845] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:52:47.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:47.845] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:52:47.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:48.984] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4288 4288 4288 4288 4289 4288 428b 4288 e062 c000 a101 80c0 4288 4288 4288 4288 4288 4289 4289 4288 e062 c000 
[13:52:48.984] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4288 4288 4289 4288 428b 4288 4288 4288 e022 c000 a102 8000 4289 4289 4289 4289 4289 4289 4289 4289 e022 c000 
[13:52:48.984] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4289 4289 428b 4289 4288 4289 4289 4289 e022 c000 a103 8040 4289 4289 4289 4289 4289 4288 4288 4289 e022 c000 
[13:52:48.984] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:53:03.294] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:03.294] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:53:17.536] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:17.536] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:53:31.819] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:31.819] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:53:46.106] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:46.107] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:54:00.339] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:00.339] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:54:14.467] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:14.467] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:54:28.722] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:28.722] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:54:42.861] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:42.861] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:54:57.007] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:57.007] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:55:11.117] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:11.496] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:11.508] <TB1>     INFO: Decoding statistics:
[13:55:11.508] <TB1>     INFO:   General information:
[13:55:11.508] <TB1>     INFO: 	 16bit words read:         240000000
[13:55:11.508] <TB1>     INFO: 	 valid events total:       20000000
[13:55:11.508] <TB1>     INFO: 	 empty events:             20000000
[13:55:11.508] <TB1>     INFO: 	 valid events with pixels: 0
[13:55:11.508] <TB1>     INFO: 	 valid pixel hits:         0
[13:55:11.508] <TB1>     INFO:   Event errors: 	           0
[13:55:11.509] <TB1>     INFO: 	 start marker:             0
[13:55:11.509] <TB1>     INFO: 	 stop marker:              0
[13:55:11.509] <TB1>     INFO: 	 overflow:                 0
[13:55:11.509] <TB1>     INFO: 	 invalid 5bit words:       0
[13:55:11.509] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:55:11.509] <TB1>     INFO:   TBM errors: 		           0
[13:55:11.509] <TB1>     INFO: 	 flawed TBM headers:       0
[13:55:11.509] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:55:11.509] <TB1>     INFO: 	 event ID mismatches:      0
[13:55:11.509] <TB1>     INFO:   ROC errors: 		           0
[13:55:11.509] <TB1>     INFO: 	 missing ROC header(s):    0
[13:55:11.509] <TB1>     INFO: 	 misplaced readback start: 0
[13:55:11.509] <TB1>     INFO:   Pixel decoding errors:	   0
[13:55:11.509] <TB1>     INFO: 	 pixel data incomplete:    0
[13:55:11.509] <TB1>     INFO: 	 pixel address:            0
[13:55:11.509] <TB1>     INFO: 	 pulse height fill bit:    0
[13:55:11.509] <TB1>     INFO: 	 buffer corruption:        0
[13:55:11.509] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.509] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:55:11.509] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.509] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.509] <TB1>     INFO:    Read back bit status: 1
[13:55:11.509] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.509] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.509] <TB1>     INFO:    Timings are good!
[13:55:11.509] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.509] <TB1>     INFO: Test took 143664 ms.
[13:55:11.509] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:55:11.509] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:55:11.509] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:11.509] <TB1>     INFO: PixTestTiming::doTest took 552036 ms.
[13:55:11.509] <TB1>     INFO: PixTestTiming::doTest() done
[13:55:11.509] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:55:11.509] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:55:11.510] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:55:11.510] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:55:11.510] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:55:11.510] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:55:11.510] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:55:11.863] <TB1>     INFO: ######################################################################
[13:55:11.863] <TB1>     INFO: PixTestAlive::doTest()
[13:55:11.863] <TB1>     INFO: ######################################################################
[13:55:11.866] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.866] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:11.866] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:11.867] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:12.213] <TB1>     INFO: Expecting 41600 events.
[13:55:16.310] <TB1>     INFO: 41600 events read in total (3382ms).
[13:55:16.311] <TB1>     INFO: Test took 4444ms.
[13:55:16.319] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:16.319] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:55:16.319] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:55:16.694] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:55:16.694] <TB1>     INFO: number of dead pixels (per ROC):     1    0    2    0    0    0    0    0    0    0    0    0    1    1    0    0
[13:55:16.694] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    2    0    0    0    0    0    0    0    0    0    1    1    0    0
[13:55:16.697] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:16.697] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:16.697] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:16.698] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:17.042] <TB1>     INFO: Expecting 41600 events.
[13:55:20.014] <TB1>     INFO: 41600 events read in total (2257ms).
[13:55:20.014] <TB1>     INFO: Test took 3316ms.
[13:55:20.014] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:20.014] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:55:20.014] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:55:20.015] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:55:20.418] <TB1>     INFO: PixTestAlive::maskTest() done
[13:55:20.418] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:55:20.421] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:20.421] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:20.421] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:20.424] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:20.768] <TB1>     INFO: Expecting 41600 events.
[13:55:24.847] <TB1>     INFO: 41600 events read in total (3365ms).
[13:55:24.847] <TB1>     INFO: Test took 4423ms.
[13:55:24.855] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:24.855] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:55:24.855] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:55:25.233] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:55:25.233] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:55:25.233] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:55:25.234] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:55:25.242] <TB1>     INFO: ######################################################################
[13:55:25.242] <TB1>     INFO: PixTestTrim::doTest()
[13:55:25.242] <TB1>     INFO: ######################################################################
[13:55:25.245] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:25.245] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:55:25.245] <TB1>     INFO:    ----------------------------------------------------------------------
[13:55:25.321] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:55:25.321] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:55:25.350] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:25.350] <TB1>     INFO:     run 1 of 1
[13:55:25.351] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:25.694] <TB1>     INFO: Expecting 5025280 events.
[13:56:10.517] <TB1>     INFO: 1382824 events read in total (44109ms).
[13:56:54.526] <TB1>     INFO: 2751704 events read in total (88118ms).
[13:57:38.752] <TB1>     INFO: 4129544 events read in total (132345ms).
[13:58:07.368] <TB1>     INFO: 5025280 events read in total (160960ms).
[13:58:07.409] <TB1>     INFO: Test took 162058ms.
[13:58:07.470] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:07.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:09.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:10.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:11.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:13.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:14.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:15.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:17.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:18.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:20.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:21.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:22.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:24.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:25.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:26.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:28.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:29.606] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236261376
[13:58:29.610] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.071 minThrLimit = 105.056 minThrNLimit = 131.296 -> result = 105.071 -> 105
[13:58:29.610] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.239 minThrLimit = 100.218 minThrNLimit = 127.319 -> result = 100.239 -> 100
[13:58:29.610] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9358 minThrLimit = 94.8846 minThrNLimit = 126.082 -> result = 94.9358 -> 94
[13:58:29.611] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7391 minThrLimit = 91.6405 minThrNLimit = 117.911 -> result = 91.7391 -> 91
[13:58:29.611] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9643 minThrLimit = 92.921 minThrNLimit = 119.008 -> result = 92.9643 -> 92
[13:58:29.612] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.312 minThrLimit = 104.303 minThrNLimit = 133.147 -> result = 104.312 -> 104
[13:58:29.612] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0754 minThrLimit = 92.0568 minThrNLimit = 113.406 -> result = 92.0754 -> 92
[13:58:29.612] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2365 minThrLimit = 90.2239 minThrNLimit = 114.378 -> result = 90.2365 -> 90
[13:58:29.613] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7211 minThrLimit = 94.69 minThrNLimit = 120.135 -> result = 94.7211 -> 94
[13:58:29.613] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1798 minThrLimit = 86.1528 minThrNLimit = 105.641 -> result = 86.1798 -> 86
[13:58:29.614] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6416 minThrLimit = 91.6078 minThrNLimit = 118.428 -> result = 91.6416 -> 91
[13:58:29.614] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9686 minThrLimit = 88.9665 minThrNLimit = 110.791 -> result = 88.9686 -> 88
[13:58:29.614] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.085 minThrLimit = 94.049 minThrNLimit = 121.007 -> result = 94.085 -> 94
[13:58:29.615] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.792 minThrLimit = 95.7906 minThrNLimit = 122.045 -> result = 95.792 -> 95
[13:58:29.615] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.416 minThrLimit = 104.387 minThrNLimit = 128.842 -> result = 104.416 -> 104
[13:58:29.615] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9353 minThrLimit = 83.9351 minThrNLimit = 109.419 -> result = 83.9353 -> 83
[13:58:29.615] <TB1>     INFO: ROC 0 VthrComp = 105
[13:58:29.616] <TB1>     INFO: ROC 1 VthrComp = 100
[13:58:29.616] <TB1>     INFO: ROC 2 VthrComp = 94
[13:58:29.616] <TB1>     INFO: ROC 3 VthrComp = 91
[13:58:29.617] <TB1>     INFO: ROC 4 VthrComp = 92
[13:58:29.618] <TB1>     INFO: ROC 5 VthrComp = 104
[13:58:29.618] <TB1>     INFO: ROC 6 VthrComp = 92
[13:58:29.618] <TB1>     INFO: ROC 7 VthrComp = 90
[13:58:29.618] <TB1>     INFO: ROC 8 VthrComp = 94
[13:58:29.618] <TB1>     INFO: ROC 9 VthrComp = 86
[13:58:29.619] <TB1>     INFO: ROC 10 VthrComp = 91
[13:58:29.619] <TB1>     INFO: ROC 11 VthrComp = 88
[13:58:29.619] <TB1>     INFO: ROC 12 VthrComp = 94
[13:58:29.619] <TB1>     INFO: ROC 13 VthrComp = 95
[13:58:29.619] <TB1>     INFO: ROC 14 VthrComp = 104
[13:58:29.619] <TB1>     INFO: ROC 15 VthrComp = 83
[13:58:29.619] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:58:29.619] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:58:29.635] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:29.635] <TB1>     INFO:     run 1 of 1
[13:58:29.635] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:29.980] <TB1>     INFO: Expecting 5025280 events.
[13:59:06.321] <TB1>     INFO: 888480 events read in total (35626ms).
[13:59:40.318] <TB1>     INFO: 1774344 events read in total (69623ms).
[14:00:14.947] <TB1>     INFO: 2658808 events read in total (104252ms).
[14:00:50.385] <TB1>     INFO: 3534584 events read in total (139690ms).
[14:01:25.901] <TB1>     INFO: 4405232 events read in total (175207ms).
[14:01:51.158] <TB1>     INFO: 5025280 events read in total (200463ms).
[14:01:51.233] <TB1>     INFO: Test took 201598ms.
[14:01:51.419] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:51.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:53.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:55.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:56.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:58.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:59.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:01.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:03.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:04.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:06.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:08.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:09.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:11.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:12.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:14.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:16.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:17.849] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280653824
[14:02:17.852] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.7463 for pixel 10/79 mean/min/max = 46.2685/33.7386/58.7984
[14:02:17.852] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.8451 for pixel 5/0 mean/min/max = 44.2052/31.5213/56.8891
[14:02:17.853] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.4053 for pixel 0/7 mean/min/max = 43.9616/33.8504/54.0729
[14:02:17.853] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.201 for pixel 4/5 mean/min/max = 45.6309/32.8862/58.3756
[14:02:17.854] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1077 for pixel 0/24 mean/min/max = 44.9444/33.6973/56.1915
[14:02:17.854] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.61 for pixel 14/10 mean/min/max = 46.5125/34.326/58.699
[14:02:17.854] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.9172 for pixel 5/75 mean/min/max = 45.955/32.694/59.216
[14:02:17.854] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.6602 for pixel 11/79 mean/min/max = 44.7879/33.8861/55.6897
[14:02:17.855] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.8621 for pixel 5/61 mean/min/max = 46.0978/33.0644/59.1313
[14:02:17.855] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.6985 for pixel 5/1 mean/min/max = 45.2517/31.7663/58.7372
[14:02:17.855] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.7506 for pixel 9/7 mean/min/max = 45.3054/32.8499/57.7609
[14:02:17.856] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.3252 for pixel 2/22 mean/min/max = 46.4483/34.4548/58.4417
[14:02:17.856] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.4534 for pixel 24/3 mean/min/max = 44.7921/32.0072/57.5771
[14:02:17.856] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.4626 for pixel 1/29 mean/min/max = 44.9262/33.2938/56.5586
[14:02:17.857] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.4363 for pixel 4/7 mean/min/max = 47.7078/33.8475/61.568
[14:02:17.857] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.6895 for pixel 0/0 mean/min/max = 44.6874/32.9146/56.4602
[14:02:17.857] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:17.989] <TB1>     INFO: Expecting 411648 events.
[14:02:25.625] <TB1>     INFO: 411648 events read in total (6921ms).
[14:02:25.631] <TB1>     INFO: Expecting 411648 events.
[14:02:33.283] <TB1>     INFO: 411648 events read in total (6984ms).
[14:02:33.291] <TB1>     INFO: Expecting 411648 events.
[14:02:40.901] <TB1>     INFO: 411648 events read in total (6946ms).
[14:02:40.912] <TB1>     INFO: Expecting 411648 events.
[14:02:48.518] <TB1>     INFO: 411648 events read in total (6948ms).
[14:02:48.532] <TB1>     INFO: Expecting 411648 events.
[14:02:56.063] <TB1>     INFO: 411648 events read in total (6877ms).
[14:02:56.079] <TB1>     INFO: Expecting 411648 events.
[14:03:03.735] <TB1>     INFO: 411648 events read in total (6996ms).
[14:03:03.755] <TB1>     INFO: Expecting 411648 events.
[14:03:11.367] <TB1>     INFO: 411648 events read in total (6962ms).
[14:03:11.389] <TB1>     INFO: Expecting 411648 events.
[14:03:18.785] <TB1>     INFO: 411648 events read in total (6738ms).
[14:03:18.809] <TB1>     INFO: Expecting 411648 events.
[14:03:26.377] <TB1>     INFO: 411648 events read in total (6915ms).
[14:03:26.404] <TB1>     INFO: Expecting 411648 events.
[14:03:33.953] <TB1>     INFO: 411648 events read in total (6904ms).
[14:03:33.983] <TB1>     INFO: Expecting 411648 events.
[14:03:41.491] <TB1>     INFO: 411648 events read in total (6859ms).
[14:03:41.524] <TB1>     INFO: Expecting 411648 events.
[14:03:48.954] <TB1>     INFO: 411648 events read in total (6790ms).
[14:03:48.000] <TB1>     INFO: Expecting 411648 events.
[14:03:56.457] <TB1>     INFO: 411648 events read in total (6831ms).
[14:03:56.495] <TB1>     INFO: Expecting 411648 events.
[14:04:04.049] <TB1>     INFO: 411648 events read in total (6920ms).
[14:04:04.088] <TB1>     INFO: Expecting 411648 events.
[14:04:11.675] <TB1>     INFO: 411648 events read in total (6956ms).
[14:04:11.717] <TB1>     INFO: Expecting 411648 events.
[14:04:19.181] <TB1>     INFO: 411648 events read in total (6836ms).
[14:04:19.228] <TB1>     INFO: Test took 121371ms.
[14:04:19.723] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4723 < 35 for itrim+1 = 98; old thr = 34.6757 ... break
[14:04:19.765] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1727 < 35 for itrim = 103; old thr = 34.3445 ... break
[14:04:19.808] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2233 < 35 for itrim = 96; old thr = 34.5981 ... break
[14:04:19.851] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2133 < 35 for itrim+1 = 111; old thr = 34.8924 ... break
[14:04:19.883] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1796 < 35 for itrim = 92; old thr = 34.6294 ... break
[14:04:19.927] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0034 < 35 for itrim = 127; old thr = 34.1541 ... break
[14:04:19.955] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7856 < 35 for itrim+1 = 102; old thr = 34.5097 ... break
[14:04:19.986] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2937 < 35 for itrim = 94; old thr = 34.573 ... break
[14:04:20.021] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1228 < 35 for itrim = 106; old thr = 34.1536 ... break
[14:04:20.056] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0499 < 35 for itrim = 97; old thr = 34.23 ... break
[14:04:20.103] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.111 < 35 for itrim = 117; old thr = 34.618 ... break
[14:04:20.135] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4291 < 35 for itrim = 97; old thr = 34.3747 ... break
[14:04:20.179] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.252 < 35 for itrim+1 = 104; old thr = 34.8799 ... break
[14:04:20.228] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8784 < 35 for itrim+1 = 112; old thr = 34.7426 ... break
[14:04:20.259] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0295 < 35 for itrim = 115; old thr = 33.4043 ... break
[14:04:20.295] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4314 < 35 for itrim+1 = 95; old thr = 34.7928 ... break
[14:04:20.373] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:04:20.383] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:20.383] <TB1>     INFO:     run 1 of 1
[14:04:20.384] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:20.736] <TB1>     INFO: Expecting 5025280 events.
[14:04:56.188] <TB1>     INFO: 873840 events read in total (34737ms).
[14:05:31.356] <TB1>     INFO: 1745200 events read in total (69905ms).
[14:06:06.286] <TB1>     INFO: 2614656 events read in total (104835ms).
[14:06:41.151] <TB1>     INFO: 3473328 events read in total (139700ms).
[14:07:16.332] <TB1>     INFO: 4326576 events read in total (174881ms).
[14:07:45.073] <TB1>     INFO: 5025280 events read in total (203622ms).
[14:07:45.151] <TB1>     INFO: Test took 204768ms.
[14:07:45.333] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:45.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:47.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:48.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:50.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:51.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:53.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:54.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:56.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:57.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:59.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:01.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:02.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:04.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:05.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:07.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:08.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:10.188] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259280896
[14:08:10.190] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.032563 .. 116.187661
[14:08:10.270] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 126 (-1/-1) hits flags = 528 (plus default)
[14:08:10.281] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:10.281] <TB1>     INFO:     run 1 of 1
[14:08:10.281] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:10.634] <TB1>     INFO: Expecting 3927040 events.
[14:08:46.620] <TB1>     INFO: 877832 events read in total (35271ms).
[14:09:20.745] <TB1>     INFO: 1756456 events read in total (69396ms).
[14:09:55.923] <TB1>     INFO: 2634136 events read in total (104574ms).
[14:10:31.303] <TB1>     INFO: 3505504 events read in total (139955ms).
[14:10:47.643] <TB1>     INFO: 3927040 events read in total (156294ms).
[14:10:47.697] <TB1>     INFO: Test took 157416ms.
[14:10:47.843] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:48.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:49.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:51.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:52.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:54.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:55.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:56.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:58.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:59.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:01.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:02.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:04.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:05.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:07.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:08.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:09.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:11.437] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275767296
[14:11:11.520] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.249166 .. 85.224317
[14:11:11.596] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 95 (-1/-1) hits flags = 528 (plus default)
[14:11:11.606] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:11.606] <TB1>     INFO:     run 1 of 1
[14:11:11.606] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:11.953] <TB1>     INFO: Expecting 2895360 events.
[14:11:48.679] <TB1>     INFO: 924208 events read in total (36011ms).
[14:12:24.374] <TB1>     INFO: 1848240 events read in total (71706ms).
[14:12:59.697] <TB1>     INFO: 2770736 events read in total (107029ms).
[14:13:04.883] <TB1>     INFO: 2895360 events read in total (112215ms).
[14:13:04.924] <TB1>     INFO: Test took 113318ms.
[14:13:05.019] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:05.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:06.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:07.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:09.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:10.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:11.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:12.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:14.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:15.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:16.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:18.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:19.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:20.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:22.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:23.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:24.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:26.095] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446218240
[14:13:26.177] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.615967 .. 70.008220
[14:13:26.254] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 80 (-1/-1) hits flags = 528 (plus default)
[14:13:26.264] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:26.264] <TB1>     INFO:     run 1 of 1
[14:13:26.264] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:26.608] <TB1>     INFO: Expecting 2296320 events.
[14:14:04.155] <TB1>     INFO: 948704 events read in total (36832ms).
[14:14:42.364] <TB1>     INFO: 1896960 events read in total (75041ms).
[14:14:58.160] <TB1>     INFO: 2296320 events read in total (90837ms).
[14:14:58.189] <TB1>     INFO: Test took 91925ms.
[14:14:58.262] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:58.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:59.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:00.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:01.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:03.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:04.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:05.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:06.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:07.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:09.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:10.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:11.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:12.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:14.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:15.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:16.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:17.760] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446365696
[14:15:17.846] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.092448 .. 70.008220
[14:15:17.923] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 80 (-1/-1) hits flags = 528 (plus default)
[14:15:17.934] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:17.934] <TB1>     INFO:     run 1 of 1
[14:15:17.934] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:18.276] <TB1>     INFO: Expecting 2196480 events.
[14:15:55.211] <TB1>     INFO: 929504 events read in total (36220ms).
[14:16:31.549] <TB1>     INFO: 1859064 events read in total (72558ms).
[14:16:44.002] <TB1>     INFO: 2196480 events read in total (86011ms).
[14:16:45.031] <TB1>     INFO: Test took 87098ms.
[14:16:45.100] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:45.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:46.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:47.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:48.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:49.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:51.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:52.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:53.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:54.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:55.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:56.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:58.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:59.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:00.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:01.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:02.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:03.996] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446365696
[14:17:04.079] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:17:04.079] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:17:04.090] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:04.090] <TB1>     INFO:     run 1 of 1
[14:17:04.090] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:04.439] <TB1>     INFO: Expecting 1364480 events.
[14:17:43.638] <TB1>     INFO: 1074792 events read in total (38484ms).
[14:17:54.469] <TB1>     INFO: 1364480 events read in total (49315ms).
[14:17:54.483] <TB1>     INFO: Test took 50393ms.
[14:17:54.518] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:54.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:55.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:56.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:57.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:58.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:59.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:00.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:01.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:02.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:03.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:04.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:05.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:06.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:07.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:08.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:09.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:10.813] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446365696
[14:18:10.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:18:10.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:18:10.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:18:10.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:18:10.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:18:10.846] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:18:10.847] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:18:10.848] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:18:10.848] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:18:10.848] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:18:10.856] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:18:10.863] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:18:10.870] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:18:10.877] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:18:10.884] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:18:10.891] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:18:10.898] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:18:10.905] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:18:10.912] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:18:10.919] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:18:10.926] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:18:10.933] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:18:10.940] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:18:10.947] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:18:10.954] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:18:10.961] <TB1>     INFO: PixTestTrim::trimTest() done
[14:18:10.961] <TB1>     INFO: vtrim:      98 103  96 111  92 127 102  94 106  97 117  97 104 112 115  95 
[14:18:10.961] <TB1>     INFO: vthrcomp:  105 100  94  91  92 104  92  90  94  86  91  88  94  95 104  83 
[14:18:10.961] <TB1>     INFO: vcal mean:  34.97  34.96  34.98  34.94  34.94  34.99  34.97  34.96  34.96  34.94  34.98  34.97  34.95  34.96  35.01  34.93 
[14:18:10.961] <TB1>     INFO: vcal RMS:    1.00   0.82   1.05   0.80   0.74   0.81   0.85   0.76   0.82   0.84   0.80   0.79   0.99   0.96   0.83   0.77 
[14:18:10.961] <TB1>     INFO: bits mean:   8.95   9.91   9.64   9.32   9.14   9.12   8.97   9.29   9.27  10.00   9.66   9.05   9.64   9.67   8.86   9.48 
[14:18:10.961] <TB1>     INFO: bits RMS:    2.67   2.68   2.48   2.67   2.69   2.53   2.85   2.59   2.66   2.57   2.51   2.53   2.73   2.56   2.57   2.67 
[14:18:10.971] <TB1>     INFO:    ----------------------------------------------------------------------
[14:18:10.971] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:18:10.971] <TB1>     INFO:    ----------------------------------------------------------------------
[14:18:10.974] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:18:10.974] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:18:10.984] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:10.984] <TB1>     INFO:     run 1 of 1
[14:18:10.984] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:11.327] <TB1>     INFO: Expecting 4160000 events.
[14:19:00.449] <TB1>     INFO: 1136450 events read in total (48407ms).
[14:19:46.131] <TB1>     INFO: 2257675 events read in total (94089ms).
[14:20:31.587] <TB1>     INFO: 3363995 events read in total (139545ms).
[14:21:04.186] <TB1>     INFO: 4160000 events read in total (172144ms).
[14:21:04.248] <TB1>     INFO: Test took 173264ms.
[14:21:04.377] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:04.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:06.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:08.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:10.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:12.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:14.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:16.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:18.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:20.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:22.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:24.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:25.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:27.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:29.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:31.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:33.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:35.230] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446377984
[14:21:35.231] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:21:35.305] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:21:35.305] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:21:35.318] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:35.318] <TB1>     INFO:     run 1 of 1
[14:21:35.318] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:35.670] <TB1>     INFO: Expecting 3556800 events.
[14:22:24.006] <TB1>     INFO: 1179315 events read in total (47621ms).
[14:23:10.663] <TB1>     INFO: 2335595 events read in total (94278ms).
[14:23:56.984] <TB1>     INFO: 3477180 events read in total (140599ms).
[14:24:00.504] <TB1>     INFO: 3556800 events read in total (144119ms).
[14:24:00.545] <TB1>     INFO: Test took 145227ms.
[14:24:00.642] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:00.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:02.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:04.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:05.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:07.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:09.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:11.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:12.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:14.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:16.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:18.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:19.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:21.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:23.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:25.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:26.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:28.800] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446377984
[14:24:28.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:24:28.881] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:24:28.882] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:24:28.902] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:28.903] <TB1>     INFO:     run 1 of 1
[14:24:28.903] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:29.305] <TB1>     INFO: Expecting 3286400 events.
[14:25:17.028] <TB1>     INFO: 1234495 events read in total (47008ms).
[14:26:04.584] <TB1>     INFO: 2437820 events read in total (94564ms).
[14:26:38.389] <TB1>     INFO: 3286400 events read in total (128369ms).
[14:26:38.427] <TB1>     INFO: Test took 129524ms.
[14:26:38.510] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:38.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:40.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:41.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:43.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:45.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:46.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:48.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:50.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:51.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:53.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:55.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:56.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:58.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:00.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:01.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:03.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:05.298] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446377984
[14:27:05.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:27:05.375] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:27:05.375] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:27:05.386] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:05.386] <TB1>     INFO:     run 1 of 1
[14:27:05.386] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:05.740] <TB1>     INFO: Expecting 3307200 events.
[14:27:54.141] <TB1>     INFO: 1229440 events read in total (47686ms).
[14:28:41.758] <TB1>     INFO: 2427860 events read in total (95303ms).
[14:29:16.793] <TB1>     INFO: 3307200 events read in total (130338ms).
[14:29:16.831] <TB1>     INFO: Test took 131444ms.
[14:29:16.915] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:17.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:18.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:20.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:22.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:23.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:25.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:27.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:29.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:31.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:33.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:34.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:36.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:38.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:41.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:43.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:45.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:46.931] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446377984
[14:29:46.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:29:47.014] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:29:47.014] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:29:47.025] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:47.026] <TB1>     INFO:     run 1 of 1
[14:29:47.026] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:47.382] <TB1>     INFO: Expecting 3307200 events.
[14:30:36.397] <TB1>     INFO: 1228880 events read in total (48300ms).
[14:31:23.620] <TB1>     INFO: 2426500 events read in total (95523ms).
[14:31:59.053] <TB1>     INFO: 3307200 events read in total (130956ms).
[14:31:59.092] <TB1>     INFO: Test took 132067ms.
[14:31:59.177] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:59.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:00.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:02.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:04.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:05.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:07.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:09.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:10.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:12.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:14.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:16.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:17.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:19.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:21.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:22.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:24.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:26.121] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446377984
[14:32:26.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.6161, thr difference RMS: 1.58562
[14:32:26.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.30078, thr difference RMS: 1.68357
[14:32:26.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.96567, thr difference RMS: 1.28983
[14:32:26.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.73486, thr difference RMS: 1.48199
[14:32:26.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.15836, thr difference RMS: 1.37813
[14:32:26.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.89258, thr difference RMS: 1.72544
[14:32:26.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.37929, thr difference RMS: 1.72584
[14:32:26.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.37026, thr difference RMS: 1.26806
[14:32:26.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.21363, thr difference RMS: 1.6911
[14:32:26.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.73727, thr difference RMS: 1.43987
[14:32:26.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.71888, thr difference RMS: 1.25574
[14:32:26.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.86208, thr difference RMS: 1.41379
[14:32:26.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.69985, thr difference RMS: 1.59867
[14:32:26.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.50765, thr difference RMS: 1.60176
[14:32:26.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.145, thr difference RMS: 1.22336
[14:32:26.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.73346, thr difference RMS: 1.30226
[14:32:26.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.6467, thr difference RMS: 1.59797
[14:32:26.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.31622, thr difference RMS: 1.70361
[14:32:26.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.93937, thr difference RMS: 1.26952
[14:32:26.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.6896, thr difference RMS: 1.48211
[14:32:26.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.21455, thr difference RMS: 1.39651
[14:32:26.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.78843, thr difference RMS: 1.72527
[14:32:26.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.34931, thr difference RMS: 1.70017
[14:32:26.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.33342, thr difference RMS: 1.27905
[14:32:26.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.25607, thr difference RMS: 1.67411
[14:32:26.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.86154, thr difference RMS: 1.43492
[14:32:26.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.64408, thr difference RMS: 1.24731
[14:32:26.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.90461, thr difference RMS: 1.42525
[14:32:26.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.72959, thr difference RMS: 1.60437
[14:32:26.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.29009, thr difference RMS: 1.58999
[14:32:26.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.0296, thr difference RMS: 1.20457
[14:32:26.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.66762, thr difference RMS: 1.28658
[14:32:26.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.7978, thr difference RMS: 1.60796
[14:32:26.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.37451, thr difference RMS: 1.69026
[14:32:26.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.05797, thr difference RMS: 1.2943
[14:32:26.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65155, thr difference RMS: 1.4752
[14:32:26.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.31503, thr difference RMS: 1.38478
[14:32:26.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.76771, thr difference RMS: 1.71137
[14:32:26.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.44699, thr difference RMS: 1.71241
[14:32:26.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.31576, thr difference RMS: 1.25758
[14:32:26.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.31936, thr difference RMS: 1.62901
[14:32:26.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.0465, thr difference RMS: 1.42487
[14:32:26.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.72568, thr difference RMS: 1.24693
[14:32:26.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0633, thr difference RMS: 1.39318
[14:32:26.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.89647, thr difference RMS: 1.59056
[14:32:26.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.28135, thr difference RMS: 1.60914
[14:32:26.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.027, thr difference RMS: 1.21382
[14:32:26.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.74537, thr difference RMS: 1.27249
[14:32:26.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.948, thr difference RMS: 1.63084
[14:32:26.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.40115, thr difference RMS: 1.71019
[14:32:26.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.09533, thr difference RMS: 1.26197
[14:32:26.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.71559, thr difference RMS: 1.45461
[14:32:26.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.52569, thr difference RMS: 1.34769
[14:32:26.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.74531, thr difference RMS: 1.72632
[14:32:26.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.44347, thr difference RMS: 1.70318
[14:32:26.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.5128, thr difference RMS: 1.23459
[14:32:26.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.36533, thr difference RMS: 1.64436
[14:32:26.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.2418, thr difference RMS: 1.40381
[14:32:26.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.70409, thr difference RMS: 1.2248
[14:32:26.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.3033, thr difference RMS: 1.38269
[14:32:26.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.02025, thr difference RMS: 1.58774
[14:32:26.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.39943, thr difference RMS: 1.59957
[14:32:26.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.9842, thr difference RMS: 1.19152
[14:32:26.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.76625, thr difference RMS: 1.26657
[14:32:26.237] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:32:26.240] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2221 seconds
[14:32:26.240] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:32:26.946] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:32:26.946] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:32:26.949] <TB1>     INFO: ######################################################################
[14:32:26.949] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:32:26.949] <TB1>     INFO: ######################################################################
[14:32:26.950] <TB1>     INFO:    ----------------------------------------------------------------------
[14:32:26.950] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:32:26.950] <TB1>     INFO:    ----------------------------------------------------------------------
[14:32:26.950] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:32:26.962] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:32:26.962] <TB1>     INFO:     run 1 of 1
[14:32:26.962] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:27.310] <TB1>     INFO: Expecting 59072000 events.
[14:32:56.566] <TB1>     INFO: 1073000 events read in total (28540ms).
[14:33:24.947] <TB1>     INFO: 2141400 events read in total (56921ms).
[14:33:53.324] <TB1>     INFO: 3209400 events read in total (85298ms).
[14:34:21.869] <TB1>     INFO: 4282200 events read in total (113843ms).
[14:34:50.489] <TB1>     INFO: 5351000 events read in total (142463ms).
[14:35:18.898] <TB1>     INFO: 6421000 events read in total (170872ms).
[14:35:47.347] <TB1>     INFO: 7491800 events read in total (199321ms).
[14:36:15.692] <TB1>     INFO: 8560000 events read in total (227666ms).
[14:36:44.096] <TB1>     INFO: 9628800 events read in total (256071ms).
[14:37:12.530] <TB1>     INFO: 10701000 events read in total (284504ms).
[14:37:41.022] <TB1>     INFO: 11769400 events read in total (312996ms).
[14:38:09.473] <TB1>     INFO: 12839400 events read in total (341447ms).
[14:38:37.948] <TB1>     INFO: 13910600 events read in total (369922ms).
[14:39:06.406] <TB1>     INFO: 14979400 events read in total (398380ms).
[14:39:34.930] <TB1>     INFO: 16050600 events read in total (426904ms).
[14:40:03.419] <TB1>     INFO: 17120400 events read in total (455393ms).
[14:40:31.802] <TB1>     INFO: 18188400 events read in total (483776ms).
[14:41:00.221] <TB1>     INFO: 19258600 events read in total (512195ms).
[14:41:28.755] <TB1>     INFO: 20329000 events read in total (540729ms).
[14:41:57.247] <TB1>     INFO: 21397600 events read in total (569221ms).
[14:42:25.724] <TB1>     INFO: 22467800 events read in total (597698ms).
[14:42:54.085] <TB1>     INFO: 23538800 events read in total (626059ms).
[14:43:22.542] <TB1>     INFO: 24607200 events read in total (654516ms).
[14:43:51.042] <TB1>     INFO: 25678400 events read in total (683016ms).
[14:44:19.443] <TB1>     INFO: 26748000 events read in total (711417ms).
[14:44:47.891] <TB1>     INFO: 27816000 events read in total (739865ms).
[14:45:16.327] <TB1>     INFO: 28886600 events read in total (768301ms).
[14:45:44.808] <TB1>     INFO: 29957200 events read in total (796782ms).
[14:46:13.246] <TB1>     INFO: 31025600 events read in total (825220ms).
[14:46:41.712] <TB1>     INFO: 32096400 events read in total (853686ms).
[14:47:10.203] <TB1>     INFO: 33166400 events read in total (882177ms).
[14:47:38.789] <TB1>     INFO: 34234600 events read in total (910763ms).
[14:48:07.352] <TB1>     INFO: 35304800 events read in total (939326ms).
[14:48:35.894] <TB1>     INFO: 36375200 events read in total (967868ms).
[14:49:04.365] <TB1>     INFO: 37443400 events read in total (996339ms).
[14:49:32.863] <TB1>     INFO: 38512600 events read in total (1024837ms).
[14:50:01.468] <TB1>     INFO: 39583600 events read in total (1053442ms).
[14:50:30.128] <TB1>     INFO: 40651800 events read in total (1082102ms).
[14:50:58.647] <TB1>     INFO: 41720000 events read in total (1110621ms).
[14:51:27.251] <TB1>     INFO: 42792200 events read in total (1139225ms).
[14:51:55.805] <TB1>     INFO: 43860400 events read in total (1167779ms).
[14:52:24.325] <TB1>     INFO: 44928800 events read in total (1196299ms).
[14:52:52.980] <TB1>     INFO: 46001000 events read in total (1224954ms).
[14:53:21.608] <TB1>     INFO: 47069000 events read in total (1253582ms).
[14:53:50.255] <TB1>     INFO: 48137000 events read in total (1282229ms).
[14:54:18.831] <TB1>     INFO: 49207600 events read in total (1310805ms).
[14:54:47.480] <TB1>     INFO: 50276600 events read in total (1339454ms).
[14:55:16.106] <TB1>     INFO: 51344600 events read in total (1368080ms).
[14:55:44.787] <TB1>     INFO: 52413200 events read in total (1396761ms).
[14:56:13.357] <TB1>     INFO: 53483400 events read in total (1425331ms).
[14:56:41.644] <TB1>     INFO: 54551800 events read in total (1453618ms).
[14:57:09.992] <TB1>     INFO: 55619600 events read in total (1481966ms).
[14:57:37.905] <TB1>     INFO: 56688600 events read in total (1509879ms).
[14:58:06.261] <TB1>     INFO: 57759200 events read in total (1538235ms).
[14:58:34.541] <TB1>     INFO: 58828000 events read in total (1566515ms).
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0fb 80c0 47c8 47c8 47c8 47c8 47c9 47c8 47c9 47c8 e022 c000 
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0f5 8040 47c8 47c9 47c8 47c9 47c8 47c9 47c8 47c9 e022 c000 
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0f6 80b1 47c8 47c8 47c8 47c8 47c8 47c8 47c8 47c8 e022 c000 
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0f7 80c0 47c8 47c8 47c8 47c8 47c8 47c8 47c8 47c8 e022 c000 
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0f8 8000 47c8 47c8 47c8 47c8 47c8 47c8 47c8 47c8 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0f9 8040 47c8 47c8 47c8 47c8 47c8 47c8 47c8 47c8 e022 c000 
[14:58:38.554] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0fa 80b1 47c8 47c8 47c8 47c8 47c8 47c8 47c9 47c8 e022 c000 
[14:58:41.096] <TB1>     INFO: 59072000 events read in total (1573070ms).
[14:58:41.116] <TB1>     INFO: Test took 1574154ms.
[14:58:41.184] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:41.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:41.347] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:42.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:42.534] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:43.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:43.718] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:44.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:44.883] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:46.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:46.044] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:47.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:47.216] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:48.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:48.393] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:49.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:49.591] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:50.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:50.774] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:51.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:51.992] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:53.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:53.222] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:54.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:54.484] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:55.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:55.734] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:56.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:56.936] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:58.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:58.114] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:59.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:59.300] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:00.475] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 460656640
[14:59:00.505] <TB1>     INFO: PixTestScurves::scurves() done 
[14:59:00.505] <TB1>     INFO: Vcal mean:  35.10  35.06  35.05  35.04  35.06  35.11  35.09  35.07  35.09  35.08  35.05  35.07  35.08  35.06  35.09  35.07 
[14:59:00.505] <TB1>     INFO: Vcal RMS:    0.89   0.69   0.97   0.68   0.62   0.69   0.72   0.62   0.69   0.72   0.67   0.66   0.85   0.86   0.70   0.64 
[14:59:00.505] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:59:00.582] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:59:00.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:59:00.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:59:00.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:59:00.582] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:59:00.582] <TB1>     INFO: ######################################################################
[14:59:00.582] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:59:00.582] <TB1>     INFO: ######################################################################
[14:59:00.585] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:59:00.929] <TB1>     INFO: Expecting 41600 events.
[14:59:04.997] <TB1>     INFO: 41600 events read in total (3348ms).
[14:59:04.997] <TB1>     INFO: Test took 4411ms.
[14:59:05.005] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:05.005] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:59:05.005] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:59:05.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 0] has eff 0/10
[14:59:05.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 0]
[14:59:05.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 64] has eff 0/10
[14:59:05.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 64]
[14:59:05.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 25, 79] has eff 0/10
[14:59:05.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 25, 79]
[14:59:05.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 51, 17] has eff 0/10
[14:59:05.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 51, 17]
[14:59:05.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:59:05.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:59:05.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:59:05.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:59:05.353] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:05.698] <TB1>     INFO: Expecting 41600 events.
[14:59:09.867] <TB1>     INFO: 41600 events read in total (3454ms).
[14:59:09.868] <TB1>     INFO: Test took 4515ms.
[14:59:09.876] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:09.876] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:59:09.876] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:59:09.880] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.312
[14:59:09.880] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:59:09.880] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.037
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 188
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.667
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 196
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.81
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.031
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 189
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.323
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.077
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.527
[14:59:09.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.52
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.789
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 175
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.48
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.428
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.021
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 162
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.878
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.817
[14:59:09.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:59:09.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.163
[14:59:09.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 178
[14:59:09.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:59:09.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:59:09.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:59:09.974] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:10.324] <TB1>     INFO: Expecting 41600 events.
[14:59:14.456] <TB1>     INFO: 41600 events read in total (3417ms).
[14:59:14.457] <TB1>     INFO: Test took 4483ms.
[14:59:14.464] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:14.464] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:59:14.464] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:59:14.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 61minph_roc = 8
[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1256
[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 76
[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7824
[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 81
[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.4105
[14:59:14.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 97
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1707
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 66
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3415
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 81
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0167
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 68
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.6101
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 66
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.163
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 67
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8381
[14:59:14.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 65
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.341
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 75
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8974
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 72
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9239
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 76
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.0531
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 51
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6449
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 81
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3637
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 75
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6941
[14:59:14.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 74
[14:59:14.473] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[14:59:14.885] <TB1>     INFO: Expecting 2560 events.
[14:59:15.843] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:15.843] <TB1>     INFO: Test took 1370ms.
[14:59:15.843] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:15.843] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 1 1
[14:59:16.350] <TB1>     INFO: Expecting 2560 events.
[14:59:17.309] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:17.309] <TB1>     INFO: Test took 1466ms.
[14:59:17.309] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:17.309] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 2 2
[14:59:17.817] <TB1>     INFO: Expecting 2560 events.
[14:59:18.773] <TB1>     INFO: 2560 events read in total (241ms).
[14:59:18.774] <TB1>     INFO: Test took 1465ms.
[14:59:18.774] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:18.774] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[14:59:19.282] <TB1>     INFO: Expecting 2560 events.
[14:59:20.241] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:20.241] <TB1>     INFO: Test took 1468ms.
[14:59:20.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:20.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 4 4
[14:59:20.751] <TB1>     INFO: Expecting 2560 events.
[14:59:21.710] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:21.710] <TB1>     INFO: Test took 1468ms.
[14:59:21.711] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:21.711] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 5 5
[14:59:22.218] <TB1>     INFO: Expecting 2560 events.
[14:59:23.176] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:23.177] <TB1>     INFO: Test took 1466ms.
[14:59:23.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:23.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 6 6
[14:59:23.684] <TB1>     INFO: Expecting 2560 events.
[14:59:24.642] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:24.642] <TB1>     INFO: Test took 1465ms.
[14:59:24.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:24.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[14:59:25.149] <TB1>     INFO: Expecting 2560 events.
[14:59:26.107] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:26.107] <TB1>     INFO: Test took 1465ms.
[14:59:26.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:26.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[14:59:26.615] <TB1>     INFO: Expecting 2560 events.
[14:59:27.575] <TB1>     INFO: 2560 events read in total (245ms).
[14:59:27.575] <TB1>     INFO: Test took 1467ms.
[14:59:27.575] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:27.576] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[14:59:28.083] <TB1>     INFO: Expecting 2560 events.
[14:59:29.040] <TB1>     INFO: 2560 events read in total (242ms).
[14:59:29.040] <TB1>     INFO: Test took 1464ms.
[14:59:29.040] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:29.040] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 10 10
[14:59:29.548] <TB1>     INFO: Expecting 2560 events.
[14:59:30.505] <TB1>     INFO: 2560 events read in total (242ms).
[14:59:30.505] <TB1>     INFO: Test took 1465ms.
[14:59:30.505] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:30.505] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 11 11
[14:59:31.013] <TB1>     INFO: Expecting 2560 events.
[14:59:31.972] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:31.972] <TB1>     INFO: Test took 1466ms.
[14:59:31.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:31.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[14:59:32.480] <TB1>     INFO: Expecting 2560 events.
[14:59:33.440] <TB1>     INFO: 2560 events read in total (245ms).
[14:59:33.440] <TB1>     INFO: Test took 1467ms.
[14:59:33.441] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:33.441] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[14:59:33.947] <TB1>     INFO: Expecting 2560 events.
[14:59:34.905] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:34.906] <TB1>     INFO: Test took 1465ms.
[14:59:34.906] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:34.906] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 14 14
[14:59:35.414] <TB1>     INFO: Expecting 2560 events.
[14:59:36.372] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:36.373] <TB1>     INFO: Test took 1467ms.
[14:59:36.374] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:36.374] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 15 15
[14:59:36.879] <TB1>     INFO: Expecting 2560 events.
[14:59:37.839] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:37.839] <TB1>     INFO: Test took 1465ms.
[14:59:37.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC7
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:59:37.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:59:37.844] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:38.349] <TB1>     INFO: Expecting 655360 events.
[14:59:50.101] <TB1>     INFO: 655360 events read in total (11037ms).
[14:59:50.112] <TB1>     INFO: Expecting 655360 events.
[15:00:01.733] <TB1>     INFO: 655360 events read in total (11051ms).
[15:00:01.748] <TB1>     INFO: Expecting 655360 events.
[15:00:13.349] <TB1>     INFO: 655360 events read in total (11036ms).
[15:00:13.368] <TB1>     INFO: Expecting 655360 events.
[15:00:24.975] <TB1>     INFO: 655360 events read in total (11043ms).
[15:00:24.998] <TB1>     INFO: Expecting 655360 events.
[15:00:36.606] <TB1>     INFO: 655360 events read in total (11048ms).
[15:00:36.635] <TB1>     INFO: Expecting 655360 events.
[15:00:48.232] <TB1>     INFO: 655360 events read in total (11044ms).
[15:00:48.263] <TB1>     INFO: Expecting 655360 events.
[15:00:59.852] <TB1>     INFO: 655360 events read in total (11037ms).
[15:00:59.888] <TB1>     INFO: Expecting 655360 events.
[15:01:11.479] <TB1>     INFO: 655360 events read in total (11043ms).
[15:01:11.520] <TB1>     INFO: Expecting 655360 events.
[15:01:23.139] <TB1>     INFO: 655360 events read in total (11085ms).
[15:01:23.183] <TB1>     INFO: Expecting 655360 events.
[15:01:34.853] <TB1>     INFO: 655360 events read in total (11134ms).
[15:01:34.902] <TB1>     INFO: Expecting 655360 events.
[15:01:46.531] <TB1>     INFO: 655360 events read in total (11097ms).
[15:01:46.585] <TB1>     INFO: Expecting 655360 events.
[15:01:58.260] <TB1>     INFO: 655360 events read in total (11147ms).
[15:01:58.318] <TB1>     INFO: Expecting 655360 events.
[15:02:09.982] <TB1>     INFO: 655360 events read in total (11137ms).
[15:02:10.043] <TB1>     INFO: Expecting 655360 events.
[15:02:21.667] <TB1>     INFO: 655360 events read in total (11098ms).
[15:02:21.732] <TB1>     INFO: Expecting 655360 events.
[15:02:33.393] <TB1>     INFO: 655360 events read in total (11134ms).
[15:02:33.463] <TB1>     INFO: Expecting 655360 events.
[15:02:45.177] <TB1>     INFO: 655360 events read in total (11187ms).
[15:02:45.250] <TB1>     INFO: Test took 187406ms.
[15:02:45.344] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:45.652] <TB1>     INFO: Expecting 655360 events.
[15:02:57.338] <TB1>     INFO: 655360 events read in total (10972ms).
[15:02:57.349] <TB1>     INFO: Expecting 655360 events.
[15:03:08.923] <TB1>     INFO: 655360 events read in total (11002ms).
[15:03:08.938] <TB1>     INFO: Expecting 655360 events.
[15:03:20.527] <TB1>     INFO: 655360 events read in total (11021ms).
[15:03:20.546] <TB1>     INFO: Expecting 655360 events.
[15:03:32.123] <TB1>     INFO: 655360 events read in total (11015ms).
[15:03:32.146] <TB1>     INFO: Expecting 655360 events.
[15:03:43.772] <TB1>     INFO: 655360 events read in total (11071ms).
[15:03:43.799] <TB1>     INFO: Expecting 655360 events.
[15:03:55.551] <TB1>     INFO: 655360 events read in total (11194ms).
[15:03:55.585] <TB1>     INFO: Expecting 655360 events.
[15:04:07.349] <TB1>     INFO: 655360 events read in total (11218ms).
[15:04:07.386] <TB1>     INFO: Expecting 655360 events.
[15:04:18.989] <TB1>     INFO: 655360 events read in total (11061ms).
[15:04:19.030] <TB1>     INFO: Expecting 655360 events.
[15:04:30.770] <TB1>     INFO: 655360 events read in total (11201ms).
[15:04:30.815] <TB1>     INFO: Expecting 655360 events.
[15:04:42.666] <TB1>     INFO: 655360 events read in total (11316ms).
[15:04:42.714] <TB1>     INFO: Expecting 655360 events.
[15:04:54.347] <TB1>     INFO: 655360 events read in total (11104ms).
[15:04:54.400] <TB1>     INFO: Expecting 655360 events.
[15:05:06.026] <TB1>     INFO: 655360 events read in total (11098ms).
[15:05:06.085] <TB1>     INFO: Expecting 655360 events.
[15:05:17.734] <TB1>     INFO: 655360 events read in total (11123ms).
[15:05:17.795] <TB1>     INFO: Expecting 655360 events.
[15:05:29.410] <TB1>     INFO: 655360 events read in total (11089ms).
[15:05:29.475] <TB1>     INFO: Expecting 655360 events.
[15:05:41.130] <TB1>     INFO: 655360 events read in total (11128ms).
[15:05:41.202] <TB1>     INFO: Expecting 655360 events.
[15:05:52.846] <TB1>     INFO: 655360 events read in total (11117ms).
[15:05:52.921] <TB1>     INFO: Test took 187577ms.
[15:05:53.093] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.093] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:05:53.093] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.093] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:05:53.093] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.094] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:05:53.094] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.094] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:05:53.094] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:05:53.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:05:53.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:05:53.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:05:53.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:05:53.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:05:53.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:05:53.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:05:53.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:05:53.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:05:53.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:05:53.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:53.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:05:53.099] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.106] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.113] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.120] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.126] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.133] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.140] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.146] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.153] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.160] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.167] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:05:53.173] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:05:53.180] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:05:53.187] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:05:53.194] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:05:53.201] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:05:53.207] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:05:53.214] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.221] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.228] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.234] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:05:53.241] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.248] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.255] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:53.262] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:05:53.292] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:05:53.292] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:05:53.292] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:05:53.292] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:05:53.292] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:05:53.293] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:05:53.293] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:05:53.293] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:05:53.293] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:05:53.293] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:05:53.293] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:05:53.294] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:05:53.294] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:05:53.294] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:05:53.294] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:05:53.294] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:05:53.645] <TB1>     INFO: Expecting 41600 events.
[15:05:57.474] <TB1>     INFO: 41600 events read in total (3114ms).
[15:05:57.475] <TB1>     INFO: Test took 4178ms.
[15:05:58.128] <TB1>     INFO: Expecting 41600 events.
[15:06:01.956] <TB1>     INFO: 41600 events read in total (3113ms).
[15:06:01.957] <TB1>     INFO: Test took 4175ms.
[15:06:02.611] <TB1>     INFO: Expecting 41600 events.
[15:06:06.426] <TB1>     INFO: 41600 events read in total (3100ms).
[15:06:06.426] <TB1>     INFO: Test took 4161ms.
[15:06:06.737] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:06.869] <TB1>     INFO: Expecting 2560 events.
[15:06:07.827] <TB1>     INFO: 2560 events read in total (243ms).
[15:06:07.827] <TB1>     INFO: Test took 1090ms.
[15:06:07.829] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:08.336] <TB1>     INFO: Expecting 2560 events.
[15:06:09.295] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:09.295] <TB1>     INFO: Test took 1466ms.
[15:06:09.297] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:09.804] <TB1>     INFO: Expecting 2560 events.
[15:06:10.761] <TB1>     INFO: 2560 events read in total (241ms).
[15:06:10.762] <TB1>     INFO: Test took 1465ms.
[15:06:10.763] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:11.270] <TB1>     INFO: Expecting 2560 events.
[15:06:12.230] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:12.230] <TB1>     INFO: Test took 1467ms.
[15:06:12.233] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:12.738] <TB1>     INFO: Expecting 2560 events.
[15:06:13.697] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:13.698] <TB1>     INFO: Test took 1465ms.
[15:06:13.701] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:14.206] <TB1>     INFO: Expecting 2560 events.
[15:06:15.165] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:15.165] <TB1>     INFO: Test took 1464ms.
[15:06:15.167] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:15.674] <TB1>     INFO: Expecting 2560 events.
[15:06:16.634] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:16.634] <TB1>     INFO: Test took 1467ms.
[15:06:16.637] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:17.143] <TB1>     INFO: Expecting 2560 events.
[15:06:18.099] <TB1>     INFO: 2560 events read in total (241ms).
[15:06:18.100] <TB1>     INFO: Test took 1463ms.
[15:06:18.102] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:18.608] <TB1>     INFO: Expecting 2560 events.
[15:06:19.566] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:19.566] <TB1>     INFO: Test took 1464ms.
[15:06:19.568] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:20.074] <TB1>     INFO: Expecting 2560 events.
[15:06:21.031] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:21.032] <TB1>     INFO: Test took 1464ms.
[15:06:21.035] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:21.540] <TB1>     INFO: Expecting 2560 events.
[15:06:22.497] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:22.498] <TB1>     INFO: Test took 1463ms.
[15:06:22.499] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:23.006] <TB1>     INFO: Expecting 2560 events.
[15:06:23.965] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:23.965] <TB1>     INFO: Test took 1466ms.
[15:06:23.968] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:24.474] <TB1>     INFO: Expecting 2560 events.
[15:06:25.433] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:25.433] <TB1>     INFO: Test took 1465ms.
[15:06:25.435] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:25.942] <TB1>     INFO: Expecting 2560 events.
[15:06:26.902] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:26.902] <TB1>     INFO: Test took 1467ms.
[15:06:26.905] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:27.411] <TB1>     INFO: Expecting 2560 events.
[15:06:28.372] <TB1>     INFO: 2560 events read in total (246ms).
[15:06:28.372] <TB1>     INFO: Test took 1468ms.
[15:06:28.375] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:28.881] <TB1>     INFO: Expecting 2560 events.
[15:06:29.841] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:29.841] <TB1>     INFO: Test took 1466ms.
[15:06:29.843] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:30.350] <TB1>     INFO: Expecting 2560 events.
[15:06:31.310] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:31.310] <TB1>     INFO: Test took 1467ms.
[15:06:31.313] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:31.818] <TB1>     INFO: Expecting 2560 events.
[15:06:32.778] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:32.778] <TB1>     INFO: Test took 1465ms.
[15:06:32.781] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:33.287] <TB1>     INFO: Expecting 2560 events.
[15:06:34.244] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:34.244] <TB1>     INFO: Test took 1463ms.
[15:06:34.246] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:34.753] <TB1>     INFO: Expecting 2560 events.
[15:06:35.712] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:35.712] <TB1>     INFO: Test took 1466ms.
[15:06:35.714] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:36.221] <TB1>     INFO: Expecting 2560 events.
[15:06:37.182] <TB1>     INFO: 2560 events read in total (246ms).
[15:06:37.182] <TB1>     INFO: Test took 1468ms.
[15:06:37.185] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:37.691] <TB1>     INFO: Expecting 2560 events.
[15:06:38.649] <TB1>     INFO: 2560 events read in total (243ms).
[15:06:38.649] <TB1>     INFO: Test took 1465ms.
[15:06:38.652] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:39.158] <TB1>     INFO: Expecting 2560 events.
[15:06:40.118] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:40.119] <TB1>     INFO: Test took 1467ms.
[15:06:40.121] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:40.627] <TB1>     INFO: Expecting 2560 events.
[15:06:41.587] <TB1>     INFO: 2560 events read in total (245ms).
[15:06:41.587] <TB1>     INFO: Test took 1466ms.
[15:06:41.589] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:42.096] <TB1>     INFO: Expecting 2560 events.
[15:06:43.055] <TB1>     INFO: 2560 events read in total (244ms).
[15:06:43.055] <TB1>     INFO: Test took 1466ms.
[15:06:43.057] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:43.565] <TB1>     INFO: Expecting 2560 events.
[15:06:44.522] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:44.522] <TB1>     INFO: Test took 1465ms.
[15:06:44.524] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:45.031] <TB1>     INFO: Expecting 2560 events.
[15:06:45.988] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:45.989] <TB1>     INFO: Test took 1465ms.
[15:06:45.991] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:46.497] <TB1>     INFO: Expecting 2560 events.
[15:06:47.454] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:47.454] <TB1>     INFO: Test took 1464ms.
[15:06:47.457] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:47.962] <TB1>     INFO: Expecting 2560 events.
[15:06:48.919] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:48.919] <TB1>     INFO: Test took 1462ms.
[15:06:48.921] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:49.428] <TB1>     INFO: Expecting 2560 events.
[15:06:50.385] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:50.385] <TB1>     INFO: Test took 1464ms.
[15:06:50.387] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:50.893] <TB1>     INFO: Expecting 2560 events.
[15:06:51.850] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:51.851] <TB1>     INFO: Test took 1464ms.
[15:06:51.852] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:52.360] <TB1>     INFO: Expecting 2560 events.
[15:06:53.317] <TB1>     INFO: 2560 events read in total (242ms).
[15:06:53.317] <TB1>     INFO: Test took 1465ms.
[15:06:54.340] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:06:54.340] <TB1>     INFO: PH scale (per ROC):    75  80  86  79  86  74  78  92  75  76  83  70  80  85  68  83
[15:06:54.340] <TB1>     INFO: PH offset (per ROC):  175 167 150 180 163 182 179 174 182 176 174 176 193 165 178 172
[15:06:54.512] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:06:54.516] <TB1>     INFO: ######################################################################
[15:06:54.516] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:06:54.516] <TB1>     INFO: ######################################################################
[15:06:54.516] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:06:54.527] <TB1>     INFO: scanning low vcal = 10
[15:06:54.876] <TB1>     INFO: Expecting 41600 events.
[15:06:58.580] <TB1>     INFO: 41600 events read in total (2989ms).
[15:06:58.580] <TB1>     INFO: Test took 4052ms.
[15:06:58.582] <TB1>     INFO: scanning low vcal = 20
[15:06:59.089] <TB1>     INFO: Expecting 41600 events.
[15:07:02.791] <TB1>     INFO: 41600 events read in total (2986ms).
[15:07:02.792] <TB1>     INFO: Test took 4210ms.
[15:07:02.793] <TB1>     INFO: scanning low vcal = 30
[15:07:03.300] <TB1>     INFO: Expecting 41600 events.
[15:07:07.006] <TB1>     INFO: 41600 events read in total (2991ms).
[15:07:07.007] <TB1>     INFO: Test took 4213ms.
[15:07:07.008] <TB1>     INFO: scanning low vcal = 40
[15:07:07.513] <TB1>     INFO: Expecting 41600 events.
[15:07:11.719] <TB1>     INFO: 41600 events read in total (3491ms).
[15:07:11.720] <TB1>     INFO: Test took 4712ms.
[15:07:11.725] <TB1>     INFO: scanning low vcal = 50
[15:07:12.147] <TB1>     INFO: Expecting 41600 events.
[15:07:16.357] <TB1>     INFO: 41600 events read in total (3495ms).
[15:07:16.358] <TB1>     INFO: Test took 4633ms.
[15:07:16.361] <TB1>     INFO: scanning low vcal = 60
[15:07:16.786] <TB1>     INFO: Expecting 41600 events.
[15:07:20.001] <TB1>     INFO: 41600 events read in total (3500ms).
[15:07:20.002] <TB1>     INFO: Test took 4640ms.
[15:07:21.005] <TB1>     INFO: scanning low vcal = 70
[15:07:21.429] <TB1>     INFO: Expecting 41600 events.
[15:07:25.711] <TB1>     INFO: 41600 events read in total (3566ms).
[15:07:25.712] <TB1>     INFO: Test took 4707ms.
[15:07:25.715] <TB1>     INFO: scanning low vcal = 80
[15:07:26.139] <TB1>     INFO: Expecting 41600 events.
[15:07:30.412] <TB1>     INFO: 41600 events read in total (3558ms).
[15:07:30.413] <TB1>     INFO: Test took 4698ms.
[15:07:30.416] <TB1>     INFO: scanning low vcal = 90
[15:07:30.838] <TB1>     INFO: Expecting 41600 events.
[15:07:35.120] <TB1>     INFO: 41600 events read in total (3567ms).
[15:07:35.121] <TB1>     INFO: Test took 4705ms.
[15:07:35.124] <TB1>     INFO: scanning low vcal = 100
[15:07:35.548] <TB1>     INFO: Expecting 41600 events.
[15:07:39.953] <TB1>     INFO: 41600 events read in total (3690ms).
[15:07:39.953] <TB1>     INFO: Test took 4829ms.
[15:07:39.956] <TB1>     INFO: scanning low vcal = 110
[15:07:40.379] <TB1>     INFO: Expecting 41600 events.
[15:07:44.662] <TB1>     INFO: 41600 events read in total (3568ms).
[15:07:44.662] <TB1>     INFO: Test took 4706ms.
[15:07:44.665] <TB1>     INFO: scanning low vcal = 120
[15:07:45.090] <TB1>     INFO: Expecting 41600 events.
[15:07:49.364] <TB1>     INFO: 41600 events read in total (3559ms).
[15:07:49.365] <TB1>     INFO: Test took 4700ms.
[15:07:49.368] <TB1>     INFO: scanning low vcal = 130
[15:07:49.792] <TB1>     INFO: Expecting 41600 events.
[15:07:54.037] <TB1>     INFO: 41600 events read in total (3530ms).
[15:07:54.038] <TB1>     INFO: Test took 4670ms.
[15:07:54.041] <TB1>     INFO: scanning low vcal = 140
[15:07:54.463] <TB1>     INFO: Expecting 41600 events.
[15:07:58.669] <TB1>     INFO: 41600 events read in total (3491ms).
[15:07:58.669] <TB1>     INFO: Test took 4628ms.
[15:07:58.672] <TB1>     INFO: scanning low vcal = 150
[15:07:59.099] <TB1>     INFO: Expecting 41600 events.
[15:08:03.313] <TB1>     INFO: 41600 events read in total (3499ms).
[15:08:03.314] <TB1>     INFO: Test took 4642ms.
[15:08:03.318] <TB1>     INFO: scanning low vcal = 160
[15:08:03.740] <TB1>     INFO: Expecting 41600 events.
[15:08:07.953] <TB1>     INFO: 41600 events read in total (3498ms).
[15:08:07.953] <TB1>     INFO: Test took 4635ms.
[15:08:07.957] <TB1>     INFO: scanning low vcal = 170
[15:08:08.376] <TB1>     INFO: Expecting 41600 events.
[15:08:12.587] <TB1>     INFO: 41600 events read in total (3496ms).
[15:08:12.588] <TB1>     INFO: Test took 4631ms.
[15:08:12.593] <TB1>     INFO: scanning low vcal = 180
[15:08:13.016] <TB1>     INFO: Expecting 41600 events.
[15:08:17.230] <TB1>     INFO: 41600 events read in total (3500ms).
[15:08:17.231] <TB1>     INFO: Test took 4638ms.
[15:08:17.234] <TB1>     INFO: scanning low vcal = 190
[15:08:17.660] <TB1>     INFO: Expecting 41600 events.
[15:08:21.869] <TB1>     INFO: 41600 events read in total (3495ms).
[15:08:21.870] <TB1>     INFO: Test took 4636ms.
[15:08:21.873] <TB1>     INFO: scanning low vcal = 200
[15:08:22.299] <TB1>     INFO: Expecting 41600 events.
[15:08:26.512] <TB1>     INFO: 41600 events read in total (3498ms).
[15:08:26.513] <TB1>     INFO: Test took 4640ms.
[15:08:26.516] <TB1>     INFO: scanning low vcal = 210
[15:08:26.942] <TB1>     INFO: Expecting 41600 events.
[15:08:31.158] <TB1>     INFO: 41600 events read in total (3501ms).
[15:08:31.159] <TB1>     INFO: Test took 4643ms.
[15:08:31.162] <TB1>     INFO: scanning low vcal = 220
[15:08:31.588] <TB1>     INFO: Expecting 41600 events.
[15:08:35.806] <TB1>     INFO: 41600 events read in total (3504ms).
[15:08:35.807] <TB1>     INFO: Test took 4645ms.
[15:08:35.810] <TB1>     INFO: scanning low vcal = 230
[15:08:36.234] <TB1>     INFO: Expecting 41600 events.
[15:08:40.517] <TB1>     INFO: 41600 events read in total (3569ms).
[15:08:40.517] <TB1>     INFO: Test took 4707ms.
[15:08:40.520] <TB1>     INFO: scanning low vcal = 240
[15:08:40.943] <TB1>     INFO: Expecting 41600 events.
[15:08:45.197] <TB1>     INFO: 41600 events read in total (3539ms).
[15:08:45.198] <TB1>     INFO: Test took 4677ms.
[15:08:45.201] <TB1>     INFO: scanning low vcal = 250
[15:08:45.622] <TB1>     INFO: Expecting 41600 events.
[15:08:49.870] <TB1>     INFO: 41600 events read in total (3534ms).
[15:08:49.871] <TB1>     INFO: Test took 4670ms.
[15:08:49.876] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:08:50.299] <TB1>     INFO: Expecting 41600 events.
[15:08:54.556] <TB1>     INFO: 41600 events read in total (3542ms).
[15:08:54.557] <TB1>     INFO: Test took 4681ms.
[15:08:54.560] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:08:54.983] <TB1>     INFO: Expecting 41600 events.
[15:08:59.231] <TB1>     INFO: 41600 events read in total (3533ms).
[15:08:59.232] <TB1>     INFO: Test took 4672ms.
[15:08:59.235] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:08:59.654] <TB1>     INFO: Expecting 41600 events.
[15:09:03.912] <TB1>     INFO: 41600 events read in total (3543ms).
[15:09:03.913] <TB1>     INFO: Test took 4678ms.
[15:09:03.916] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:09:04.337] <TB1>     INFO: Expecting 41600 events.
[15:09:08.587] <TB1>     INFO: 41600 events read in total (3535ms).
[15:09:08.588] <TB1>     INFO: Test took 4672ms.
[15:09:08.591] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:09:09.011] <TB1>     INFO: Expecting 41600 events.
[15:09:13.218] <TB1>     INFO: 41600 events read in total (3492ms).
[15:09:13.219] <TB1>     INFO: Test took 4628ms.
[15:09:13.774] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:09:13.777] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:09:13.778] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:09:13.778] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:09:13.778] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:09:13.778] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:09:13.779] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:09:13.779] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:09:13.779] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:09:13.779] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:09:13.779] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:09:13.780] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:09:13.780] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:09:13.780] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:09:13.780] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:09:13.780] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:09:13.780] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:09:55.481] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:09:55.481] <TB1>     INFO: non-linearity mean:  0.957 0.960 0.957 0.957 0.961 0.958 0.955 0.961 0.959 0.964 0.959 0.964 0.961 0.963 0.962 0.959
[15:09:55.481] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.004 0.005 0.004 0.006 0.004 0.006 0.005
[15:09:55.481] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:09:55.505] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:09:55.528] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:09:55.551] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:09:55.574] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:09:55.597] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:09:55.620] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:09:55.643] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:09:55.666] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:09:55.689] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:09:55.712] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:09:55.735] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:09:55.758] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:09:55.781] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:09:55.804] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:09:55.827] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-11_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:09:55.850] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[15:09:55.850] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:09:55.857] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:09:55.857] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:09:55.860] <TB1>     INFO: ######################################################################
[15:09:55.860] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:09:55.860] <TB1>     INFO: ######################################################################
[15:09:55.863] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:09:55.873] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:09:55.873] <TB1>     INFO:     run 1 of 1
[15:09:55.873] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:56.215] <TB1>     INFO: Expecting 3120000 events.
[15:10:45.604] <TB1>     INFO: 1259690 events read in total (48674ms).
[15:11:34.785] <TB1>     INFO: 2519615 events read in total (97856ms).
[15:11:58.095] <TB1>     INFO: 3120000 events read in total (121166ms).
[15:11:58.131] <TB1>     INFO: Test took 122258ms.
[15:11:58.210] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:58.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:59.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:01.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:02.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:04.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:05.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:07.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:08.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:10.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:11.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:12.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:14.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:15.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:17.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:18.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:20.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:21.587] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394293248
[15:12:21.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:12:21.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7571, RMS = 2.02897
[15:12:21.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:12:21.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:12:21.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3484, RMS = 2.15372
[15:12:21.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:12:21.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:12:21.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.772, RMS = 1.56439
[15:12:21.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:12:21.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:12:21.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.812, RMS = 1.93078
[15:12:21.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:12:21.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:12:21.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3743, RMS = 1.29967
[15:12:21.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:12:21.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:12:21.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1184, RMS = 1.33672
[15:12:21.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:12:21.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:12:21.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4041, RMS = 1.44834
[15:12:21.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:12:21.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:12:21.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8054, RMS = 1.58367
[15:12:21.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:12:21.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:12:21.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8113, RMS = 1.23404
[15:12:21.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:12:21.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:12:21.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8376, RMS = 1.27704
[15:12:21.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:12:21.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:12:21.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1073, RMS = 2.12872
[15:12:21.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:12:21.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:12:21.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0132, RMS = 2.15038
[15:12:21.625] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:12:21.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:12:21.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7051, RMS = 2.001
[15:12:21.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:12:21.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:12:21.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.44, RMS = 1.88475
[15:12:21.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:12:21.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:12:21.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.945, RMS = 1.51903
[15:12:21.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:12:21.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:12:21.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4772, RMS = 1.88113
[15:12:21.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:12:21.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:12:21.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5632, RMS = 1.1113
[15:12:21.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:12:21.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:12:21.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5216, RMS = 1.27352
[15:12:21.629] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:12:21.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:12:21.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5205, RMS = 1.58351
[15:12:21.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:12:21.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:12:21.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9402, RMS = 1.74266
[15:12:21.630] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:12:21.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:12:21.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7711, RMS = 1.40633
[15:12:21.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:12:21.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:12:21.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1475, RMS = 1.93031
[15:12:21.631] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:12:21.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:12:21.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5759, RMS = 1.58194
[15:12:21.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:12:21.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:12:21.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8657, RMS = 1.90553
[15:12:21.632] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:12:21.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:12:21.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4584, RMS = 1.13897
[15:12:21.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:12:21.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:12:21.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0145, RMS = 1.2347
[15:12:21.633] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:12:21.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:12:21.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0645, RMS = 2.0256
[15:12:21.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:12:21.634] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:12:21.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0766, RMS = 1.63359
[15:12:21.635] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:12:21.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:12:21.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.024, RMS = 2.10934
[15:12:21.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:12:21.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:12:21.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6987, RMS = 2.26157
[15:12:21.636] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:12:21.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:12:21.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2833, RMS = 1.26071
[15:12:21.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:12:21.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:12:21.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8674, RMS = 1.56025
[15:12:21.637] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:12:21.640] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:12:21.640] <TB1>     INFO: number of dead bumps (per ROC):     0    1    1    0    0    2    0    0    0    0    0    0    0    1    0    0
[15:12:21.640] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:12:21.734] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:12:21.734] <TB1>     INFO: enter test to run
[15:12:21.734] <TB1>     INFO:   test:  no parameter change
[15:12:21.735] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[15:12:21.735] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[15:12:21.736] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:12:21.736] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:12:22.280] <TB1>    QUIET: Connection to board 26 closed.
[15:12:22.282] <TB1>     INFO: pXar: this is the end, my friend
[15:12:22.282] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
