

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Feb  5 04:52:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     56|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_192_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln40_fu_186_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2  |   9|          2|    7|         14|
    |j_fu_62               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_62      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_40_1|  return value|
|col_sum_7_address0  |  out|    3|   ap_memory|                            col_sum_7|         array|
|col_sum_7_ce0       |  out|    1|   ap_memory|                            col_sum_7|         array|
|col_sum_7_we0       |  out|    1|   ap_memory|                            col_sum_7|         array|
|col_sum_7_d0        |  out|   24|   ap_memory|                            col_sum_7|         array|
|col_sum_6_address0  |  out|    3|   ap_memory|                            col_sum_6|         array|
|col_sum_6_ce0       |  out|    1|   ap_memory|                            col_sum_6|         array|
|col_sum_6_we0       |  out|    1|   ap_memory|                            col_sum_6|         array|
|col_sum_6_d0        |  out|   24|   ap_memory|                            col_sum_6|         array|
|col_sum_5_address0  |  out|    3|   ap_memory|                            col_sum_5|         array|
|col_sum_5_ce0       |  out|    1|   ap_memory|                            col_sum_5|         array|
|col_sum_5_we0       |  out|    1|   ap_memory|                            col_sum_5|         array|
|col_sum_5_d0        |  out|   24|   ap_memory|                            col_sum_5|         array|
|col_sum_4_address0  |  out|    3|   ap_memory|                            col_sum_4|         array|
|col_sum_4_ce0       |  out|    1|   ap_memory|                            col_sum_4|         array|
|col_sum_4_we0       |  out|    1|   ap_memory|                            col_sum_4|         array|
|col_sum_4_d0        |  out|   24|   ap_memory|                            col_sum_4|         array|
|col_sum_3_address0  |  out|    3|   ap_memory|                            col_sum_3|         array|
|col_sum_3_ce0       |  out|    1|   ap_memory|                            col_sum_3|         array|
|col_sum_3_we0       |  out|    1|   ap_memory|                            col_sum_3|         array|
|col_sum_3_d0        |  out|   24|   ap_memory|                            col_sum_3|         array|
|col_sum_2_address0  |  out|    3|   ap_memory|                            col_sum_2|         array|
|col_sum_2_ce0       |  out|    1|   ap_memory|                            col_sum_2|         array|
|col_sum_2_we0       |  out|    1|   ap_memory|                            col_sum_2|         array|
|col_sum_2_d0        |  out|   24|   ap_memory|                            col_sum_2|         array|
|col_sum_1_address0  |  out|    3|   ap_memory|                            col_sum_1|         array|
|col_sum_1_ce0       |  out|    1|   ap_memory|                            col_sum_1|         array|
|col_sum_1_we0       |  out|    1|   ap_memory|                            col_sum_1|         array|
|col_sum_1_d0        |  out|   24|   ap_memory|                            col_sum_1|         array|
|col_sum_address0    |  out|    3|   ap_memory|                              col_sum|         array|
|col_sum_ce0         |  out|    1|   ap_memory|                              col_sum|         array|
|col_sum_we0         |  out|    1|   ap_memory|                              col_sum|         array|
|col_sum_d0          |  out|   24|   ap_memory|                              col_sum|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:40]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln40 = store i7 0, i7 %j" [top.cpp:40]   --->   Operation 5 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:40]   --->   Operation 7 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln40 = icmp_eq  i7 %j_2, i7 64" [top.cpp:40]   --->   Operation 8 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln40 = add i7 %j_2, i7 1" [top.cpp:40]   --->   Operation 9 'add' 'add_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %VITIS_LOOP_46_2.exitStub" [top.cpp:40]   --->   Operation 10 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %j_2" [top.cpp:40]   --->   Operation 11 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:41]   --->   Operation 12 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:40]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:40]   --->   Operation 14 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5" [top.cpp:40]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i3 %lshr_ln" [top.cpp:40]   --->   Operation 16 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sum_addr = getelementptr i24 %col_sum, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 17 'getelementptr' 'col_sum_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sum_1_addr = getelementptr i24 %col_sum_1, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 18 'getelementptr' 'col_sum_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sum_2_addr = getelementptr i24 %col_sum_2, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 19 'getelementptr' 'col_sum_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sum_3_addr = getelementptr i24 %col_sum_3, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 20 'getelementptr' 'col_sum_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sum_4_addr = getelementptr i24 %col_sum_4, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 21 'getelementptr' 'col_sum_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sum_5_addr = getelementptr i24 %col_sum_5, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 22 'getelementptr' 'col_sum_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sum_6_addr = getelementptr i24 %col_sum_6, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 23 'getelementptr' 'col_sum_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sum_7_addr = getelementptr i24 %col_sum_7, i64 0, i64 %zext_ln40" [top.cpp:42]   --->   Operation 24 'getelementptr' 'col_sum_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%switch_ln42 = switch i3 %trunc_ln40, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6" [top.cpp:42]   --->   Operation 25 'switch' 'switch_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.74>
ST_1 : Operation 26 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_6_addr" [top.cpp:42]   --->   Operation 26 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 27 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_5_addr" [top.cpp:42]   --->   Operation 28 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 29 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_4_addr" [top.cpp:42]   --->   Operation 30 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 31 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_3_addr" [top.cpp:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 33 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_2_addr" [top.cpp:42]   --->   Operation 34 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 35 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_1_addr" [top.cpp:42]   --->   Operation 36 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 37 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_addr" [top.cpp:42]   --->   Operation 38 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 39 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln42 = store i24 0, i3 %col_sum_7_addr" [top.cpp:42]   --->   Operation 40 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.exit" [top.cpp:42]   --->   Operation 41 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %j" [top.cpp:40]   --->   Operation 42 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [top.cpp:40]   --->   Operation 43 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sum_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01]
store_ln40             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
j_2                    (load             ) [ 00]
icmp_ln40              (icmp             ) [ 01]
add_ln40               (add              ) [ 00]
br_ln40                (br               ) [ 00]
trunc_ln40             (trunc            ) [ 01]
specpipeline_ln41      (specpipeline     ) [ 00]
speclooptripcount_ln40 (speclooptripcount) [ 00]
specloopname_ln40      (specloopname     ) [ 00]
lshr_ln                (partselect       ) [ 00]
zext_ln40              (zext             ) [ 00]
col_sum_addr           (getelementptr    ) [ 00]
col_sum_1_addr         (getelementptr    ) [ 00]
col_sum_2_addr         (getelementptr    ) [ 00]
col_sum_3_addr         (getelementptr    ) [ 00]
col_sum_4_addr         (getelementptr    ) [ 00]
col_sum_5_addr         (getelementptr    ) [ 00]
col_sum_6_addr         (getelementptr    ) [ 00]
col_sum_7_addr         (getelementptr    ) [ 00]
switch_ln42            (switch           ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln42             (store            ) [ 00]
br_ln42                (br               ) [ 00]
store_ln40             (store            ) [ 00]
br_ln40                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sum_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sum_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sum_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sum_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_sum_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_sum_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_sum_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_sum">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_sum_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="col_sum_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="24" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_sum_2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_2_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="col_sum_3_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="24" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_3_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="col_sum_4_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_4_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="col_sum_5_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="24" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_5_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="col_sum_6_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_6_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="col_sum_7_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sum_7_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln42_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln42_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="24" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln42_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln42_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="24" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln42_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln42_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln42_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln42_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="24" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln40_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_2_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln40_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln40_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln40_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="lshr_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln40_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="switch_ln42_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="3" slack="0"/>
<pin id="229" dir="0" index="4" bw="3" slack="0"/>
<pin id="230" dir="0" index="5" bw="3" slack="0"/>
<pin id="231" dir="0" index="6" bw="3" slack="0"/>
<pin id="232" dir="0" index="7" bw="2" slack="0"/>
<pin id="233" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln42/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln40_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="101" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="94" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="87" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="80" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="73" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="66" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="115" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="183" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="183" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="223"><net_src comp="212" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="234"><net_src comp="198" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="224" pin=5"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="224" pin=7"/></net>

<net id="246"><net_src comp="192" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="62" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="242" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_sum_7 | {1 }
	Port: col_sum_6 | {1 }
	Port: col_sum_5 | {1 }
	Port: col_sum_4 | {1 }
	Port: col_sum_3 | {1 }
	Port: col_sum_2 | {1 }
	Port: col_sum_1 | {1 }
	Port: col_sum | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln40 : 1
		j_2 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		trunc_ln40 : 2
		lshr_ln : 2
		zext_ln40 : 3
		col_sum_addr : 4
		col_sum_1_addr : 4
		col_sum_2_addr : 4
		col_sum_3_addr : 4
		col_sum_4_addr : 4
		col_sum_5_addr : 4
		col_sum_6_addr : 4
		col_sum_7_addr : 4
		switch_ln42 : 3
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		store_ln42 : 5
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln40_fu_186  |    0    |    14   |
|----------|--------------------|---------|---------|
|    add   |   add_ln40_fu_192  |    0    |    14   |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln40_fu_198 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_202   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln40_fu_212  |    0    |    0    |
|----------|--------------------|---------|---------|
|  switch  | switch_ln42_fu_224 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    28   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_247|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   28   |
+-----------+--------+--------+
