grep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/l2_switch/kc705/Makefile.new, /home/yhs/clickp4_fpga/l2_switch/kc705/Makefile)
os.rename(/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl
make[1]: *** [prebuild] 中断
make: *** [gen.kc705] 中断
grep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 01:38:41 2017...
make -C kc705 --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: 没有那个文件或目录
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieSplitter.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkTLPDispatcher.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkTLPDispatcher.v
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkTLPArbiter.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkTLPArbiter.v
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
does not existmake[1]: *** [obj/GetPutM.bo] 错误 1
make: *** [build.kc705] 错误 2
