Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 768337e33365455091841560cba12a87 --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_3 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_21 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L axi_protocol_converter_v2_1_21 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GS_TestBench_behav xil_defaultlib.GS_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_GS_Host_FPGA
Compiling module xil_defaultlib.Gs_StateMachin
Compiling module xil_defaultlib.GS_RawSignal
Compiling module xil_defaultlib.GS_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot GS_TestBench_behav
