<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/X86InstrBuilder.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- X86InstrBuilder.h - Functions to aid building x86 insts -*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file exposes functions that may be used with BuildMI from the</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MachineInstrBuilder.h file to handle X86&apos;isms in a clean way.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The BuildMem function may be used with the BuildMI function to add entire</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// memory references in a single, typed, function call.  X86 memory references</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// can be very complex expressions (described in the README), so wrapping them</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// up behind an easier to use interface makes sense.  Descriptions of the</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// functions are included below.</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For reference, the order of operands for memory references is:</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// (Operand), Base, Scale, Index, Displacement.</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineMemOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// X86AddressMode - This struct holds a generalized full x86 address mode.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The base register can be a frame index, which will eventually be replaced</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// with BP or SP and Disp being offsetted accordingly.  The displacement may</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// also include the offset of a global value.</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct X86AddressMode {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegBase,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FrameIndexBase</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } BaseType;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  union {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned Reg;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    int FrameIndex;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } Base;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Scale;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned IndexReg;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int Disp;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const GlobalValue *GV;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned GVOpFlags;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  X86AddressMode()</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>    : BaseType(RegBase), Scale(1), IndexReg(0), Disp(0), GV(nullptr),</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>      GVOpFlags(0) {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>    Base.Reg = 0;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  void getFullAddress(SmallVectorImpl&lt;MachineOperand&gt; &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    assert(Scale == 1 || Scale == 2 || Scale == 4 || Scale == 8);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    if (BaseType == X86AddressMode::RegBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>778</span>, <span class='None'>False</span>: <span class='covered-line'>621</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>778</pre></td><td class='code'><pre>      MO.push_back(MachineOperand::CreateReg(Base.Reg, false, false, false,</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>778</pre></td><td class='code'><pre>                                             false, false, false, 0, false));</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>      assert(BaseType == X86AddressMode::FrameIndexBase);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>      MO.push_back(MachineOperand::CreateFI(Base.FrameIndex));</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    MO.push_back(MachineOperand::CreateImm(Scale));</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    MO.push_back(MachineOperand::CreateReg(IndexReg, false, false, false, false,</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>                                           false, false, 0, false));</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    if (GV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>118</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>      MO.push_back(MachineOperand::CreateGA(GV, Disp, GVOpFlags));</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      MO.push_back(MachineOperand::CreateImm(Disp));</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    MO.push_back(MachineOperand::CreateReg(0, false, false, false, false, false,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>                                           false, 0, false));</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Compute the addressing mode from an machine instruction starting with the</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// given operand.</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline X86AddressMode getAddressFromInstr(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>                                                 unsigned Operand) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  X86AddressMode AM;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op0 = MI-&gt;getOperand(Operand);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  if (Op0.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    AM.BaseType = X86AddressMode::RegBase;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    AM.Base.Reg = Op0.getReg();</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    AM.BaseType = X86AddressMode::FrameIndexBase;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    AM.Base.FrameIndex = Op0.getIndex();</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op1 = MI-&gt;getOperand(Operand + 1);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  AM.Scale = Op1.getImm();</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op2 = MI-&gt;getOperand(Operand + 2);</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  AM.IndexReg = Op2.getReg();</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op3 = MI-&gt;getOperand(Operand + 3);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  if (Op3.isGlobal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    AM.GV = Op3.getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>    AM.Disp = Op3.getImm();</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  return AM;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>                                                 unsigned Operand) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  X86AddressMode AM;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op0 = MI-&gt;getOperand(Operand);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  if (Op0.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    AM.BaseType = X86AddressMode::RegBase;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    AM.Base.Reg = Op0.getReg();</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    AM.BaseType = X86AddressMode::FrameIndexBase;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    AM.Base.FrameIndex = Op0.getIndex();</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op1 = MI-&gt;getOperand(Operand + 1);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  AM.Scale = Op1.getImm();</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op2 = MI-&gt;getOperand(Operand + 2);</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  AM.IndexReg = Op2.getReg();</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  const MachineOperand &amp;Op3 = MI-&gt;getOperand(Operand + 3);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  if (Op3.isGlobal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    AM.GV = Op3.getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>    AM.Disp = Op3.getImm();</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  return AM;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::getAddressFromInstr(llvm::MachineInstr const*, unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addDirectMem - This function is used to add a direct memory reference to the</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// current instruction -- that is, a dereference of an address in a register,</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// with no scale, index or displacement. An example is: DWORD PTR [EAX].</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>addDirectMem(const MachineInstrBuilder &amp;MIB, unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Because memory references are always represented with five</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values, this adds: Reg, 1, NoReg, 0, NoReg to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  return MIB.addReg(Reg).addImm(1).addReg(0).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>addDirectMem(const MachineInstrBuilder &amp;MIB, unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Because memory references are always represented with five</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values, this adds: Reg, 1, NoReg, 0, NoReg to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  return MIB.addReg(Reg).addImm(1).addReg(0).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastISel.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>addDirectMem(const MachineInstrBuilder &amp;MIB, unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Because memory references are always represented with five</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values, this adds: Reg, 1, NoReg, 0, NoReg to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return MIB.addReg(Reg).addImm(1).addReg(0).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastPreTileConfig.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>addDirectMem(const MachineInstrBuilder &amp;MIB, unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Because memory references are always represented with five</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values, this adds: Reg, 1, NoReg, 0, NoReg to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return MIB.addReg(Reg).addImm(1).addReg(0).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstructionSelector.cpp:llvm::addDirectMem(llvm::MachineInstrBuilder const&amp;, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>addDirectMem(const MachineInstrBuilder &amp;MIB, unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Because memory references are always represented with five</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // values, this adds: Reg, 1, NoReg, 0, NoReg to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return MIB.addReg(Reg).addImm(1).addReg(0).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Replace the address used in the instruction with the direct memory</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reference.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline void setDirectAddressInInstr(MachineInstr *MI, unsigned Operand,</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                           unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Direct memory address is in a form of: Reg/FI, 1 (Scale), NoReg, 0, NoReg.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand).ChangeToRegister(Reg, /*isDef=*/false);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 1).setImm(1);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 2).setReg(0);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 3).ChangeToImmediate(0);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 4).setReg(0);</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                           unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Direct memory address is in a form of: Reg/FI, 1 (Scale), NoReg, 0, NoReg.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand).ChangeToRegister(Reg, /*isDef=*/false);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 1).setImm(1);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 2).setReg(0);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 3).ChangeToImmediate(0);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI-&gt;getOperand(Operand + 4).setReg(0);</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::setDirectAddressInInstr(llvm::MachineInstr*, unsigned int, unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FrameLowering.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>987</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>987</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>987</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86PreTileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86TileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastPreTileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastTileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86LowerTileCopy.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86IndirectThunks.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstructionSelector.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).addImm(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, const MachineOperand&amp; Offset) {</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).add(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>addOffset(const MachineInstrBuilder &amp;MIB, const MachineOperand&amp; Offset) {</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>  return MIB.addImm(1).addReg(0).add(Offset).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::addOffset(llvm::MachineInstrBuilder const&amp;, llvm::MachineOperand const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addRegOffset - This function is used to add a memory reference of the form</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// [Reg + Offset], i.e., one with no scale or index, but with a</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// displacement. An example is: DWORD PTR [EAX + 4].</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>addRegOffset(const MachineInstrBuilder &amp;MIB,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>980</pre></td><td class='code'><pre>             unsigned Reg, bool isKill, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>980</pre></td><td class='code'><pre>  return addOffset(MIB.addReg(Reg, getKillRegState(isKill)), Offset);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>980</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>             unsigned Reg, bool isKill, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  return addOffset(MIB.addReg(Reg, getKillRegState(isKill)), Offset);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FrameLowering.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>             unsigned Reg, bool isKill, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>  return addOffset(MIB.addReg(Reg, getKillRegState(isKill)), Offset);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>             unsigned Reg, bool isKill, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  return addOffset(MIB.addReg(Reg, getKillRegState(isKill)), Offset);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86IndirectThunks.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>             unsigned Reg, bool isKill, int Offset) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return addOffset(MIB.addReg(Reg, getKillRegState(isKill)), Offset);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::addRegOffset(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addRegReg - This function is used to add a memory reference of the form:</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// [Reg + Reg].</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;addRegReg(const MachineInstrBuilder &amp;MIB,</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned Reg1, bool isKill1,</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>                                            unsigned Reg2, bool isKill2) {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>  return MIB.addReg(Reg1, getKillRegState(isKill1)).addImm(1)</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>    .addReg(Reg2, getKillRegState(isKill2)).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>                                            unsigned Reg2, bool isKill2) {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>  return MIB.addReg(Reg1, getKillRegState(isKill1)).addImm(1)</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>    .addReg(Reg2, getKillRegState(isKill2)).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastISel.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                                            unsigned Reg2, bool isKill2) {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  return MIB.addReg(Reg1, getKillRegState(isKill1)).addImm(1)</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    .addReg(Reg2, getKillRegState(isKill2)).addImm(0).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::addRegReg(llvm::MachineInstrBuilder const&amp;, unsigned int, bool, unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>addFullAddress(const MachineInstrBuilder &amp;MIB,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>               const X86AddressMode &amp;AM) {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  assert(AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  if (AM.BaseType == X86AddressMode::RegBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>2.39k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>378</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>    MIB.addReg(AM.Base.Reg);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>    assert(AM.BaseType == X86AddressMode::FrameIndexBase);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>    MIB.addFrameIndex(AM.Base.FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  MIB.addImm(AM.Scale).addReg(AM.IndexReg);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  if (AM.GV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>4.33k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>706</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>779</pre></td><td class='code'><pre>    MIB.addGlobalAddress(AM.GV, AM.Disp, AM.GVOpFlags);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>5.62k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>5.62k</pre></td><td class='code'><pre>    MIB.addImm(AM.Disp);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  return MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>               const X86AddressMode &amp;AM) {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  assert(AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (AM.BaseType == X86AddressMode::RegBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIB.addReg(AM.Base.Reg);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    assert(AM.BaseType == X86AddressMode::FrameIndexBase);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    MIB.addFrameIndex(AM.Base.FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  MIB.addImm(AM.Scale).addReg(AM.IndexReg);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (AM.GV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MIB.addGlobalAddress(AM.GV, AM.Disp, AM.GVOpFlags);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>577</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>577</pre></td><td class='code'><pre>    MIB.addImm(AM.Disp);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  return MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastISel.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>               const X86AddressMode &amp;AM) {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  assert(AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  if (AM.BaseType == X86AddressMode::RegBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>2.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>    MIB.addReg(AM.Base.Reg);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>2.39k</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>2.39k</pre></td><td class='code'><pre>    assert(AM.BaseType == X86AddressMode::FrameIndexBase);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>2.39k</pre></td><td class='code'><pre>    MIB.addFrameIndex(AM.Base.FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>2.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  MIB.addImm(AM.Scale).addReg(AM.IndexReg);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  if (AM.GV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>4.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>    MIB.addGlobalAddress(AM.GV, AM.Disp, AM.GVOpFlags);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>4.33k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>4.33k</pre></td><td class='code'><pre>    MIB.addImm(AM.Disp);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  return MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstructionSelector.cpp:llvm::addFullAddress(llvm::MachineInstrBuilder const&amp;, llvm::X86AddressMode const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>               const X86AddressMode &amp;AM) {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>  assert(AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>  if (AM.BaseType == X86AddressMode::RegBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>378</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>378</pre></td><td class='code'><pre>    MIB.addReg(AM.Base.Reg);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    assert(AM.BaseType == X86AddressMode::FrameIndexBase);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    MIB.addFrameIndex(AM.Base.FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>  MIB.addImm(AM.Scale).addReg(AM.IndexReg);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>  if (AM.GV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>706</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    MIB.addGlobalAddress(AM.GV, AM.Disp, AM.GVOpFlags);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>706</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>706</pre></td><td class='code'><pre>    MIB.addImm(AM.Disp);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>  return MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addFrameReference - This function is used to add a reference to the base of</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// an abstract object on the stack frame of the current function.  This</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reference has base register as the FrameIndex offset until it is resolved.</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This allows a constant offset to be specified as well...</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.5k</span>, <span class='None'>False</span>: <span class='covered-line'>71.2k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>65.3k</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.2k</span>, <span class='None'>False</span>: <span class='covered-line'>63.5k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>1.73k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>231</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstrInfo.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.5k</span>, <span class='None'>False</span>: <span class='covered-line'>71.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>63.5k</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.2k</span>, <span class='None'>False</span>: <span class='covered-line'>63.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>71.2k</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FrameLowering.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLowering.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>1.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86PreTileConfig.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86TileConfig.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Flags |= MachineMemOperand::MOLoad</span>;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>231</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastPreTileConfig.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastTileConfig.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Flags |= MachineMemOperand::MOLoad</span>;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86LowerTileCopy.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset = 0) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  auto Flags = MachineMemOperand::MONone;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  if (MCID.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOLoad;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  if (MCID.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Flags |= MachineMemOperand::MOStore;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(MF, FI, Offset), Flags,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MFI.getObjectSize(FI), MFI.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return addOffset(MIB.addFrameIndex(FI), Offset)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::addFrameReference(llvm::MachineInstrBuilder const&amp;, int, int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addConstantPoolReference - This function is used to add a reference to the</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// base of a constant value spilled to the per-function constant pool.  The</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reference uses the abstract ConstantPoolIndex which is retained until</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// either machine code emission or assembly output. In PIC mode on x86-32,</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the GlobalBaseReg parameter can be used to make this a</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// GlobalBaseReg-relative reference.</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline const MachineInstrBuilder &amp;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>addConstantPoolReference(const MachineInstrBuilder &amp;MIB, unsigned CPI,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>                         unsigned GlobalBaseReg, unsigned char OpFlags) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //FIXME: factor this</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  return MIB.addReg(GlobalBaseReg).addImm(1).addReg(0)</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    .addConstantPoolIndex(CPI, 0, OpFlags).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86FastISel.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                         unsigned GlobalBaseReg, unsigned char OpFlags) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //FIXME: factor this</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  return MIB.addReg(GlobalBaseReg).addImm(1).addReg(0)</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    .addConstantPoolIndex(CPI, 0, OpFlags).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86InstructionSelector.cpp:llvm::addConstantPoolReference(llvm::MachineInstrBuilder const&amp;, unsigned int, unsigned int, unsigned char)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                         unsigned GlobalBaseReg, unsigned char OpFlags) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //FIXME: factor this</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  return MIB.addReg(GlobalBaseReg).addImm(1).addReg(0)</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    .addConstantPoolIndex(CPI, 0, OpFlags).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_LIB_TARGET_X86_X86INSTRBUILDER_H</pre></td></tr></table></div></body></html>