Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Sep 28 19:29:48 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_drc -file u96_v2_tima_ropuf2_wrapper_drc_routed.rpt -pb u96_v2_tima_ropuf2_wrapper_drc_routed.pb -rpx u96_v2_tima_ropuf2_wrapper_drc_routed.rpx
| Design       : u96_v2_tima_ropuf2_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 515
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| LUTLP-1   | Warning  | Combinatorial Loop Alert | 512        |
| PDRC-153  | Warning  | Gated clock check        | 2          |
| RTSTAT-10 | Warning  | No routable loads        | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#2 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#3 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#4 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#5 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#6 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#7 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#8 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#9 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#10 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#11 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#12 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#13 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#14 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#15 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#16 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#17 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#18 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#19 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#20 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#21 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#22 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#23 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#24 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#25 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#26 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#27 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#28 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#29 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#30 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#31 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#32 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#33 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#34 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#35 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#36 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#37 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#38 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#39 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#40 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#41 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#42 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#43 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#44 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#45 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#46 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#47 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#48 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#49 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#50 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#51 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#52 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#53 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#54 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#55 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#56 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#57 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#58 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#59 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#60 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#61 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#62 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#63 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#64 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#65 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#66 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#67 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#68 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#69 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#70 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#71 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#72 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#73 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#74 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#75 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#76 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#77 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#78 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#79 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#80 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#81 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#82 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#83 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#84 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#85 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#86 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#87 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#88 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#89 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#90 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#91 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#92 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#93 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#94 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#95 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#96 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#97 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#98 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#99 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#100 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#101 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#102 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#103 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#104 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#105 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#106 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#107 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#108 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#109 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#110 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#111 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#112 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#113 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#114 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#115 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#116 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#117 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#118 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#119 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#120 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#121 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#122 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#123 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#124 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#125 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#126 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#127 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#128 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#129 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#130 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#131 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#132 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#133 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#134 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#135 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#136 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#137 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#138 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#139 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#140 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#141 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#142 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#143 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#144 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#145 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#146 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#147 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#148 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#149 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#150 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#151 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#152 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#153 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#154 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#155 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#156 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#157 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#158 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#159 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#160 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#161 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#162 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#163 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#164 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#165 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#166 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#167 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#168 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#169 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#170 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#171 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#172 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#173 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#174 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#175 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#176 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#177 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#178 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#179 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#180 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#181 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#182 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#183 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#184 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#185 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#186 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#187 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#188 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#189 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#190 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#191 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#192 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#193 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#194 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#195 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#196 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#197 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#198 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#199 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#200 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#201 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#202 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#203 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#204 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#205 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#206 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#207 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#208 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#209 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#210 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#211 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#212 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#213 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#214 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#215 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#216 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#217 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#218 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#219 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#220 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#221 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#222 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#223 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#224 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#225 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#226 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#227 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#228 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#229 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#230 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#231 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#232 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#233 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#234 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#235 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#236 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#237 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#238 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#239 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#240 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#241 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#242 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#243 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#244 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#245 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#246 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#247 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#248 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#249 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#250 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#251 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#252 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#253 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#254 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#255 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#256 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#257 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#258 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#259 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#260 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#261 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#262 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#263 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#264 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#265 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#266 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#267 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#268 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#269 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#270 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#271 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#272 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#273 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#274 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#275 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#276 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#277 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#278 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#279 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#280 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#281 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#282 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#283 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#284 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#285 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#286 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#287 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#288 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#289 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#290 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#291 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#292 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#293 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#294 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#295 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#296 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#297 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#298 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#299 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#300 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#301 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#302 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#303 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#304 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#305 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#306 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#307 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#308 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#309 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#310 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#311 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#312 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#313 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#314 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#315 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#316 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#317 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#318 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#319 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#320 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#321 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#322 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#323 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#324 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#325 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#326 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#327 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#328 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#329 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#330 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#331 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#332 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#333 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#334 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#335 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#336 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#337 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#338 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#339 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#340 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#341 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#342 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#343 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#344 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#345 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#346 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#347 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#348 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#349 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#350 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#351 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#352 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#353 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#354 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#355 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#356 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#357 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#358 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#359 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#360 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#361 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#362 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#363 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#364 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#365 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#366 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#367 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#368 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#369 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#370 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#371 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#372 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#373 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#374 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#375 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#376 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#377 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#378 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#379 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#380 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#381 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#382 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#383 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#384 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#385 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#386 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#387 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#388 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#389 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#390 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#391 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#392 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#393 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#394 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#395 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#396 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#397 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#398 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#399 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#400 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#401 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#402 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#403 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#404 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#405 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#406 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#407 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#408 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#409 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#410 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#411 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#412 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#413 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#414 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#415 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#416 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#417 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#418 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#419 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#420 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#421 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#422 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#423 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#424 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#425 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#426 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#427 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#428 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#429 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#430 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#431 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#432 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#433 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#434 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#435 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#436 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#437 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#438 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#439 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#440 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#441 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#442 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#443 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#444 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#445 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#446 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#447 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#448 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#449 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#450 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#451 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#452 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#453 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#454 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#455 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#456 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#457 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#458 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#459 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#460 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#461 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#462 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#463 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#464 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#465 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#466 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#467 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#468 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#469 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#470 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#471 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#472 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#473 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#474 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#475 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#476 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#477 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#478 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#479 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#480 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#481 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#482 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#483 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#484 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#485 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#486 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#487 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#488 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#489 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#490 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#491 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#492 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#493 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#494 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#495 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#496 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#497 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#498 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#499 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#500 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#501 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#502 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#503 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#504 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#505 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#506 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#507 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#508 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#509 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#510 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#511 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#512 Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTER_0
u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
265 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0],
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
u96_v2_tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i
 (the first 15 of 169 listed).
Related violations: <none>


