// Seed: 1672099126
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output wor id_4
);
  assign id_3 = id_1;
  wire id_6;
  logic [7:0] id_7;
  assign id_6 = 1;
  wire id_8;
  assign id_6 = 1;
  initial begin : LABEL_0
    id_7[1] = ~id_2;
  end
  wire id_9;
  wire id_10;
  initial begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
