Running: G:\Xilinx\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/RS_Decoder_tf_isim_beh.exe -prj D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/RS_Decoder_tf_beh.prj work.RS_Decoder_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/RS_Decoder_tf.v" into library work
Analyzing Verilog file "G:/Xilinx/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/z_Calculator.vhd" into library work
Parsing VHDL file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/Syndrom.vhd" into library work
Parsing VHDL file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/error_Magnitude.vhd" into library work
Parsing VHDL file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/Error_Locator_Calculator.vhd" into library work
Parsing VHDL file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/Error_Locations.vhd" into library work
Parsing VHDL file "D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/RS_Decoder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module RS_Decoder_tf
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity Syndrom [syndrom_default]
Compiling architecture behavioral of entity Error_Locator_Calculator [error_locator_calculator_default]
Compiling architecture behavioral of entity Error_Locations [error_locations_default]
Compiling architecture behavioral of entity z_Calculator [z_calculator_default]
Compiling architecture behavioral of entity error_Magnitude [error_magnitude_default]
Compiling architecture behavioral of entity RS_Decoder [rs_decoder_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Compiled 2 Verilog Units
Built simulation executable D:/my_files/course/projects/RS_decoder/VHDL/RS_Decoder/RS_Decoder_tf_isim_beh.exe
Fuse Memory Usage: 58716 KB
Fuse CPU Usage: 1749 ms
