{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708384388377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708384388377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 17:13:08 2024 " "Processing started: Mon Feb 19 17:13:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708384388377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384388377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384388378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708384389040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708384389040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-concurrente " "Found design unit 1: sumador-concurrente" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401061 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_Sumador-Behavioral " "Found design unit 1: Testbench_Sumador-Behavioral" {  } { { "Testbench_Sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Testbench_Sumador.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_Sumador " "Found entity 1: Testbench_Sumador" {  } { { "Testbench_Sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Testbench_Sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentos-Behavioral " "Found design unit 1: segmentos-Behavioral" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401069 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interfaz-Behavioral " "Found design unit 1: Interfaz-Behavioral" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interfaz " "Found entity 1: Interfaz" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interfaz " "Elaborating entity \"Interfaz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708384401167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A Interfaz.vhd(9) " "VHDL Signal Declaration warning at Interfaz.vhd(9): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708384401168 "|Interfaz"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B Interfaz.vhd(9) " "VHDL Signal Declaration warning at Interfaz.vhd(9): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708384401168 "|Interfaz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segmento1 Interfaz.vhd(12) " "Verilog HDL or VHDL warning at Interfaz.vhd(12): object \"segmento1\" assigned a value but never read" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708384401168 "|Interfaz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segmento2 Interfaz.vhd(12) " "Verilog HDL or VHDL warning at Interfaz.vhd(12): object \"segmento2\" assigned a value but never read" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708384401169 "|Interfaz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:UUT_Sumador " "Elaborating entity \"sumador\" for hierarchy \"sumador:UUT_Sumador\"" {  } { { "Interfaz.vhd" "UUT_Sumador" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708384401170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:UUT_Segmentos " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:UUT_Segmentos\"" {  } { { "Interfaz.vhd" "UUT_Segmentos" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708384401172 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout segmentos.vhd(26) " "VHDL Process Statement warning at segmentos.vhd(26): signal \"Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(27) " "VHDL Process Statement warning at segmentos.vhd(27): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(28) " "VHDL Process Statement warning at segmentos.vhd(28): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(29) " "VHDL Process Statement warning at segmentos.vhd(29): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(30) " "VHDL Process Statement warning at segmentos.vhd(30): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1708384401792 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708384402154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 19 17:13:22 2024 " "Processing ended: Mon Feb 19 17:13:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708384402154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708384402154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708384402154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384402154 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384402876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708384388377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708384388377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 17:13:08 2024 " "Processing started: Mon Feb 19 17:13:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708384388377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384388377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384388378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708384389040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708384389040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-concurrente " "Found design unit 1: sumador-concurrente" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401061 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_Sumador-Behavioral " "Found design unit 1: Testbench_Sumador-Behavioral" {  } { { "Testbench_Sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Testbench_Sumador.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_Sumador " "Found entity 1: Testbench_Sumador" {  } { { "Testbench_Sumador.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Testbench_Sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentos-Behavioral " "Found design unit 1: segmentos-Behavioral" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401069 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interfaz-Behavioral " "Found design unit 1: Interfaz-Behavioral" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interfaz " "Found entity 1: Interfaz" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708384401073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384401073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interfaz " "Elaborating entity \"Interfaz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708384401167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A Interfaz.vhd(9) " "VHDL Signal Declaration warning at Interfaz.vhd(9): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708384401168 "|Interfaz"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B Interfaz.vhd(9) " "VHDL Signal Declaration warning at Interfaz.vhd(9): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708384401168 "|Interfaz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segmento1 Interfaz.vhd(12) " "Verilog HDL or VHDL warning at Interfaz.vhd(12): object \"segmento1\" assigned a value but never read" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708384401168 "|Interfaz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segmento2 Interfaz.vhd(12) " "Verilog HDL or VHDL warning at Interfaz.vhd(12): object \"segmento2\" assigned a value but never read" {  } { { "Interfaz.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708384401169 "|Interfaz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:UUT_Sumador " "Elaborating entity \"sumador\" for hierarchy \"sumador:UUT_Sumador\"" {  } { { "Interfaz.vhd" "UUT_Sumador" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708384401170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:UUT_Segmentos " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:UUT_Segmentos\"" {  } { { "Interfaz.vhd" "UUT_Segmentos" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/Interfaz.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708384401172 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout segmentos.vhd(26) " "VHDL Process Statement warning at segmentos.vhd(26): signal \"Cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(27) " "VHDL Process Statement warning at segmentos.vhd(27): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(28) " "VHDL Process Statement warning at segmentos.vhd(28): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(29) " "VHDL Process Statement warning at segmentos.vhd(29): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resul segmentos.vhd(30) " "VHDL Process Statement warning at segmentos.vhd(30): signal \"Resul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segmentos.vhd" "" { Text "C:/Users/Luis/Desktop/sum_paralelo_v1/segmentos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708384401174 "|Interfaz|segmentos:UUT_Segmentos"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1708384401792 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708384402154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 19 17:13:22 2024 " "Processing ended: Mon Feb 19 17:13:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708384402154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708384402154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708384402154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708384402154 ""}
