<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<meta name="Generator" content="Kate, the KDE Advanced Text Editor" />
<title>or1200_dc_fsm.v</title>
</head>
<!-- Highlighting: "Verilog" -->
<body>
<pre style='color:#31363b;background-color:#fcfcfc;'>
<span style='color:#7f8c8d;'>//////////////////////////////////////////////////////////////////////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>////  OR1200's DC FSM                                             ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>////  This file is part of the OpenRISC 1200 project              ////</span>
<span style='color:#7f8c8d;'>////  http://opencores.org/project,or1k                           ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>////  Description                                                 ////</span>
<span style='color:#7f8c8d;'>////  Data cache state machine                                    ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>////  To Do:                                                      ////</span>
<span style='color:#7f8c8d;'>////   - Test error during line read or write                     ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>////  Author(s):                                                  ////</span>
<span style='color:#7f8c8d;'>////      - Damjan Lampret, lampret@opencores.org                 ////</span>
<span style='color:#7f8c8d;'>////      - Julius Baxter, julius@opencores.org                   ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//////////////////////////////////////////////////////////////////////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//// Copyright (C) 2000, 2010 Authors and OPENCORES.ORG           ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//// This source file may be used and distributed without         ////</span>
<span style='color:#7f8c8d;'>//// restriction provided that this copyright statement is not    ////</span>
<span style='color:#7f8c8d;'>//// removed from the file and that any derivative work contains  ////</span>
<span style='color:#7f8c8d;'>//// the original copyright notice and the associated disclaimer. ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//// This source file is free software; you can redistribute it   ////</span>
<span style='color:#7f8c8d;'>//// and/or modify it under the terms of the GNU Lesser General   ////</span>
<span style='color:#7f8c8d;'>//// Public License as published by the Free Software Foundation; ////</span>
<span style='color:#7f8c8d;'>//// either version 2.1 of the License, or (at your option) any   ////</span>
<span style='color:#7f8c8d;'>//// later version.                                               ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//// This source is distributed in the hope that it will be       ////</span>
<span style='color:#7f8c8d;'>//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////</span>
<span style='color:#7f8c8d;'>//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////</span>
<span style='color:#7f8c8d;'>//// PURPOSE.  See the GNU Lesser General Public License for more ////</span>
<span style='color:#7f8c8d;'>//// details.                                                     ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//// You should have received a copy of the GNU Lesser General    ////</span>
<span style='color:#7f8c8d;'>//// Public License along with this source; if not, download it   ////</span>
<span style='color:#7f8c8d;'>//// from http://www.opencores.org/lgpl.shtml                     ////</span>
<span style='color:#7f8c8d;'>////                                                              ////</span>
<span style='color:#7f8c8d;'>//////////////////////////////////////////////////////////////////////</span>
<span style='color:#7f8c8d;'>//</span>
<span style='color:#7f8c8d;'>// $Log: or1200_dc_fsm.v,v $</span>
<span style='color:#7f8c8d;'>// Revision 2.0  2010/06/30 11:00:00  ORSoC</span>
<span style='color:#7f8c8d;'>// Minor update: </span>
<span style='color:#7f8c8d;'>// Bugs fixed. </span>
<span style='color:#7f8c8d;'>//</span>

<span style='color:#7f8c8d;'>// synopsys translate_off</span>
<span style='color:#27ae60;'>`include </span><span style='color:#f67400;'>&quot;timescale.v&quot;</span>
<span style='color:#7f8c8d;'>// synopsys translate_on</span>
<span style='color:#27ae60;'>`include </span><span style='color:#f67400;'>&quot;or1200_defines.v&quot;</span>

<span style='color:#27ae60;'>`define OR1200_DCFSM_IDLE	3'd0</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_CLOADSTORE	3'd1</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_LOOP2	3'd2</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_LOOP3	3'd3</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_LOOP4	3'd4</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_FLUSH5	3'd5</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_INV6	3'd6</span>
<span style='color:#27ae60;'>`define OR1200_DCFSM_WAITSPRCS7	3'd7</span>



<span style='color:#7f8c8d;'>//</span>
<span style='color:#7f8c8d;'>// Data cache FSM for cache line of 16 bytes (4x singleword)</span>
<span style='color:#7f8c8d;'>//</span>

<b>module</b> or1200_dc_fsm
  (
   <span style='color:#7f8c8d;'>// Clock and reset</span>
   clk, rst,
   
   <span style='color:#7f8c8d;'>// Internal i/f to top level DC</span>
   dc_en, dcqmem_cycstb_i, dcqmem_ci_i, dcqmem_we_i, dcqmem_sel_i,
   tagcomp_miss, biudata_valid, biudata_error, lsu_addr,
   dcram_we, biu_read, biu_write, biu_do_sel, dcram_di_sel, first_hit_ack, 
   first_miss_ack, first_miss_err, burst, tag_we, tag_valid, dc_addr, 
   dc_no_writethrough, tag_dirty, dirty, tag, tag_v, dc_block_flush, 
   dc_block_writeback, spr_dat_i, mtspr_dc_done, spr_cswe
   );

   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// I/O</span>
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#2980b9;'>input</span>				clk;
   <span style='color:#2980b9;'>input</span>				rst;
   <span style='color:#2980b9;'>input</span>				dc_en;
   <span style='color:#2980b9;'>input</span>				dcqmem_cycstb_i;
   <span style='color:#2980b9;'>input</span>				dcqmem_ci_i;
   <span style='color:#2980b9;'>input</span>				dcqmem_we_i;
   <span style='color:#2980b9;'>input</span> [<span style='color:#f67400;'>3</span>:<span style='color:#f67400;'>0</span>] 				dcqmem_sel_i;
   <span style='color:#2980b9;'>input</span>				tagcomp_miss;
   <span style='color:#2980b9;'>input</span>				biudata_valid;
   <span style='color:#2980b9;'>input</span>				biudata_error;
   <span style='color:#2980b9;'>input</span> [<span style='color:#f67400;'>31</span>:<span style='color:#f67400;'>0</span>] 			lsu_addr;
   <span style='color:#2980b9;'>output</span> [<span style='color:#f67400;'>3</span>:<span style='color:#f67400;'>0</span>] 			dcram_we;
   <span style='color:#2980b9;'>output</span>				biu_read;
   <span style='color:#2980b9;'>output</span>				biu_write;
   <span style='color:#2980b9;'>output</span> 				dcram_di_sel;
   <span style='color:#2980b9;'>output</span> 				biu_do_sel;
   <span style='color:#2980b9;'>output</span>				first_hit_ack;
   <span style='color:#2980b9;'>output</span>				first_miss_ack;
   <span style='color:#2980b9;'>output</span>				first_miss_err;
   <span style='color:#2980b9;'>output</span>				burst;
   <span style='color:#2980b9;'>output</span>				tag_we;
   <span style='color:#2980b9;'>output</span> 				tag_valid;
   <span style='color:#2980b9;'>output</span> [<span style='color:#f67400;'>31</span>:<span style='color:#f67400;'>0</span>] 			dc_addr;
   <span style='color:#2980b9;'>input</span> 				dc_no_writethrough;
   <span style='color:#2980b9;'>output</span> 				tag_dirty;
   <span style='color:#2980b9;'>input</span> 				dirty;
   <span style='color:#2980b9;'>input</span> [<span style='color:#27ae60;'>`OR1200_DCTAG_W</span>-<span style='color:#f67400;'>2</span>:<span style='color:#f67400;'>0</span>] 		tag;
   <span style='color:#2980b9;'>input</span> 				tag_v;   
   <span style='color:#2980b9;'>input</span> 				dc_block_flush;
   <span style='color:#2980b9;'>input</span> 				dc_block_writeback;
   <span style='color:#2980b9;'>input</span> [<span style='color:#f67400;'>31</span>:<span style='color:#f67400;'>0</span>] 			spr_dat_i;
   <span style='color:#2980b9;'>output</span> 				mtspr_dc_done;
   <span style='color:#2980b9;'>input</span> 				spr_cswe;
   
   
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Internal wires and regs</span>
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#2980b9;'>reg</span> [<span style='color:#f67400;'>31</span>:<span style='color:#f67400;'>0</span>] 				addr_r;
   <span style='color:#2980b9;'>reg</span> [<span style='color:#f67400;'>2</span>:<span style='color:#f67400;'>0</span>] 				state;
   <span style='color:#2980b9;'>reg</span> [<span style='color:#27ae60;'>`OR1200_DCLS</span>-<span style='color:#f67400;'>1</span>:<span style='color:#f67400;'>0</span>] 		cnt;
   <span style='color:#2980b9;'>reg</span> 					hitmiss_eval;
   <span style='color:#2980b9;'>reg</span> 					store;
   <span style='color:#2980b9;'>reg</span> 					load;
   <span style='color:#2980b9;'>reg</span> 					cache_inhibit;
   <span style='color:#2980b9;'>reg</span> 					cache_miss;
   <span style='color:#2980b9;'>reg</span> 					cache_dirty_needs_writeback;
   <span style='color:#2980b9;'>reg</span>                                  did_early_load_ack;
   <span style='color:#2980b9;'>reg</span> 					cache_spr_block_flush;
   <span style='color:#2980b9;'>reg</span> 					cache_spr_block_writeback;
   <span style='color:#2980b9;'>reg</span> 					cache_wb;   
   <span style='color:#2980b9;'>wire</span> 				load_hit_ack;
   <span style='color:#2980b9;'>wire</span> 				load_miss_ack;
   <span style='color:#2980b9;'>wire</span> 				load_inhibit_ack;   
   <span style='color:#2980b9;'>wire</span> 				store_hit_ack;
   <span style='color:#2980b9;'>wire</span> 				store_hit_writethrough_ack;   
   <span style='color:#2980b9;'>wire</span> 				store_miss_writethrough_ack;   
   <span style='color:#2980b9;'>wire</span> 				store_inhibit_ack;
   <span style='color:#2980b9;'>wire</span> 				store_miss_ack;
   <span style='color:#2980b9;'>wire</span> 				dcram_we_after_line_load;
   <span style='color:#2980b9;'>wire</span> 				dcram_we_during_line_load;
   <span style='color:#2980b9;'>wire</span> 				tagram_we_end_of_loadstore_loop;
   <span style='color:#2980b9;'>wire</span> 				tagram_dirty_bit_set;   
   <span style='color:#2980b9;'>wire</span> 				writethrough;
   <span style='color:#2980b9;'>wire</span> 				cache_inhibit_with_eval;
   <span style='color:#2980b9;'>wire</span> [(<span style='color:#27ae60;'>`OR1200_DCLS</span>-<span style='color:#f67400;'>1</span>)-<span style='color:#f67400;'>2</span>:<span style='color:#f67400;'>0</span>]		next_addr_word;

   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Cache inhibit</span>
   <span style='color:#7f8c8d;'>//</span>
   
   <span style='color:#7f8c8d;'>// Indicates whether cache is inhibited, during hitmiss_eval and after</span>
   <b>assign</b> cache_inhibit_with_eval = (hitmiss_eval &amp; dcqmem_ci_i) |
				    (!hitmiss_eval &amp; cache_inhibit);
   
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Generate of DCRAM write enables</span>
   <span style='color:#7f8c8d;'>//</span>

   <span style='color:#7f8c8d;'>// WE when non-writethrough, and had to wait for a line to load.</span>
   <b>assign</b> dcram_we_after_line_load = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP3</span>) &amp;
				    dcqmem_we_i &amp; !cache_dirty_needs_writeback &amp;
				     !did_early_load_ack;

   <span style='color:#7f8c8d;'>// WE when receiving the data cache line</span>
   <b>assign</b> dcram_we_during_line_load = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>) &amp; load &amp; 
				      biudata_valid;   
   
   <b>assign</b> dcram_we =(<span style='color:#7f8c8d;'>// Write when hit - make sure it is only when hit - could</span>
		     <span style='color:#7f8c8d;'>// maybe be doing write through and don't want to corrupt</span>
		     <span style='color:#7f8c8d;'>// cache lines corresponding to the writethrough addr_r.</span>
		     ({<span style='color:#f67400;'>4</span>{store_hit_ack | store_hit_writethrough_ack}} |
		     <span style='color:#7f8c8d;'>// Write after load of line</span>
		     {<span style='color:#f67400;'>4</span>{dcram_we_after_line_load}}) &amp; 
		     dcqmem_sel_i		 ) |
		    <span style='color:#7f8c8d;'>// Write during load</span>
		    {<span style='color:#f67400;'>4</span>{dcram_we_during_line_load}};

   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Tag RAM signals</span>
   <span style='color:#7f8c8d;'>//</span>
   
   <span style='color:#7f8c8d;'>// WE to tag RAM when we finish loading a line.</span>
   <b>assign</b> tagram_we_end_of_loadstore_loop = ((state==<span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>) &amp; 
					     biudata_valid &amp; !(|cnt));
   
<span style='color:#27ae60;'>`ifndef OR1200_DC_WRITETHROUGH</span>
   <span style='color:#7f8c8d;'>// No writethrough, so mark a line dirty whenever we write to it</span>
   <b>assign</b> tagram_dirty_bit_set = store_hit_ack | store_miss_ack;

   <span style='color:#7f8c8d;'>// Generate done signal for MTSPR instructions that may block execution</span>
   <b>assign</b> mtspr_dc_done = <span style='color:#7f8c8d;'>// Either DC disabled or we're not selected, or</span>
			  !dc_en | !spr_cswe |
			  <span style='color:#7f8c8d;'>// Requested address not valid or writeback and !dirty</span>
			  ((state==<span style='color:#27ae60;'>`OR1200_DCFSM_FLUSH5</span>) &amp; 
			   (!tag_v | (cache_spr_block_writeback &amp; !dirty))) |
			  <span style='color:#7f8c8d;'>// Writeback or flush is finished</span>
			  ((state==<span style='color:#27ae60;'>`OR1200_DCFSM_LOOP3</span>) &amp; 
			   (cache_spr_block_flush | cache_spr_block_writeback))|
			  <span style='color:#7f8c8d;'>// Invalidate of clean line finished</span>
			  ((state==<span style='color:#27ae60;'>`OR1200_DCFSM_INV6</span>) &amp; cache_spr_block_flush);
   
   
<span style='color:#27ae60;'>`else</span>
 <span style='color:#27ae60;'>`ifdef</span> OR1200_DC_NOSTACKWRITETHROUGH   
   <span style='color:#7f8c8d;'>// For dirty bit setting when having writethrough but not for stack</span>
   <b>assign</b> tagram_dirty_bit_set = store_hit_ack | store_miss_ack;
 <span style='color:#27ae60;'>`else</span>
   <span style='color:#7f8c8d;'>// Lines will never be dirty if always writethrough</span>
   <b>assign</b> tagram_dirty_bit_set = <span style='color:#f67400;'>0</span>;
 <span style='color:#27ae60;'>`endif</span>
   
   <b>assign</b> mtspr_dc_done = <span style='color:#f67400;'>1'b1</span>;
   
<span style='color:#27ae60;'>`endif</span>

   <b>assign</b> tag_dirty = tagram_dirty_bit_set;
   
   <span style='color:#7f8c8d;'>// WE to tag RAM</span>
   <b>assign</b> tag_we = tagram_we_end_of_loadstore_loop |		    
                    tagram_dirty_bit_set | (state == <span style='color:#27ae60;'>`OR1200_DCFSM_INV6</span>);
   

   <span style='color:#7f8c8d;'>// Valid bit</span>
   <span style='color:#7f8c8d;'>// Set valid when end of line load, or marking dirty (is still valid)</span>
   <b>assign</b> tag_valid = ( tagram_we_end_of_loadstore_loop &amp; 
			(load | (store &amp; cache_spr_block_writeback)) ) |
		      tagram_dirty_bit_set;


   
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// BIU read and write</span>
   <span style='color:#7f8c8d;'>//</span>

   <b>assign</b> biu_read = <span style='color:#7f8c8d;'>// Bus read request when:</span>
		     <span style='color:#7f8c8d;'>// 1) Have a miss and not dirty or a load with inhibit</span>
		     ((state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp;
		      (((hitmiss_eval &amp; tagcomp_miss &amp; !dirty &amp; 
			 !(store &amp; writethrough)) | 
			(load &amp; cache_inhibit_with_eval)) &amp; dcqmem_cycstb_i)) |
		     <span style='color:#7f8c8d;'>// 2) In the loop and loading</span>
		     ((state == <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>) &amp; load);
   

   <b>assign</b> biu_write = <span style='color:#7f8c8d;'>// Bus write request when:</span>
		      <span style='color:#7f8c8d;'>// 1) Have a miss and dirty or store with inhibit</span>
		      ((state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp; 
		       (((hitmiss_eval &amp; tagcomp_miss &amp; dirty) | 
			 (store &amp; writethrough)) | 
			(store &amp; cache_inhibit_with_eval)) &amp; dcqmem_cycstb_i) |
		      <span style='color:#7f8c8d;'>// 2) In the loop and storing</span>
		      ((state == <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>) &amp; store);
   
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Select for data to actual cache RAM (from LSU or BIU)</span>
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Data to DCRAM - from external bus when loading (from IU when store)</span>
   <b>assign</b> dcram_di_sel = load;
   <span style='color:#7f8c8d;'>// Data to external bus - always from IU except in case of bursting back</span>
   <span style='color:#7f8c8d;'>//                        the line to memory. (1 selects DCRAM)</span>
   <b>assign</b> biu_do_sel = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>) &amp; store;

   <span style='color:#7f8c8d;'>// 3-bit wire for calculating next word of burst write, depending on</span>
   <span style='color:#7f8c8d;'>// line size of data cache.</span>
   <b>assign</b> next_addr_word =  addr_r[<span style='color:#27ae60;'>`OR1200_DCLS</span>-<span style='color:#f67400;'>1</span>:<span style='color:#f67400;'>2</span>] + <span style='color:#f67400;'>1</span>;
   
   <span style='color:#7f8c8d;'>// Address to cache RAM (tag address also derived from this)   </span>
   <b>assign</b> dc_addr =
		   <span style='color:#7f8c8d;'>// First check if we've got a block flush or WB op</span>
		   ((dc_block_flush &amp; !cache_spr_block_flush) | 
		   (dc_block_writeback &amp; !cache_spr_block_writeback)) ? 
		   <span style='color:#f67400;'>spr_dat_i :</span>
		   (state==<span style='color:#27ae60;'>`OR1200_DCFSM_FLUSH5</span>) ? addr_r:
		    <span style='color:#7f8c8d;'>// If no SPR action, then always put out address from LSU</span>
		    (state==<span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span> | hitmiss_eval) ? lsu_addr :
		    <span style='color:#7f8c8d;'>// Next, if in writeback loop, when ACKed must immediately</span>
		    <span style='color:#7f8c8d;'>// output next word address (the RAM address takes a cycle</span>
		    <span style='color:#7f8c8d;'>// to increment, but it's needed immediately for burst)</span>
		    <span style='color:#7f8c8d;'>// otherwise, output our registered address.</span>
		    (state==<span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span> &amp; biudata_valid &amp; store ) ? 
		    {addr_r[<span style='color:#f67400;'>31</span>:<span style='color:#27ae60;'>`OR1200_DCLS</span>], next_addr_word, <span style='color:#f67400;'>2'b00</span>} : addr_r;
   
<span style='color:#27ae60;'>`ifdef OR1200_DC_WRITETHROUGH</span>
 <span style='color:#27ae60;'>`ifdef</span> OR1200_DC_NOSTACKWRITETHROUGH   
   <b>assign</b> writethrough = !dc_no_writethrough;
 <span style='color:#27ae60;'>`else</span>
   <b>assign</b> writethrough = <span style='color:#f67400;'>1</span>;
 <span style='color:#27ae60;'>`endif</span>
<span style='color:#27ae60;'>`else</span>
   <b>assign</b> writethrough = <span style='color:#f67400;'>0</span>;
<span style='color:#27ae60;'>`endif</span>
   
   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// ACK generation for LSU</span>
   <span style='color:#7f8c8d;'>//</span>
   
   <span style='color:#7f8c8d;'>// ACK for when it's a cache hit</span>
   <b>assign</b> first_hit_ack = load_hit_ack | store_hit_ack | 
			  store_hit_writethrough_ack | 
			  store_miss_writethrough_ack |
			  store_inhibit_ack | store_miss_ack ;

   <span style='color:#7f8c8d;'>// ACK for when it's a cache miss - load only, is used in MUX for data back</span>
   <span style='color:#7f8c8d;'>//                                  LSU straight off external data bus. In</span>
   <span style='color:#7f8c8d;'>//                                  this was is also used for cache inhibit</span>
   <span style='color:#7f8c8d;'>//                                  loads.</span>
   <span style='color:#7f8c8d;'>// first_hit_ack takes precedence over first_miss_ack</span>
   <b>assign</b> first_miss_ack = ~first_hit_ack &amp; (load_miss_ack | load_inhibit_ack);
   
   <span style='color:#7f8c8d;'>// ACK cache hit on load</span>
   <b>assign</b> load_hit_ack = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp; 
			 hitmiss_eval &amp; !tagcomp_miss &amp; !dcqmem_ci_i &amp; load;
   
   <span style='color:#7f8c8d;'>// ACK cache hit on store, no writethrough</span>
   <b>assign</b> store_hit_ack = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp; 
			  hitmiss_eval  &amp; !tagcomp_miss &amp; !dcqmem_ci_i &amp;
			  store &amp; !writethrough;
   
   <span style='color:#7f8c8d;'>// ACK cache hit on store with writethrough</span>
   <b>assign</b> store_hit_writethrough_ack = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp; 
				       !cache_miss &amp; !cache_inhibit &amp;
				       store &amp; writethrough &amp; biudata_valid;
   
   <span style='color:#7f8c8d;'>// ACK cache miss on store with writethrough</span>
   <b>assign</b> store_miss_writethrough_ack = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp; 
					cache_miss &amp; !cache_inhibit &amp;
					store &amp; writethrough &amp; biudata_valid;
      
   <span style='color:#7f8c8d;'>// ACK store when cacheinhibit</span>
   <b>assign</b> store_inhibit_ack = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp;
			      store &amp; cache_inhibit &amp; biudata_valid;
   
   
   <span style='color:#7f8c8d;'>// Get the _early_ ack on first ACK back from wishbone during load only</span>
   <span style='color:#7f8c8d;'>// Condition is that we're in the loop - that it's the first ack we get (can</span>
   <span style='color:#7f8c8d;'>// tell from value of cnt), and we're loading a line to read from it (not</span>
   <span style='color:#7f8c8d;'>// loading to write to it, in the case of a write without writethrough.)</span>
   <b>assign</b> load_miss_ack =  ((state== <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>) &amp; load &amp;
			    (cnt==((<span style='color:#f67400;'>1</span> &lt;&lt; <span style='color:#27ae60;'>`OR1200_DCLS</span>) - <span style='color:#f67400;'>4</span>)) &amp; biudata_valid &amp; 
			    !(dcqmem_we_i &amp; !writethrough));
   
   <b>assign</b> load_inhibit_ack = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>) &amp;
			     load &amp; cache_inhibit &amp; biudata_valid;   
   
   <span style='color:#7f8c8d;'>// This will be case of write through disabled, and had to load a line.</span>
   <b>assign</b> store_miss_ack = dcram_we_after_line_load;
            
   <b>assign</b> first_miss_err = biudata_error &amp; dcqmem_cycstb_i;

   <span style='color:#7f8c8d;'>// Signal burst when in the load/store loop. We will always try to burst.</span>
   <b>assign</b> burst = (state == <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>);

   <span style='color:#7f8c8d;'>//</span>
   <span style='color:#7f8c8d;'>// Main DC FSM</span>
   <span style='color:#7f8c8d;'>//</span>
   <b>always</b> @(<b>posedge</b> clk <span style='color:#2980b9;'>or</span> <span style='color:#27ae60;'>`OR1200_RST_EVENT</span> rst) <b>begin</b>
      <b>if</b> (rst == <span style='color:#27ae60;'>`OR1200_RST_VALUE</span>) <b>begin</b>
	 state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span>;
	 addr_r &lt;=  <span style='color:#f67400;'>32'd0</span>;
	 hitmiss_eval &lt;=  <span style='color:#f67400;'>1'b0</span>;
	 store &lt;=  <span style='color:#f67400;'>1'b0</span>;
	 load &lt;=  <span style='color:#f67400;'>1'b0</span>;
	 cnt &lt;=  <span style='color:#27ae60;'>`OR1200_DCLS</span><span style='color:#f67400;'>'d0</span>;
         cache_miss &lt;=  <span style='color:#f67400;'>1'b0</span>;
	 cache_dirty_needs_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
	 cache_inhibit &lt;=  <span style='color:#f67400;'>1'b0</span>;
	 did_early_load_ack &lt;= <span style='color:#f67400;'>1'b0</span>;
	 cache_spr_block_flush &lt;= <span style='color:#f67400;'>1'b0</span>;
	 cache_spr_block_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
      <b>end</b>
      <b>else</b>
	<b>case</b> (state)	<span style='color:#7f8c8d;'>// synopsys parallel_case</span>
	  
          <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span> : <b>begin</b>
	     <b>if</b> (dc_en &amp; (dc_block_flush | dc_block_writeback))
	       <b>begin</b>
		  cache_spr_block_flush &lt;= dc_block_flush;
		  cache_spr_block_writeback &lt;= dc_block_writeback;
		  hitmiss_eval &lt;= <span style='color:#f67400;'>1'b1</span>;
		  state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_FLUSH5</span>;
		  addr_r &lt;=  spr_dat_i;
	       <b>end</b>
	     <b>else</b> <b>if</b> (dc_en &amp; dcqmem_cycstb_i)
	       <b>begin</b>
		  state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>;
		  hitmiss_eval &lt;=  <span style='color:#f67400;'>1'b1</span>;
		  store &lt;=  dcqmem_we_i;
		  load &lt;=  !dcqmem_we_i;
	       <b>end</b>
	     
	     
          <b>end</b> <span style='color:#7f8c8d;'>// case: `OR1200_DCFSM_IDLE</span>
	  
          <span style='color:#27ae60;'>`OR1200_DCFSM_CLOADSTORE</span>: <b>begin</b>
	     hitmiss_eval &lt;=  <span style='color:#f67400;'>1'b0</span>;
	     <b>if</b> (hitmiss_eval) <b>begin</b>
                cache_inhibit &lt;=  dcqmem_ci_i; <span style='color:#7f8c8d;'>// Check for cache inhibit here</span>
                cache_miss &lt;=  tagcomp_miss;
		cache_dirty_needs_writeback &lt;= dirty;
		addr_r &lt;=  lsu_addr;
             <b>end</b>

	     <span style='color:#7f8c8d;'>// Evaluate any cache line load/stores in first cycle:</span>
			     <span style='color:#7f8c8d;'>//</span>
	     <b>if</b> (hitmiss_eval &amp; tagcomp_miss &amp; !(store &amp; writethrough) &amp;
		 !dcqmem_ci_i)
	       <b>begin</b>
		  <span style='color:#7f8c8d;'>// Miss - first either:</span>
		  <span style='color:#7f8c8d;'>//  1) write back dirty line </span>
		  <b>if</b> (dirty) <b>begin</b>
		     <span style='color:#7f8c8d;'>// Address for writeback</span>
		     addr_r &lt;=  {tag, lsu_addr[<span style='color:#27ae60;'>`OR1200_DCINDXH</span>:<span style='color:#f67400;'>2</span>],<span style='color:#f67400;'>2'd0</span>};
		     load &lt;= <span style='color:#f67400;'>1'b0</span>;
		     store &lt;= <span style='color:#f67400;'>1'b1</span>;
<span style='color:#27ae60;'>`ifdef OR1200_VERBOSE		     </span>
		     <span style='color:#2980b9;'>$display</span>(<span style='color:#da4453;'>&quot;%t: dcache miss and dirty&quot;</span>, <span style='color:#2980b9;'>$time</span>);
<span style='color:#27ae60;'>`endif</span>
		  <b>end</b>
		  <span style='color:#7f8c8d;'>//  2) load requested line</span>
		  <b>else</b> <b>begin</b>
		     addr_r &lt;=  lsu_addr;
		     load &lt;= <span style='color:#f67400;'>1'b1</span>;
		     store &lt;= <span style='color:#f67400;'>1'b0</span>;
		  <b>end</b> <span style='color:#7f8c8d;'>// else: !if(dirty)</span>
		  state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>;		  
		  <span style='color:#7f8c8d;'>// Set the counter for the burst accesses</span>
		  cnt &lt;=  ((<span style='color:#f67400;'>1</span> &lt;&lt; <span style='color:#27ae60;'>`OR1200_DCLS</span>) - <span style='color:#f67400;'>4</span>);
	       <b>end</b>
             <b>else</b> <b>if</b> (<span style='color:#7f8c8d;'>// Strobe goes low</span>
		      !dcqmem_cycstb_i |
		      <span style='color:#7f8c8d;'>// Cycle finishes</span>
		      (!hitmiss_eval &amp; (biudata_valid | biudata_error)) |
		      <span style='color:#7f8c8d;'>// Cache hit in first cycle....</span>
		      (hitmiss_eval &amp; !tagcomp_miss &amp; !dcqmem_ci_i &amp;
		      <span style='color:#7f8c8d;'>// .. and you're not doing a writethrough store..</span>
		      !(store &amp; writethrough))) <b>begin</b>
                state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span>;
                load &lt;=  <span style='color:#f67400;'>1'b0</span>;
		store &lt;= <span style='color:#f67400;'>1'b0</span>;
		cache_inhibit &lt;= <span style='color:#f67400;'>1'b0</span>;
		cache_dirty_needs_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
             <b>end</b>	     
          <b>end</b> <span style='color:#7f8c8d;'>// case: `OR1200_DCFSM_CLOADSTORE	  </span>
	  
          <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span> : <b>begin</b> <span style='color:#7f8c8d;'>// loop/abort	     </span>
             <b>if</b> (!dc_en| biudata_error) <b>begin</b>
                state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span>;
                load &lt;=  <span style='color:#f67400;'>1'b0</span>;
		store &lt;= <span style='color:#f67400;'>1'b0</span>;
		cnt &lt;= <span style='color:#27ae60;'>`OR1200_DCLS</span><span style='color:#f67400;'>'d0</span>;
             <b>end</b>
             <b>if</b> (biudata_valid &amp; (|cnt)) <b>begin</b>
                cnt &lt;=  cnt - <span style='color:#f67400;'>4</span>;
                addr_r[<span style='color:#27ae60;'>`OR1200_DCLS</span>-<span style='color:#f67400;'>1</span>:<span style='color:#f67400;'>2</span>] &lt;=  addr_r[<span style='color:#27ae60;'>`OR1200_DCLS</span>-<span style='color:#f67400;'>1</span>:<span style='color:#f67400;'>2</span>] + <span style='color:#f67400;'>1</span>;
             <b>end</b>
	     <b>else</b> <b>if</b> (biudata_valid &amp; !(|cnt)) <b>begin</b>
		state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP3</span>;
		addr_r &lt;=  lsu_addr;
		load &lt;= <span style='color:#f67400;'>1'b0</span>;
		store &lt;= <span style='color:#f67400;'>1'b0</span>;
	     <b>end</b>

	     <span style='color:#7f8c8d;'>// Track if we did an early ack during a load</span>
	     <b>if</b> (load_miss_ack)
	       did_early_load_ack &lt;= <span style='color:#f67400;'>1'b1</span>;
	     

          <b>end</b> <span style='color:#7f8c8d;'>// case: `OR1200_DCFSM_LOOP2</span>
	  
	  <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP3</span>: <b>begin</b> <span style='color:#7f8c8d;'>// figure out next step</span>
	     <b>if</b> (cache_dirty_needs_writeback) <b>begin</b>
		<span style='color:#7f8c8d;'>// Just did store of the dirty line so now load new one</span>
		load &lt;= <span style='color:#f67400;'>1'b1</span>;
		<span style='color:#7f8c8d;'>// Set the counter for the burst accesses</span>
		cnt &lt;=  ((<span style='color:#f67400;'>1</span> &lt;&lt; <span style='color:#27ae60;'>`OR1200_DCLS</span>) - <span style='color:#f67400;'>4</span>);
		<span style='color:#7f8c8d;'>// Address of line to be loaded</span>
		addr_r &lt;=  lsu_addr;
		cache_dirty_needs_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
		state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>;
	     <b>end</b> <span style='color:#7f8c8d;'>// if (cache_dirty_needs_writeback)</span>
	     <b>else</b> <b>if</b> (cache_spr_block_flush | cache_spr_block_writeback) <b>begin</b>
		<span style='color:#7f8c8d;'>// Just wrote back the line to memory, we're finished.</span>
		cache_spr_block_flush &lt;= <span style='color:#f67400;'>1'b0</span>;
		cache_spr_block_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
		state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_WAITSPRCS7</span>;
	     <b>end</b>
	     <b>else</b> <b>begin</b>
		<span style='color:#7f8c8d;'>// Just loaded a new line, finish up</span>
		did_early_load_ack &lt;= <span style='color:#f67400;'>1'b0</span>;
		state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP4</span>;
	     <b>end</b>
	  <b>end</b> <span style='color:#7f8c8d;'>// case: `OR1200_DCFSM_LOOP3</span>

	  <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP4</span>: <b>begin</b>
	     state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span>;
	  <b>end</b>

	  <span style='color:#27ae60;'>`OR1200_DCFSM_FLUSH5</span>: <b>begin</b>
	     hitmiss_eval &lt;= <span style='color:#f67400;'>1'b0</span>;
	     <b>if</b> (hitmiss_eval &amp; !tag_v)
	       <b>begin</b>
		  <span style='color:#7f8c8d;'>// Not even cached, just ignore</span>
		  cache_spr_block_flush &lt;= <span style='color:#f67400;'>1'b0</span>;
		  cache_spr_block_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
		  state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_WAITSPRCS7</span>;
	       <b>end</b>
	     <b>else</b> <b>if</b> (hitmiss_eval &amp; tag_v)
	       <b>begin</b>
		  <span style='color:#7f8c8d;'>// Tag is valid - what do we do?</span>
		  <b>if</b> ((cache_spr_block_flush | cache_spr_block_writeback) &amp; 
		      dirty) <b>begin</b>
		     <span style='color:#7f8c8d;'>// Need to writeback</span>
		     <span style='color:#7f8c8d;'>// Address for writeback (spr_dat_i has already changed so</span>
		     <span style='color:#7f8c8d;'>// use line number from addr_r)</span>
		     addr_r &lt;=  {tag, addr_r[<span style='color:#27ae60;'>`OR1200_DCINDXH</span>:<span style='color:#f67400;'>2</span>],<span style='color:#f67400;'>2'd0</span>};
		     load &lt;= <span style='color:#f67400;'>1'b0</span>;
		     store &lt;= <span style='color:#f67400;'>1'b1</span>;
<span style='color:#27ae60;'>`ifdef OR1200_VERBOSE		     </span>
		     <span style='color:#2980b9;'>$display</span>(<span style='color:#da4453;'>&quot;%t: block flush: dirty block&quot;</span>, <span style='color:#2980b9;'>$time</span>);
<span style='color:#27ae60;'>`endif</span>
		     state &lt;= <span style='color:#27ae60;'>`OR1200_DCFSM_LOOP2</span>;		  
		     <span style='color:#7f8c8d;'>// Set the counter for the burst accesses</span>
		     cnt &lt;=  ((<span style='color:#f67400;'>1</span> &lt;&lt; <span style='color:#27ae60;'>`OR1200_DCLS</span>) - <span style='color:#f67400;'>4</span>);
		  <b>end</b>
		  <b>else</b> <b>if</b> (cache_spr_block_flush &amp; !dirty)
		    <b>begin</b>
		       <span style='color:#7f8c8d;'>// Line not dirty, just need to invalidate</span>
		       state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_INV6</span>;
		    <b>end</b> <span style='color:#7f8c8d;'>// else: !if(dirty)</span>
		  <b>else</b> <b>if</b> (cache_spr_block_writeback &amp; !dirty)
		    <b>begin</b>
		       <span style='color:#7f8c8d;'>// Nothing to do - line is valid but not dirty</span>
		       cache_spr_block_writeback &lt;= <span style='color:#f67400;'>1'b0</span>;
		       state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_WAITSPRCS7</span>;
		    <b>end</b>
	  <b>end</b> <span style='color:#7f8c8d;'>// if (hitmiss_eval &amp; tag_v)</span>
	  <b>end</b>
	  <span style='color:#27ae60;'>`OR1200_DCFSM_INV6</span>: <b>begin</b>
	     cache_spr_block_flush &lt;= <span style='color:#f67400;'>1'b0</span>;
	     <span style='color:#7f8c8d;'>// Wait until SPR CS goes low before going back to idle</span>
	     <b>if</b> (!spr_cswe)
	       state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span>;
	  <b>end</b>
	  <span style='color:#27ae60;'>`OR1200_DCFSM_WAITSPRCS7</span>: <b>begin</b>
	     <span style='color:#7f8c8d;'>// Wait until SPR CS goes low before going back to idle</span>
	     <b>if</b> (!spr_cswe)
	       state &lt;=  <span style='color:#27ae60;'>`OR1200_DCFSM_IDLE</span>;
	  <b>end</b>

	<b>endcase</b> <span style='color:#7f8c8d;'>// case (state)</span>
      
   <b>end</b> <span style='color:#7f8c8d;'>// always @ (posedge clk or `OR1200_RST_EVENT rst)</span>
   

<b>endmodule</b>
</pre>
</body>
</html>
