initialized variables: a=7, b=3, r=0 
testing hls_divider: 7 / 3 = 2 mod 1 (r is 131073)

C:\FPGAJosieVivian\HLS_Divider\hls_divider\solution1\sim\verilog>set PATH= 

C:\FPGAJosieVivian\HLS_Divider\hls_divider\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_hls_divider_top glbl -prj hls_divider.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s hls_divider  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hls_divider_top glbl -prj hls_divider.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s hls_divider 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/AESL_axi_slave_CRTLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/hls_divider.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_divider_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/hls_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/hls_divider_CRTLS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider_CRTLS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/hls_divider_udiv_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider_udiv_bkb_div_u
INFO: [VRFC 10-311] analyzing module hls_divider_udiv_bkb_div
INFO: [VRFC 10-311] analyzing module hls_divider_udiv_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/hls_divider_urem_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_divider_urem_cud_div_u
INFO: [VRFC 10-311] analyzing module hls_divider_urem_cud_div
INFO: [VRFC 10-311] analyzing module hls_divider_urem_cud
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_divider_CRTLS_s_axi
Compiling module xil_defaultlib.hls_divider_udiv_bkb_div_u(in0_W...
Compiling module xil_defaultlib.hls_divider_udiv_bkb_div(in0_WID...
Compiling module xil_defaultlib.hls_divider_udiv_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.hls_divider_urem_cud_div_u(in0_W...
Compiling module xil_defaultlib.hls_divider_urem_cud_div(in0_WID...
Compiling module xil_defaultlib.hls_divider_urem_cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.hls_divider
Compiling module xil_defaultlib.AESL_axi_slave_CRTLS
Compiling module xil_defaultlib.apatb_hls_divider_top
Compiling module work.glbl
Built simulation snapshot hls_divider

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/xsim.dir/hls_divider/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 21 15:27:43 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/hls_divider/xsim_script.tcl
# xsim {hls_divider} -autoloadwcfg -tclbatch {hls_divider.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source hls_divider.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "785000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 825 ns : File "C:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/sim/verilog/hls_divider.autotb.v" Line 313
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar 21 15:27:48 2019...
initialized variables: a=7, b=3, r=0 
testing hls_divider: 7 / 3 = 2 mod 1 (r is 131073)
