
---------- Begin Simulation Statistics ----------
final_tick                               2541927317500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226190                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.56                       # Real time elapsed on the host
host_tick_rate                              642059326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198353                       # Number of instructions simulated
sim_ops                                       4198353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011917                       # Number of seconds simulated
sim_ticks                                 11917472500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.823919                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400337                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873642                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85968                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809767                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53619                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278206                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224587                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985943                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65297                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27047                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198353                       # Number of instructions committed
system.cpu.committedOps                       4198353                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.673963                       # CPI: cycles per instruction
system.cpu.discardedOps                        196594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609826                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1455703                       # DTB hits
system.cpu.dtb.data_misses                       7452                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407842                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852561                       # DTB read hits
system.cpu.dtb.read_misses                       6624                       # DTB read misses
system.cpu.dtb.write_accesses                  201984                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603142                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3411109                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1043310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664855                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16765584                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176244                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992966                       # ITB accesses
system.cpu.itb.fetch_acv                          858                       # ITB acv
system.cpu.itb.fetch_hits                      984827                       # ITB hits
system.cpu.itb.fetch_misses                      8139                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11006355500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9105500      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17900500      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888543500      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11921905000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8031226000     67.37%     67.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3890679000     32.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23821300                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542781     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839911     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593016     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198353                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7055716                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22854458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22854458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22854458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22854458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117202.348718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117202.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117202.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117202.348718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13094489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13094489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13094489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13094489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67151.225641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67151.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67151.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67151.225641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22504961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22504961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117213.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117213.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12894992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12894992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67161.416667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67161.416667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262804                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539495966000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262804                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203925                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203925                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128711                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34868                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87067                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34164                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28934                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28934                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40946                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11178560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11178560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17882673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157951                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002779                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052646                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157512     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157951                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824158534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375893250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464752500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5606272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10078400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5606272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5606272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470424580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375258093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845682673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470424580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470424580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187250443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187250443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187250443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470424580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375258093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032933116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7355                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7355                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112227                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121719                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10376                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2193                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5712                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006688500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764794750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13641.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32391.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.638106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.340005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.848797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34643     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24203     29.60%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10085     12.33%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4634      5.67%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2449      3.00%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1462      1.79%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          920      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          559      0.68%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2812      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.998912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.406499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.571666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5579     75.85%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.96%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.13%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7355                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6548     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.10%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              498      6.77%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.28%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7355                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9414336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7648128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10078400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7790016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11917467500                       # Total gap between requests
system.mem_ctrls.avgGap                      42685.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4974016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7648128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417371720.387859106064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372589070.375450849533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641757553.877300739288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121719                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2518319500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246475250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292675871500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28748.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32148.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404520.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313795860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166756095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560440020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309279780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5210126040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188834880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7689631875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.240161                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438596750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11081075750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270120480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143549670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489846840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314520660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5138614410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249055200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7546106460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.196885                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    594314750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10925357750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11910272500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687071                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687071                       # number of overall hits
system.cpu.icache.overall_hits::total         1687071                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87658                       # number of overall misses
system.cpu.icache.overall_misses::total         87658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5385081500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5385081500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5385081500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5385081500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1774729                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1774729                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1774729                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1774729                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049392                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049392                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049392                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049392                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61432.858381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61432.858381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61432.858381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61432.858381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87067                       # number of writebacks
system.cpu.icache.writebacks::total             87067                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87658                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5297424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5297424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5297424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5297424500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049392                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049392                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60432.869789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60432.869789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60432.869789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60432.869789                       # average overall mshr miss latency
system.cpu.icache.replacements                  87067                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687071                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5385081500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5385081500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1774729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1774729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61432.858381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61432.858381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5297424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5297424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049392                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60432.869789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60432.869789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1716882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87145                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.701440                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3637115                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3637115                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316286                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316286                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316286                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105683                       # number of overall misses
system.cpu.dcache.overall_misses::total        105683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777162000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777162000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777162000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777162000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421969                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074322                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64127.267394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64127.267394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64127.267394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64127.267394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34692                       # number of writebacks
system.cpu.dcache.writebacks::total             34692                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392673000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392673000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.001102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.001102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.001102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.001102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294931500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294931500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66865.505205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66865.505205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66689.193577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66689.193577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482230500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482230500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61735.107967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61735.107967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722371000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722371000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59500.846374                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59500.846374                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65497000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65497000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72452.433628                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72452.433628                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64593000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64593000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71452.433628                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71452.433628                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.570656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377721                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.009600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.570656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958411                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626229777500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 307285                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   307284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.97                       # Real time elapsed on the host
host_tick_rate                              427309464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58989604                       # Number of instructions simulated
sim_ops                                      58989604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082031                       # Number of seconds simulated
sim_ticks                                 82030910000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.267305                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5795287                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9160003                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1127                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            637341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7966291                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192574                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          632340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           439766                       # Number of indirect misses.
system.cpu.branchPred.lookups                10194273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35606                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54049826                       # Number of instructions committed
system.cpu.committedOps                      54049826                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.033300                       # CPI: cycles per instruction
system.cpu.discardedOps                       1084191                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15168164                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15696636                       # DTB hits
system.cpu.dtb.data_misses                       1392                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10688515                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11005614                       # DTB read hits
system.cpu.dtb.read_misses                       1142                       # DTB read misses
system.cpu.dtb.write_accesses                 4479649                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4691022                       # DTB write hits
system.cpu.dtb.write_misses                       250                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123477                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38379043                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11547370                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4946723                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89718610                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.329674                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18436015                       # ITB accesses
system.cpu.itb.fetch_acv                          124                       # ITB acv
system.cpu.itb.fetch_hits                    18434935                       # ITB hits
system.cpu.itb.fetch_misses                      1080                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4962      9.73%     10.00% # number of callpals executed
system.cpu.kern.callpal::rdps                     301      0.59%     10.59% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.59% # number of callpals executed
system.cpu.kern.callpal::rti                      393      0.77%     11.36% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.58% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.59% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.41%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51015                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52660                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1918     35.03%     35.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.53%     37.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3437     62.76%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5476                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1916     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.12%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1916     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3953                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79309628500     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63238000      0.08%     96.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                93412500      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2567506500      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          82033785500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998957                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.557463                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721877                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669847                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.802286                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6551378000      7.99%      7.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75482407500     92.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        163949346                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897374      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37603205     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28376      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606079     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549661      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84884      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54049826                       # Class of committed instruction
system.cpu.quiesceCycles                       112474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74230736                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1843123863                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1843123863                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1843123863                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1843123863                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118194.424971                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118194.424971                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118194.424971                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118194.424971                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           216                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1062548975                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1062548975                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1062548975                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1062548975                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68138.320829                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68138.320829                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68138.320829                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68138.320829                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1838273388                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1838273388                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118201.735340                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118201.735340                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1059798500                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1059798500                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68145.479681                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68145.479681                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275033                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31561                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255196                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15163                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12130                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19075                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3765590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3765590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3893238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160665152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160665152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3019008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3022043                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164682523                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303461                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303312     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303461                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2556500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7879286881                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169977000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6415102250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80332608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1994432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82327040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80332608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80332608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2019904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2019904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31561                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         979296804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24313177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1003609981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    979296804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        979296804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24623694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24623694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24623694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        979296804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24313177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1028233674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    981307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    469851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56273                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56273                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2223456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             928604                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286360                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286723                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 785998                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                305416                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            392432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6139990000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2501810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15521777500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12271.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31021.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        45                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396565                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  878159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286360                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  491203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    191                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.218191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.210016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.360417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32454     15.68%     15.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38045     18.38%     34.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26363     12.74%     46.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22335     10.79%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20489      9.90%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18551      8.96%     76.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11326      5.47%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5743      2.78%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31641     15.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206947                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.891831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.275039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           24108     42.84%     42.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          26548     47.18%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          5233      9.30%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           220      0.39%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            77      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            32      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56273                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.438452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.369011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.584726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27366     48.63%     48.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1715      3.05%     51.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10448     18.57%     70.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10128     18.00%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5972     10.61%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              306      0.54%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.21%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               89      0.16%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56273                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32023168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50303872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62804096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82327040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82350272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       765.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1003.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1003.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82030910000                       # Total gap between requests
system.mem_ctrls.avgGap                      31880.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30070464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1952704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62804096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366574794.793816149235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23804490.282992105931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 765615010.244309186935                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286723                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14481438750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1040338750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1996920302750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11537.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33383.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1551942.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            242945640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129105900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           393292620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276800940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6475232400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6579977400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25959681120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40057036020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.316368                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67425846750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2739100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11868164500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1234841580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            656318685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3179506260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4845825180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6475232400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36679250340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        612924960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53683899405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.435010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1291593000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2739100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78002418250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16288                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16288                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               360000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2258000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81260863                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1168000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              889000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               94000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84242460000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17740561                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17740561                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17740561                       # number of overall hits
system.cpu.icache.overall_hits::total        17740561                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255197                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255197                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255197                       # number of overall misses
system.cpu.icache.overall_misses::total       1255197                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48765133500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48765133500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48765133500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48765133500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18995758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18995758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18995758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18995758                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38850.581622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38850.581622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38850.581622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38850.581622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255196                       # number of writebacks
system.cpu.icache.writebacks::total           1255196                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255197                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255197                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255197                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255197                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47509936500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47509936500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47509936500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47509936500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37850.581622                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37850.581622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37850.581622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37850.581622                       # average overall mshr miss latency
system.cpu.icache.replacements                1255196                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17740561                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17740561                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255197                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255197                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48765133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48765133500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18995758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18995758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38850.581622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38850.581622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47509936500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47509936500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37850.581622                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37850.581622                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19012060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255196                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.146686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39246713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39246713                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15553738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15553738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15553738                       # number of overall hits
system.cpu.dcache.overall_hits::total        15553738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42007                       # number of overall misses
system.cpu.dcache.overall_misses::total         42007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2729357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2729357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2729357000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2729357000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15595745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15595745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15595745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15595745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64973.861499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64973.861499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64973.861499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64973.861499                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16009                       # number of writebacks
system.cpu.dcache.writebacks::total             16009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1995553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1995553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1995553500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1995553500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149726000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149726000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001974                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64813.845854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64813.845854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64813.845854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64813.845854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100017.368069                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100017.368069                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31130                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10938903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10938903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1411173000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1411173000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10959293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10959293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69209.073075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69209.073075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1275545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1275545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68393.860590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68393.860590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196749.014455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196749.014455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1318184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1318184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60979.044271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60979.044271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    720008000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    720008000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59313.617267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59313.617267                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13878                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13878                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          386                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          386                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29560000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29560000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027061                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027061                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76580.310881                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76580.310881                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29038000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29038000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026921                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026921                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75619.791667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75619.791667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84302460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939386                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15601426                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.639412                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939386                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31279401                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31279401                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2990347588500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267596                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   267596                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1584.05                       # Real time elapsed on the host
host_tick_rate                              229864732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   423886871                       # Number of instructions simulated
sim_ops                                     423886871                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.364118                       # Number of seconds simulated
sim_ticks                                364117811000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.592794                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18117956                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             97446120                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3048975                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5942583                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          90548278                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8559378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        61088413                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         52529035                       # Number of indirect misses.
system.cpu.branchPred.lookups               111695218                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7969082                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1368569                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   364897267                       # Number of instructions committed
system.cpu.committedOps                     364897267                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.995728                       # CPI: cycles per instruction
system.cpu.discardedOps                      33017382                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 36973734                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    120802971                       # DTB hits
system.cpu.dtb.data_misses                     170253                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 26545841                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     72837074                       # DTB read hits
system.cpu.dtb.read_misses                     170242                       # DTB read misses
system.cpu.dtb.write_accesses                10427893                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    47965897                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            59253869                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          306399386                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          86071995                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         72263206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        49665952                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.501070                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               128127422                       # ITB accesses
system.cpu.itb.fetch_acv                       812757                       # ITB acv
system.cpu.itb.fetch_hits                   128103690                       # ITB hits
system.cpu.itb.fetch_misses                     23732                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1027018     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     750      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1021482     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1021103     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               91203      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3161564                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3162029                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1022624     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     373      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1025876     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2048873                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1022624     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      373      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1022624     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2045621                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             295009035500     81.02%     81.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               233234000      0.06%     81.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             68875753000     18.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         364118022500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996830                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998413                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1021371                      
system.cpu.kern.mode_good::user               1021371                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1021490                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1021371                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999884                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999942                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       168161894500     46.18%     46.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         195956128000     53.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        728235622                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            16457094      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               160015705     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3418      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              30730463      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3936744      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4391773      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11806391      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                803820      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               172199      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               50465573     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              41090375     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          18623336      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6876219      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             19524157      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                364897267                       # Class of committed instruction
system.cpu.tickCycles                       678569670                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       662763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1325528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             646748                       # Transaction distribution
system.membus.trans_dist::WriteReq                373                       # Transaction distribution
system.membus.trans_dist::WriteResp               373                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18271                       # Transaction distribution
system.membus.trans_dist::WritebackClean       544141                       # Transaction distribution
system.membus.trans_dist::CleanEvict           100352                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         544141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        102607                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1632423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1632423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       355869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       356615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1989038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69650048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69650048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8761216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8764200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78414248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            663137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001737                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  663135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              663137                       # Request fanout histogram
system.membus.reqLayer0.occupancy              932500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3711252500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          641288500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2730125500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34825024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7591872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42416896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34825024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34825024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1169344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1169344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          544141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          118623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              662764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95642188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20850043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116492231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95642188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95642188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3211444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3211444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3211444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95642188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20850043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119703675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     25780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    114201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002297104500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              931720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48536                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      662764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     562411                       # Number of write requests accepted
system.mem_ctrls.readBursts                    662764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   562411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 522783                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                510838                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1550                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2342566000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  699905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4967209750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16734.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35484.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36627                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                662764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               562411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  109809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.799489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.069019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   104.054013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83862     74.42%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17255     15.31%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7872      6.99%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1946      1.73%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          904      0.80%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      0.31%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          218      0.19%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          117      0.10%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          168      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.285992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.297021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.004948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            871     28.18%     28.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1045     33.81%     61.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           186      6.02%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           189      6.11%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           211      6.83%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           139      4.50%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           89      2.88%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           85      2.75%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           98      3.17%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           60      1.94%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           43      1.39%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           32      1.04%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           18      0.58%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           13      0.42%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.29%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.685215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.652570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2126     68.78%     68.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.36%     70.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              739     23.91%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              139      4.50%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      1.42%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8958784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                33458112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3300736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42416896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35994304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  364116195000                       # Total gap between requests
system.mem_ctrls.avgGap                     297195.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1649920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7308864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3300736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4531280.673880575225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20072800.009225584567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9065022.089787308127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       544141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       118623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       562411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    866982500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4100227250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9047863354500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1593.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34565.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16087635.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            508039560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            270048405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570914400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173131740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28743024960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56102813730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      92576764800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       178944737595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.447362                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 240064547750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12158640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 111894623250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            296481360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            157598760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           428549940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           96084540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28743024960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40188486120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     105978303840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       175888529520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.053902                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 275113612500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12158640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76845558500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 373                       # Transaction distribution
system.iobus.trans_dist::WriteResp                373                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               932500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              373000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    364117811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    163189441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        163189441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    163189441                       # number of overall hits
system.cpu.icache.overall_hits::total       163189441                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       544140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         544140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       544140                       # number of overall misses
system.cpu.icache.overall_misses::total        544140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13279734500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13279734500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13279734500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13279734500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    163733581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    163733581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    163733581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    163733581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003323                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003323                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003323                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003323                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24404.995957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24404.995957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24404.995957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24404.995957                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       544141                       # number of writebacks
system.cpu.icache.writebacks::total            544141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       544140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       544140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       544140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       544140                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12735593500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12735593500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12735593500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12735593500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003323                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003323                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003323                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003323                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23404.994119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23404.994119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23404.994119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23404.994119                       # average overall mshr miss latency
system.cpu.icache.replacements                 544141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    163189441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       163189441                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       544140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        544140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13279734500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13279734500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    163733581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    163733581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24404.995957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24404.995957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       544140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       544140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12735593500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12735593500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23404.994119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23404.994119                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           163755083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            544653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.659471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         328011303                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        328011303                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118375394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118375394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118375394                       # number of overall hits
system.cpu.dcache.overall_hits::total       118375394                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122811                       # number of overall misses
system.cpu.dcache.overall_misses::total        122811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8089265500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8089265500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8089265500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8089265500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    118498205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    118498205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    118498205                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    118498205                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65867.597365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65867.597365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65867.597365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65867.597365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18271                       # number of writebacks
system.cpu.dcache.writebacks::total             18271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       118394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       118394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       118394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          373                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          373                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7834544500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7834544500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7834544500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7834544500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66173.492745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66173.492745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66173.492745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66173.492745                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     71454199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        71454199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       102420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        102420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7045697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7045697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     71556619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     71556619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68792.203671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68792.203671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       102378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6940063500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6940063500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67788.621579                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67788.621579                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46921195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46921195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1043568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1043568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46941586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46941586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51177.872591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51177.872591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4375                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4375                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          373                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          373                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    894481000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    894481000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55849.213287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55849.213287                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          229                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     18299500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18299500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79910.480349                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79910.480349                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     18070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095816                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095816                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78910.480349                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78910.480349                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 364117811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           118539679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119647                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            990.745100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          653                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         237124593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        237124593                       # Number of data accesses

---------- End Simulation Statistics   ----------
