{"vcs1":{"timestamp_begin":1724626793.023137993, "rt":0.22, "ut":0.06, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1724626792.314856026}
{"VCS_COMP_START_TIME": 1724626792.314856026}
{"VCS_COMP_END_TIME": 1724626793.621540352}
{"VCS_USER_OPTIONS": "-full64 +define+XGMII_LB -ntb_opts uvm-1.1 +vcs+lic+wait -sverilog -R -l vcs.log -override_timescale=1ps/1ps ../../rtl/verilog/fault_sm.v ../../rtl/verilog/generic_fifo_ctrl.v ../../rtl/verilog/generic_fifo.v ../../rtl/verilog/generic_mem_medium.v ../../rtl/verilog/generic_mem_small.v ../../rtl/verilog/meta_sync_single.v ../../rtl/verilog/meta_sync.v ../../rtl/verilog/rx_data_fifo.v ../../rtl/verilog/rx_dequeue.v ../../rtl/verilog/rx_enqueue.v ../../rtl/verilog/rx_hold_fifo.v ../../rtl/verilog/sync_clk_core.v ../../rtl/verilog/sync_clk_wb.v ../../rtl/verilog/sync_clk_xgmii_tx.v ../../rtl/verilog/tx_data_fifo.v ../../rtl/verilog/tx_dequeue.v ../../rtl/verilog/tx_enqueue.v ../../rtl/verilog/tx_hold_fifo.v ../../rtl/verilog/wishbone_if.v ../../rtl/verilog/xge_mac.v +incdir+../../rtl/include +incdir+/home/sf10286/UVM-Project/Advait_Madhekar/testbench/verilog_new +incdir+/home/sf10286/UVM-Project/Advait_Madhekar/testbench/verilog_new/ +incdir+/home/sf10286/UVM-Project/Advait_Madhekar/testcases/ ../../testbench/verilog_new/uvm_test_top.sv"}
