Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/UOM/Xilinx Workspace/Processor/ROOT_SYSTEM_test_isim_beh.exe" -prj "E:/UOM/Xilinx Workspace/Processor/ROOT_SYSTEM_test_beh.prj" "work.ROOT_SYSTEM_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/REG24bit.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/PC.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/MUX8to1.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/MUX3to1.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/DMUX1to2.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/DMUX1to10.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/DECODER.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/ALU.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/UART_TX.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/UART_RX.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/ROM.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/MUX2to1_8bit.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/MUX2to1_16bit.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/MUX2to1.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/IO_MODULE.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/DMUX1to2_8bit.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/CPU.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/CLOCK_GEN.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/ROOT_SYSTEM.v" into library work
Analyzing Verilog file "E:/UOM/Xilinx Workspace/Processor/ROOT_SYSTEM_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/UOM/Xilinx Workspace/Processor/CPU.v" Line 62: Size mismatch in connection of port <OUT>. Formal port size is 24-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "E:/UOM/Xilinx Workspace/Processor/CPU.v" Line 72: Size mismatch in connection of port <B>. Formal port size is 24-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:/UOM/Xilinx Workspace/Processor/ROOT_SYSTEM.v" Line 85: Size mismatch in connection of port <ram_addr>. Formal port size is 10-bit while actual signal size is 16-bit.
Completed static elaboration
Compiling module CLOCK_GEN
Compiling module REG24bit
Compiling module PC
Compiling module MUX8to1
Compiling module DMUX1to2
Compiling module MUX3to1
Compiling module DMUX1to10
Compiling module ALU24bit
Compiling module DECODER
Compiling module CPU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM
Compiling module ROM
Compiling module IO_MODULE
Compiling module UART_TX
Compiling module UART_RX
Compiling module MUX2to1_16bit
Compiling module MUX2to1
Compiling module MUX2to1_8bit
Compiling module DMUX1to2_8bit
Compiling module ROOT_SYSTEM
Compiling module ROOT_SYSTEM_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\ROOT_SYSTEM_test_isim_beh.exe.sim\libPortability.dll".
Compiled 26 Verilog Units
Built simulation executable E:/UOM/Xilinx Workspace/Processor/ROOT_SYSTEM_test_isim_beh.exe
Fuse Memory Usage: 33384 KB
Fuse CPU Usage: 530 ms
