I 000047 55 871           1644511492445 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644511492446 2022.02.10 17:44:52)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code 5d5e5b5e5c0a5c4b0a5e4907095b5c5b085b085b0b)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000048 55 848           1644511492492 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644511492493 2022.02.10 17:44:52)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 8c8f888289db8c9b8e889dd7df8a898a8f8ada8ad8)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000048 55 1072          1644511492310 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644511492311 2022.02.10 17:44:52)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code e0e3e5b3b6b6b1f6b6b5f4bab4e7e2e6e3e6b6e7e5)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000050 55 885           1644511492418 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644511492419 2022.02.10 17:44:52)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code 3e3d3a3b3d686f2869382a646a393c3b683d3c383d)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000050 55 1152          1644511875582 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644511875583 2022.02.10 17:51:15)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 020701045654531455501658560500075401010401)
	(_coverage d)
	(_ent
		(_time 1644511875580)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000048 55 1066          1644511492333 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644511492334 2022.02.10 17:44:52)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code f0f3f2a0f5a7a7e6a5fee4aaa4f7f2f6f4f6f5f6f3)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000050 55 1074          1644511492477 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644511492478 2022.02.10 17:44:52)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 7c7f7f7d2a2b2b6a29786826287b7e792a7f7d7a78)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 1135          1644511492431 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644511492432 2022.02.10 17:44:52)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code 5d5e5e5e000b0a4a5f5a1e070d5a545b595b545a5e)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000053 55 1165          1644511492351 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644511492352 2022.02.10 17:44:52)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code fffdf9aeaba8aee8fefdeca5aff9acf9faf8fdfaa9)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644511492365 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644511492366 2022.02.10 17:44:52)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 0f0d08085b585e180e0d1c555f095c090a080d0a59)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644511492383 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644511492384 2022.02.10 17:44:52)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 1e1c191849494f091f1c0d444e184d181b191c1b48)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
I 000055 55 1099          1644511492465 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644511492466 2022.02.10 17:44:52)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code 6d6f6a6c3b3a3c7a6c687e373d6b3e6b686a6f683b)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
V 000054 55 1140          1642887519073 Prescaler_dsp
(_unit VHDL(prescaler_dsp 0 5(prescaler_dsp 0 16))
	(_version ve4)
	(_time 1642887519074 2022.01.22 22:38:39)
	(_source(\../src/Prescaler_dsp.vhd\))
	(_parameters dbg tan)
	(_code fefeafafa9a9afe9fffeeda4aef8adf8fbf9fcfba8)
	(_coverage d)
	(_ent
		(_time 1642887519071)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int CE -1 0 9(_ent(_in))))
		(_port(_int POUT -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 19(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 19(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 20(_arch((i 200000)))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_dsp 2 -1)
)
I 000036 55 556 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 110 (top_tb))
	(_version ve4)
	(_time 1644424632428 2022.02.09 17:37:12)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters dbg tan)
	(_code 6d3c6f6d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(_open))
					((GREEN)(_open))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 7329          1644511492401 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644511492402 2022.02.10 17:44:52)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 3e3c3d3b3d686a296f6e78656f393a3868393e393a)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 99(_ent (_in))))
				(_port(_int CLR -1 0 100(_ent (_in))))
				(_port(_int CE -1 0 101(_ent (_in))))
				(_port(_int POUT -1 0 102(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 90(_ent (_in))))
				(_port(_int IN_1 10 0 91(_ent (_in))))
				(_port(_int IN_2 10 0 92(_ent (_in))))
				(_port(_int IN_3 10 0 93(_ent (_in))))
				(_port(_int OUTPUT 10 0 94(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 83(_ent (_in))))
				(_port(_int DataIn 7 0 84(_ent (_in))))
				(_port(_int Output 8 0 85(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 107(_ent (_in))))
				(_port(_int CLR -1 0 108(_ent (_in))))
				(_port(_int CE -1 0 109(_ent (_in))))
				(_port(_int POUT -1 0 110(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 115(_ent (_in))))
				(_port(_int CLR -1 0 116(_ent (_in))))
				(_port(_int CE -1 0 117(_ent (_in))))
				(_port(_int POUT -1 0 118(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 123(_ent (_in))))
				(_port(_int CLR -1 0 124(_ent (_in))))
				(_port(_int POUT -1 0 125(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 148(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 156(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 165(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 171(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 178(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 188(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 196(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U5 0 204(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 211(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 218(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 229(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 240(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 84(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 91(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 131(_arch(_uni))))
		(_sig(_int NET3226 -1 0 132(_arch(_uni))))
		(_sig(_int NET3284 -1 0 133(_arch(_uni))))
		(_sig(_int NET3292 -1 0 134(_arch(_uni))))
		(_sig(_int NET3300 -1 0 135(_arch(_uni))))
		(_sig(_int NET3445 -1 0 136(_arch(_uni))))
		(_sig(_int NET3792 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 138(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 139(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 139(_arch(_uni))))
		(_sig(_int BUS3362 12 0 140(_arch(_uni))))
		(_sig(_int BUS3381 12 0 141(_arch(_uni))))
		(_sig(_int BUS3406 12 0 142(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__256(_arch 1 0 256(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__257(_arch 2 0 257(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000056 55 1966          1644424632424 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644424632425 2022.02.09 17:37:12)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code 6d3c6f6d6f3b39783d3879373e6a696b3b6a6d683b)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
				(_port(_int AN 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((Q)(Q))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(_open))
				((GREEN)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 29(_arch(_uni))))
		(_sig(_int SGN -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 35(_arch(_uni))))
		(_sig(_int END_SIM -2 0 38(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 55(_prcs(_wait_for)(_trgt(1))(_read(6)))))
			(STIM_CLR(_arch 1 0 74(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 88(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000056 55 2811          1642877832310 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1642877832311 2022.01.22 19:57:12)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 20767725257670362425327b772628262426732576)
	(_coverage d)
	(_ent
		(_time 1642877832249)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int DATA 2 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DIR)(DIR))
			((DATA)(DATA))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((LOAD)(LOAD))
				((DIR)(DIR))
				((DATA)(DATA))
				((SEL)(SEL))
				((OE)(OE))
				((LE)(LE))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 29(_arch(_uni))))
		(_sig(_int LOAD -1 0 30(_arch(_uni))))
		(_sig(_int DIR -1 0 31(_arch(_uni))))
		(_sig(_int SEL -1 0 32(_arch(_uni))))
		(_sig(_int OE -1 0 33(_arch(_uni))))
		(_sig(_int LE -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 35(_arch(_uni))))
		(_sig(_int Q 1 0 37(_arch(_uni))))
		(_sig(_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)(10)))))
			(CLOCK_CLK(_arch 1 0 83(_prcs(_wait_for)(_trgt(1))(_read(10)))))
			(CE_STIMULUS(_arch 2 0 101(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 4 0 121(_prcs(_wait_for)(_trgt(4)))))
			(SEL_STIMULUS(_arch 5 0 129(_prcs(_wait_for)(_trgt(5)))))
			(OE_STIMULUS(_arch 6 0 143(_prcs(_wait_for)(_trgt(6)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(7)))))
			(DATA_STIMULUS(_arch 8 0 163(_prcs(_wait_for)(_trgt(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026)
		(33751554)
		(50463490)
		(33686019)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000050 55 1152          1644511953607 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644511953608 2022.02.10 17:52:33)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code d1d1d283868780c78683c58b85d6d3d487d2d2d7d2)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000048 55 1072          1644511958089 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644511958090 2022.02.10 17:52:38)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code 46474744161017501013521c124144404540104143)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1066          1644511958112 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644511958113 2022.02.10 17:52:38)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code 6564636565323273306b713f316267636163606366)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000053 55 1165          1644511958127 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644511958128 2022.02.10 17:52:38)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 74747674722325637576672e247227727173767122)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644511958147 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644511958148 2022.02.10 17:52:38)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 8484868b82d3d593858697ded482d78281838681d2)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644511958170 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644511958171 2022.02.10 17:52:38)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code a3a3a1f5a2f4f2b4a2a1b0f9f3a5f0a5a6a4a1a6f5)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7986          1644511958188 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644511958189 2022.02.10 17:52:38)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code b3b3b5e7e6e5e7a4b7b4e5b2a3e8e6b5e5b4b3b4b7b5e5)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 109(_ent (_in))))
				(_port(_int CLR -1 0 110(_ent (_in))))
				(_port(_int CE -1 0 111(_ent (_in))))
				(_port(_int POUT -1 0 112(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 100(_ent (_in))))
				(_port(_int IN_1 10 0 101(_ent (_in))))
				(_port(_int IN_2 10 0 102(_ent (_in))))
				(_port(_int IN_3 10 0 103(_ent (_in))))
				(_port(_int OUTPUT 10 0 104(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 93(_ent (_in))))
				(_port(_int DataIn 7 0 94(_ent (_in))))
				(_port(_int Output 8 0 95(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int CLR -1 0 118(_ent (_in))))
				(_port(_int CE -1 0 119(_ent (_in))))
				(_port(_int POUT -1 0 120(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 125(_ent (_in))))
				(_port(_int CLR -1 0 126(_ent (_in))))
				(_port(_int CE -1 0 127(_ent (_in))))
				(_port(_int POUT -1 0 128(_ent (_out))))
			)
		)
		(Counter_3
			(_object
				(_port(_int CLK -1 0 83(_ent (_in))))
				(_port(_int CE -1 0 84(_ent (_in))))
				(_port(_int RESET -1 0 85(_ent (_in))))
				(_port(_int Q1 -1 0 86(_ent (_out))))
				(_port(_int Q2 -1 0 87(_ent (_out))))
				(_port(_int Q3 -1 0 88(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 133(_ent (_in))))
				(_port(_int CLR -1 0 134(_ent (_in))))
				(_port(_int POUT -1 0 135(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 161(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4054))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 169(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 178(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 184(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 191(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 201(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4062))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 209(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4070))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U4 0 217(_comp Counter_3)
		(_port
			((CLK)(NET3177))
			((CE)(NET3792))
			((RESET)(NET3445))
			((Q1)(NET4054))
			((Q2)(NET4062))
			((Q3)(NET4070))
		)
		(_use(_ent . Counter_3)
		)
	)
	(_inst U5 0 227(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 234(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 241(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 252(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 263(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 95(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 100(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 141(_arch(_uni))))
		(_sig(_int NET3226 -1 0 142(_arch(_uni))))
		(_sig(_int NET3284 -1 0 143(_arch(_uni))))
		(_sig(_int NET3292 -1 0 144(_arch(_uni))))
		(_sig(_int NET3300 -1 0 145(_arch(_uni))))
		(_sig(_int NET3445 -1 0 146(_arch(_uni))))
		(_sig(_int NET3792 -1 0 147(_arch(_uni))))
		(_sig(_int NET4054 -1 0 148(_arch(_uni))))
		(_sig(_int NET4062 -1 0 149(_arch(_uni))))
		(_sig(_int NET4070 -1 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 151(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 152(_arch(_uni))))
		(_sig(_int BUS3362 12 0 153(_arch(_uni))))
		(_sig(_int BUS3381 12 0 154(_arch(_uni))))
		(_sig(_int BUS3406 12 0 155(_arch(_uni))))
		(_prcs
			(line__278(_arch 0 0 278(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__279(_arch 1 0 279(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__280(_arch 2 0 280(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000050 55 885           1644511958214 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644511958215 2022.02.10 17:52:38)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code c3c2c296969592d594c5d79997c4c1c695c0c1c5c0)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000048 55 1135          1644511958235 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644511958236 2022.02.10 17:52:38)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code e2e3e4b1e9b4b5f5e0e5a1b8b2e5ebe4e6e4ebe5e1)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000047 55 871           1644511958248 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644511958249 2022.02.10 17:52:38)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code f1f0f2a1a5a6f0e7a6f2e5aba5f7f0f7a4f7a4f7a7)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000055 55 1099          1644511958267 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644511958268 2022.02.10 17:52:38)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code 01010206025650160004125b510752070406030457)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
I 000050 55 1074          1644511958283 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644511958284 2022.02.10 17:52:38)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 11101616154646074415054b451613144712101715)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 848           1644511958301 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644511958302 2022.02.10 17:52:38)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 20212024767720372224317b732625262326762674)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000050 55 1152          1644511958317 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644511958318 2022.02.10 17:52:38)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 30313035666661266762246a643732356633333633)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000050 55 1222          1644512624845 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644512624846 2022.02.10 18:03:44)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code d3dc8581868582c58482c78987d4d1d685d0d0d5d0)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000048 55 1072          1644512643664 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644512643665 2022.02.10 18:04:03)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code 50035b53060601460605440a045752565356065755)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1066          1644512643685 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644512643686 2022.02.10 18:04:03)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code 6f3c636f3c3838793a617b353b686d696b696a696c)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000053 55 1165          1644512643703 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644512643704 2022.02.10 18:04:03)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 6f3d676e3b383e786e6d7c353f693c696a686d6a39)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644512643722 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644512643723 2022.02.10 18:04:03)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 8edc8681d9d9df998f8c9dd4de88dd888b898c8bd8)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644512643740 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644512643741 2022.02.10 18:04:03)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 9ecc9690c9c9cf899f9c8dc4ce98cd989b999c9bc8)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7986          1644512643757 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644512643758 2022.02.10 18:04:03)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code adffa1faaffbf9baa9aafbacbdf6f8abfbaaadaaa9abfb)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 109(_ent (_in))))
				(_port(_int CLR -1 0 110(_ent (_in))))
				(_port(_int CE -1 0 111(_ent (_in))))
				(_port(_int POUT -1 0 112(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 100(_ent (_in))))
				(_port(_int IN_1 10 0 101(_ent (_in))))
				(_port(_int IN_2 10 0 102(_ent (_in))))
				(_port(_int IN_3 10 0 103(_ent (_in))))
				(_port(_int OUTPUT 10 0 104(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 93(_ent (_in))))
				(_port(_int DataIn 7 0 94(_ent (_in))))
				(_port(_int Output 8 0 95(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int CLR -1 0 118(_ent (_in))))
				(_port(_int CE -1 0 119(_ent (_in))))
				(_port(_int POUT -1 0 120(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 125(_ent (_in))))
				(_port(_int CLR -1 0 126(_ent (_in))))
				(_port(_int CE -1 0 127(_ent (_in))))
				(_port(_int POUT -1 0 128(_ent (_out))))
			)
		)
		(Counter_3
			(_object
				(_port(_int CLK -1 0 83(_ent (_in))))
				(_port(_int CE -1 0 84(_ent (_in))))
				(_port(_int RESET -1 0 85(_ent (_in))))
				(_port(_int Q1 -1 0 86(_ent (_out))))
				(_port(_int Q2 -1 0 87(_ent (_out))))
				(_port(_int Q3 -1 0 88(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 133(_ent (_in))))
				(_port(_int CLR -1 0 134(_ent (_in))))
				(_port(_int POUT -1 0 135(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 161(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4054))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 169(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 178(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 184(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 191(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 201(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4062))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 209(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4070))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U4 0 217(_comp Counter_3)
		(_port
			((CLK)(NET3177))
			((CE)(NET3792))
			((RESET)(NET3445))
			((Q1)(NET4054))
			((Q2)(NET4062))
			((Q3)(NET4070))
		)
		(_use(_ent . Counter_3)
		)
	)
	(_inst U5 0 227(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 234(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 241(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 252(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 263(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 95(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 100(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 141(_arch(_uni))))
		(_sig(_int NET3226 -1 0 142(_arch(_uni))))
		(_sig(_int NET3284 -1 0 143(_arch(_uni))))
		(_sig(_int NET3292 -1 0 144(_arch(_uni))))
		(_sig(_int NET3300 -1 0 145(_arch(_uni))))
		(_sig(_int NET3445 -1 0 146(_arch(_uni))))
		(_sig(_int NET3792 -1 0 147(_arch(_uni))))
		(_sig(_int NET4054 -1 0 148(_arch(_uni))))
		(_sig(_int NET4062 -1 0 149(_arch(_uni))))
		(_sig(_int NET4070 -1 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 151(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 152(_arch(_uni))))
		(_sig(_int BUS3362 12 0 153(_arch(_uni))))
		(_sig(_int BUS3381 12 0 154(_arch(_uni))))
		(_sig(_int BUS3406 12 0 155(_arch(_uni))))
		(_prcs
			(line__278(_arch 0 0 278(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__279(_arch 1 0 279(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__280(_arch 2 0 280(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000050 55 885           1644512643774 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644512643775 2022.02.10 18:04:03)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code cd9ec698cf9b9cdb9acbd99799cacfc89bcecfcbce)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000048 55 1135          1644512643791 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644512643792 2022.02.10 18:04:03)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code cd9ec198909b9adacfca8e979dcac4cbc9cbc4cace)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000047 55 871           1644512643803 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644512643804 2022.02.10 18:04:03)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code dc8fd58eda8bddca8bdfc88688daddda89da89da8a)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000055 55 1099          1644512643819 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644512643820 2022.02.10 18:04:03)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code ecbee4bebdbbbdfbede9ffb6bceabfeae9ebeee9ba)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
I 000050 55 1074          1644512643834 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644512643835 2022.02.10 18:04:03)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code fcaff0acaaababeaa9f8e8a6a8fbfef9aafffdfaf8)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 848           1644512643850 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644512643851 2022.02.10 18:04:03)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 0b58010d0f5c0b1c090f1a50580d0e0d080d5d0d5f)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000050 55 1222          1644512643868 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644512643869 2022.02.10 18:04:03)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 1b48111c1f4d4a0d4c4a0f414f1c191e4d18181d18)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000050 55 1222          1644512774753 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644512774754 2022.02.10 18:06:14)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 65366e65363334733234713f316267603366666366)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000050 55 1222          1644512929711 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644512929712 2022.02.10 18:08:49)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code afada9f8aff9feb9f8febbf5fba8adaaf9acaca9ac)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000050 55 1222          1644512983103 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644512983104 2022.02.10 18:09:43)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 3d3a38383f6b6c2b6b3e2967693a3f386b3e3e3b3e)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000048 55 1072          1644512985808 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644512985809 2022.02.10 18:09:45)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code ccc8cf99c99a9dda9a99d89698cbcecacfca9acbc9)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1066          1644512985832 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644512985833 2022.02.10 18:09:45)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code ece8e8bfbabbbbfab9e2f8b6b8ebeeeae8eae9eaef)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000053 55 1165          1644512985850 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644512985851 2022.02.10 18:09:45)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code fbfefbaaabacaaecfaf9e8a1abfda8fdfefcf9fead)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644512985871 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644512985872 2022.02.10 18:09:45)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 0b0e0a0c5b5c5a1c0a0918515b0d580d0e0c090e5d)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644512985887 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644512985888 2022.02.10 18:09:45)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 2a2f2b2f797d7b3d2b2839707a2c792c2f2d282f7c)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7986          1644512985906 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644512985907 2022.02.10 18:09:45)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 3a3f3f3f3d6c6e2d3e3d6c3b2a616f3c6c3d3a3d3e3c6c)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 109(_ent (_in))))
				(_port(_int CLR -1 0 110(_ent (_in))))
				(_port(_int CE -1 0 111(_ent (_in))))
				(_port(_int POUT -1 0 112(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 100(_ent (_in))))
				(_port(_int IN_1 10 0 101(_ent (_in))))
				(_port(_int IN_2 10 0 102(_ent (_in))))
				(_port(_int IN_3 10 0 103(_ent (_in))))
				(_port(_int OUTPUT 10 0 104(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 93(_ent (_in))))
				(_port(_int DataIn 7 0 94(_ent (_in))))
				(_port(_int Output 8 0 95(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int CLR -1 0 118(_ent (_in))))
				(_port(_int CE -1 0 119(_ent (_in))))
				(_port(_int POUT -1 0 120(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 125(_ent (_in))))
				(_port(_int CLR -1 0 126(_ent (_in))))
				(_port(_int CE -1 0 127(_ent (_in))))
				(_port(_int POUT -1 0 128(_ent (_out))))
			)
		)
		(Counter_3
			(_object
				(_port(_int CLK -1 0 83(_ent (_in))))
				(_port(_int CE -1 0 84(_ent (_in))))
				(_port(_int RESET -1 0 85(_ent (_in))))
				(_port(_int Q1 -1 0 86(_ent (_out))))
				(_port(_int Q2 -1 0 87(_ent (_out))))
				(_port(_int Q3 -1 0 88(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 133(_ent (_in))))
				(_port(_int CLR -1 0 134(_ent (_in))))
				(_port(_int POUT -1 0 135(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 161(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4054))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 169(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 178(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 184(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 191(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 201(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4062))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 209(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET4070))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U4 0 217(_comp Counter_3)
		(_port
			((CLK)(NET3177))
			((CE)(NET3792))
			((RESET)(NET3445))
			((Q1)(NET4054))
			((Q2)(NET4062))
			((Q3)(NET4070))
		)
		(_use(_ent . Counter_3)
		)
	)
	(_inst U5 0 227(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 234(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 241(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 252(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 263(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 95(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 100(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 141(_arch(_uni))))
		(_sig(_int NET3226 -1 0 142(_arch(_uni))))
		(_sig(_int NET3284 -1 0 143(_arch(_uni))))
		(_sig(_int NET3292 -1 0 144(_arch(_uni))))
		(_sig(_int NET3300 -1 0 145(_arch(_uni))))
		(_sig(_int NET3445 -1 0 146(_arch(_uni))))
		(_sig(_int NET3792 -1 0 147(_arch(_uni))))
		(_sig(_int NET4054 -1 0 148(_arch(_uni))))
		(_sig(_int NET4062 -1 0 149(_arch(_uni))))
		(_sig(_int NET4070 -1 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 151(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 152(_arch(_uni))))
		(_sig(_int BUS3362 12 0 153(_arch(_uni))))
		(_sig(_int BUS3381 12 0 154(_arch(_uni))))
		(_sig(_int BUS3406 12 0 155(_arch(_uni))))
		(_prcs
			(line__278(_arch 0 0 278(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__279(_arch 1 0 279(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__280(_arch 2 0 280(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000050 55 885           1644512985922 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644512985923 2022.02.10 18:09:45)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code 3a3e383f3d6c6b2c6d3c2e606e3d383f6c39383c39)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000048 55 1135          1644512985940 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644512985941 2022.02.10 18:09:45)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code 595d5c5a590f0e4e5b5e1a03095e505f5d5f505e5a)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000047 55 871           1644512985951 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644512985952 2022.02.10 18:09:45)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code 595d595a050e584f0e5a4d030d5f585f0c5f0c5f0f)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000055 55 1099          1644512985966 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644512985967 2022.02.10 18:09:45)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code 787d7978722f296f797d6b22287e2b7e7d7f7a7d2e)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
I 000050 55 1074          1644512985982 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644512985983 2022.02.10 18:09:45)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 787c7d79752f2f6e2d7c6c222c7f7a7d2e7b797e7c)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 848           1644512985999 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644512986000 2022.02.10 18:09:45)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 97939598c6c09780959386ccc49192919491c191c3)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000050 55 1222          1644512986016 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644512986017 2022.02.10 18:09:46)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code a7a3a5f0f6f1f6b1f1a4b3fdf3a0a5a2f1a4a4a1a4)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000048 55 1072          1644513296443 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644513296444 2022.02.10 18:14:56)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code 3d6f6b383f6b6c2b6b682967693a3f3b3e3b6b3a38)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1066          1644513296472 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644513296473 2022.02.10 18:14:56)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code 5c0e0d5f0a0b0b4a09524806085b5e5a585a595a5f)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000053 55 1165          1644513296493 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644513296494 2022.02.10 18:14:56)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 7b282e7b2b2c2a6c7a7968212b7d287d7e7c797e2d)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644513296522 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644513296523 2022.02.10 18:14:56)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 8bd8de84dbdcda9c8a8998d1db8dd88d8e8c898edd)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644513296537 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644513296538 2022.02.10 18:14:56)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 9bc8ce95cbccca8c9a9988c1cb9dc89d9e9c999ecd)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7329          1644513296553 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644513296554 2022.02.10 18:14:56)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code aaf9fbfdadfcfebdfbfaecf1fbadaeacfcadaaadae)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 99(_ent (_in))))
				(_port(_int CLR -1 0 100(_ent (_in))))
				(_port(_int CE -1 0 101(_ent (_in))))
				(_port(_int POUT -1 0 102(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 90(_ent (_in))))
				(_port(_int IN_1 10 0 91(_ent (_in))))
				(_port(_int IN_2 10 0 92(_ent (_in))))
				(_port(_int IN_3 10 0 93(_ent (_in))))
				(_port(_int OUTPUT 10 0 94(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 83(_ent (_in))))
				(_port(_int DataIn 7 0 84(_ent (_in))))
				(_port(_int Output 8 0 85(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 107(_ent (_in))))
				(_port(_int CLR -1 0 108(_ent (_in))))
				(_port(_int CE -1 0 109(_ent (_in))))
				(_port(_int POUT -1 0 110(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 115(_ent (_in))))
				(_port(_int CLR -1 0 116(_ent (_in))))
				(_port(_int CE -1 0 117(_ent (_in))))
				(_port(_int POUT -1 0 118(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 123(_ent (_in))))
				(_port(_int CLR -1 0 124(_ent (_in))))
				(_port(_int POUT -1 0 125(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 148(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 156(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 165(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 171(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 178(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 188(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 196(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U5 0 204(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 211(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 218(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 229(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 240(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 84(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 91(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 131(_arch(_uni))))
		(_sig(_int NET3226 -1 0 132(_arch(_uni))))
		(_sig(_int NET3284 -1 0 133(_arch(_uni))))
		(_sig(_int NET3292 -1 0 134(_arch(_uni))))
		(_sig(_int NET3300 -1 0 135(_arch(_uni))))
		(_sig(_int NET3445 -1 0 136(_arch(_uni))))
		(_sig(_int NET3792 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 138(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 139(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 139(_arch(_uni))))
		(_sig(_int BUS3362 12 0 140(_arch(_uni))))
		(_sig(_int BUS3381 12 0 141(_arch(_uni))))
		(_sig(_int BUS3406 12 0 142(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__256(_arch 1 0 256(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__257(_arch 2 0 257(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000050 55 885           1644513296572 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644513296573 2022.02.10 18:14:56)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code ca989c9fcd9c9bdc9dccde909ecdc8cf9cc9c8ccc9)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000048 55 1135          1644513296592 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644513296593 2022.02.10 18:14:56)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code d98b888bd98f8ecedbde9a8389ded0dfdddfd0deda)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000047 55 871           1644513296606 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644513296607 2022.02.10 18:14:56)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code e9bbbdbab5bee8ffbeeafdb3bdefe8efbcefbcefbf)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000055 55 1099          1644513296628 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644513296629 2022.02.10 18:14:56)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code f8abada9f2afa9eff9fdeba2a8feabfefdfffafdae)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
I 000050 55 1074          1644513296647 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644513296648 2022.02.10 18:14:56)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 085a5a0e055f5f1e5d0c1c525c0f0a0d5e0b090e0c)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 848           1644513296668 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644513296669 2022.02.10 18:14:56)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 27757223767027302523367c742122212421712173)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000050 55 1222          1644513296686 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644513296687 2022.02.10 18:14:56)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 37656232666166216134236d633035326134343134)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000050 55 1074          1644514445076 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644514445077 2022.02.10 18:34:05)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 1e1e1f194e4949084b1a0a444a191c1b481d1f181a)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 1072          1644514445307 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644514445308 2022.02.10 18:34:05)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code f8f8fea8a6aea9eeaeadeca2acfffafefbfeaefffd)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1135          1644514445534 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644514445535 2022.02.10 18:34:05)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code e3e3e1b0e9b5b4f4e1e4a0b9b3e4eae5e7e5eae4e0)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000048 55 848           1644514445757 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644514445758 2022.02.10 18:34:05)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code bdbdb9e9bfeabdaabfb9ace6eebbb8bbbebbebbbe9)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000047 55 871           1644514445985 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644514445986 2022.02.10 18:34:05)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code a8a8a1fff5ffa9beffabbcf2fcaea9aefdaefdaefe)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000050 55 885           1644514446217 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644514446218 2022.02.10 18:34:06)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code 9292989dc6c4c384c59486c8c6959097c491909491)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000053 55 1165          1644514446446 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644514446447 2022.02.10 18:34:06)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 6d6c3c6c3b3a3c7a6c6f7e373d6b3e6b686a6f683b)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644514446679 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644514446680 2022.02.10 18:34:06)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 67663566623036706665743d376134616260656231)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644514446920 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644514446921 2022.02.10 18:34:06)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 51500253520600465053420b015702575456535407)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
I 000056 55 2588          1644514569325 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514569326 2022.02.10 18:36:09)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code 787b2d79262e2c6d297b6c222b7f7c7e2e7f787d2e)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 119 (top_tb))
	(_version ve4)
	(_time 1644514569333 2022.02.10 18:36:09)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters dbg tan)
	(_code 787b2d79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1072          1644514609321 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644514609322 2022.02.10 18:36:49)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code a8fbadfff6fef9befefdbcf2fcafaaaeabaefeafad)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1066          1644514609344 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644514609345 2022.02.10 18:36:49)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code c794c592c59090d192c9d39d93c0c5c1c3c1c2c1c4)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000053 55 1165          1644514609361 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644514609362 2022.02.10 18:36:49)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code d785d184d28086c0d6d5c48d87d184d1d2d0d5d281)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644514609387 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644514609388 2022.02.10 18:36:49)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code e6b4e0b4e2b1b7f1e7e4f5bcb6e0b5e0e3e1e4e3b0)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644514609405 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644514609406 2022.02.10 18:36:49)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 06540101025157110704155c560055000301040350)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7329          1644514609424 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644514609425 2022.02.10 18:36:49)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 15471612464341024445534e441211134312151211)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 99(_ent (_in))))
				(_port(_int CLR -1 0 100(_ent (_in))))
				(_port(_int CE -1 0 101(_ent (_in))))
				(_port(_int POUT -1 0 102(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 90(_ent (_in))))
				(_port(_int IN_1 10 0 91(_ent (_in))))
				(_port(_int IN_2 10 0 92(_ent (_in))))
				(_port(_int IN_3 10 0 93(_ent (_in))))
				(_port(_int OUTPUT 10 0 94(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 83(_ent (_in))))
				(_port(_int DataIn 7 0 84(_ent (_in))))
				(_port(_int Output 8 0 85(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 107(_ent (_in))))
				(_port(_int CLR -1 0 108(_ent (_in))))
				(_port(_int CE -1 0 109(_ent (_in))))
				(_port(_int POUT -1 0 110(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 115(_ent (_in))))
				(_port(_int CLR -1 0 116(_ent (_in))))
				(_port(_int CE -1 0 117(_ent (_in))))
				(_port(_int POUT -1 0 118(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 123(_ent (_in))))
				(_port(_int CLR -1 0 124(_ent (_in))))
				(_port(_int POUT -1 0 125(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 148(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 156(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 165(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 171(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 178(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 188(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 196(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U5 0 204(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 211(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 218(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 229(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 240(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 84(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 91(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 131(_arch(_uni))))
		(_sig(_int NET3226 -1 0 132(_arch(_uni))))
		(_sig(_int NET3284 -1 0 133(_arch(_uni))))
		(_sig(_int NET3292 -1 0 134(_arch(_uni))))
		(_sig(_int NET3300 -1 0 135(_arch(_uni))))
		(_sig(_int NET3445 -1 0 136(_arch(_uni))))
		(_sig(_int NET3792 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 138(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 139(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 139(_arch(_uni))))
		(_sig(_int BUS3362 12 0 140(_arch(_uni))))
		(_sig(_int BUS3381 12 0 141(_arch(_uni))))
		(_sig(_int BUS3406 12 0 142(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__256(_arch 1 0 256(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__257(_arch 2 0 257(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000050 55 885           1644514609447 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644514609448 2022.02.10 18:36:49)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code 25762121767374337223317f712227207326272326)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000048 55 1135          1644514609465 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644514609466 2022.02.10 18:36:49)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code 44174746491213534643071e14434d4240424d4347)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000047 55 871           1644514609475 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644514609476 2022.02.10 18:36:49)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code 44174246151345521347501e104245421142114212)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000055 55 1099          1644514609487 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644514609488 2022.02.10 18:36:49)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code 54065356520305435551470e045207525153565102)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
I 000050 55 1074          1644514609508 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644514609509 2022.02.10 18:36:49)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 633060636534347536677739376461663560626567)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 848           1644514609525 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644514609526 2022.02.10 18:36:49)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 732077722624736471776228207576757075257527)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000050 55 1222          1644514609542 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644514609543 2022.02.10 18:36:49)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 92c1969dc6c4c384c49186c8c6959097c491919491)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000056 55 2588          1644514609561 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514609562 2022.02.10 18:36:49)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f0a1f5f6f4f6b7f3a1b6f8f1a5a6a4f4a5a2a7f4)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 119 (top_tb))
	(_version ve4)
	(_time 1644514609566 2022.02.10 18:36:49)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f0a1f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1074          1644514612851 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644514612852 2022.02.10 18:36:52)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 732373727524246526776729277471762570727577)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 1072          1644514613087 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644514613088 2022.02.10 18:36:53)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code 5e0e585d5d080f48080b4a040a595c585d5808595b)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1135          1644514613314 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644514613315 2022.02.10 18:36:53)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code 48184a4a491e1f5f4a4f0b12184f414e4c4e414f4b)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000048 55 848           1644514613538 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644514613539 2022.02.10 18:36:53)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 237327277674233421273278702526252025752577)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000047 55 871           1644514613767 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644514613768 2022.02.10 18:36:53)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code 0d5d040b0c5a0c1b5a0e1957590b0c0b580b580b5b)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000050 55 885           1644514613992 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644514613993 2022.02.10 18:36:53)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code e8b8e3bbb6beb9febfeefcb2bcefeaedbeebeaeeeb)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000053 55 1165          1644514614217 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644514614218 2022.02.10 18:36:54)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code d283db81d28583c5d3d0c18882d481d4d7d5d0d784)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644514614447 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644514614448 2022.02.10 18:36:54)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code adfcfcfbfbfafcbaacafbef7fdabfeaba8aaafa8fb)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644514614709 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644514614710 2022.02.10 18:36:54)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code b7e6e5e2b2e0e6a0b6b5a4ede7b1e4b1b2b0b5b2e1)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
I 000056 55 2588          1644514614904 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514614905 2022.02.10 18:36:54)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code 82d3d58cd6d4d697d38196d8d1858684d4858287d4)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 119 (top_tb))
	(_version ve4)
	(_time 1644514614908 2022.02.10 18:36:54)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code 82d3d58c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2654          1644514770674 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514770675 2022.02.10 18:39:30)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f5a0a7a6a1a3e2a9f3e3ada4f0f3f1a1f0f7f2a1)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
			(STIM_MODES(_arch 3 0 116(_prcs(_wait_for)(_trgt(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 134 (top_tb))
	(_version ve4)
	(_time 1644514770681 2022.02.10 18:39:30)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f5a0a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1074          1644514772905 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644514772906 2022.02.10 18:39:32)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code b2b2b3e6b5e5e5a4e7b6a6e8e6b5b0b7e4b1b3b4b6)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 1072          1644514773151 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644514773152 2022.02.10 18:39:33)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code 9c9c999399cacd8acac988c6c89b9e9a9f9aca9b99)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1135          1644514773376 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644514773377 2022.02.10 18:39:33)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code 8686858889d0d1918481c5dcd6818f8082808f8185)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000048 55 848           1644514773605 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644514773606 2022.02.10 18:39:33)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 71717a70262671667375602a227774777277277725)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000047 55 871           1644514773835 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644514773836 2022.02.10 18:39:33)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code 4c4c444e4a1b4d5a1b4f5816184a4d4a194a194a1a)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000050 55 885           1644514774065 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644514774066 2022.02.10 18:39:34)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code 36366433666067206130226c623134336035343035)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000053 55 1165          1644514774297 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644514774298 2022.02.10 18:39:34)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 20217225227771372122337a702673262527222576)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644514774527 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644514774528 2022.02.10 18:39:34)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 0b0a580c5b5c5a1c0a0918515b0d580d0e0c090e5d)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644514774760 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644514774761 2022.02.10 18:39:34)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code f5f4a6a4f2a2a4e2f4f7e6afa5f3a6f3f0f2f7f0a3)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
I 000056 55 2654          1644514774978 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514774979 2022.02.10 18:39:34)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code d0d18082868684c58ed4c48a83d7d4d686d7d0d586)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
			(STIM_MODES(_arch 3 0 116(_prcs(_wait_for)(_trgt(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 134 (top_tb))
	(_version ve4)
	(_time 1644514774982 2022.02.10 18:39:34)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code d0d18082d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 1072          1644514838867 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644514838868 2022.02.10 18:40:38)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code 535357500605024505064709075451555055055456)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
I 000048 55 1066          1644514838887 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644514838888 2022.02.10 18:40:38)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code 6262616265353574376c7638366560646664676461)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
I 000053 55 1165          1644514838903 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644514838904 2022.02.10 18:40:38)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 8283858d82d5d395838091d8d284d18487858087d4)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
I 000053 55 1165          1644514838923 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644514838924 2022.02.10 18:40:38)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 9190969f92c6c086909382cbc197c29794969394c7)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
I 000053 55 1165          1644514838940 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644514838941 2022.02.10 18:40:38)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code a1a0a6f7a2f6f0b6a0a3b2fbf1a7f2a7a4a6a3a4f7)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7329          1644514838960 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644514838961 2022.02.10 18:40:38)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code c0c1c395969694d79190869b91c7c4c696c7c0c7c4)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 99(_ent (_in))))
				(_port(_int CLR -1 0 100(_ent (_in))))
				(_port(_int CE -1 0 101(_ent (_in))))
				(_port(_int POUT -1 0 102(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 90(_ent (_in))))
				(_port(_int IN_1 10 0 91(_ent (_in))))
				(_port(_int IN_2 10 0 92(_ent (_in))))
				(_port(_int IN_3 10 0 93(_ent (_in))))
				(_port(_int OUTPUT 10 0 94(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 83(_ent (_in))))
				(_port(_int DataIn 7 0 84(_ent (_in))))
				(_port(_int Output 8 0 85(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 107(_ent (_in))))
				(_port(_int CLR -1 0 108(_ent (_in))))
				(_port(_int CE -1 0 109(_ent (_in))))
				(_port(_int POUT -1 0 110(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 115(_ent (_in))))
				(_port(_int CLR -1 0 116(_ent (_in))))
				(_port(_int CE -1 0 117(_ent (_in))))
				(_port(_int POUT -1 0 118(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 123(_ent (_in))))
				(_port(_int CLR -1 0 124(_ent (_in))))
				(_port(_int POUT -1 0 125(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 148(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 156(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 165(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 171(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 178(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 188(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 196(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U5 0 204(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 211(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 218(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 229(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 240(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 84(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 91(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 131(_arch(_uni))))
		(_sig(_int NET3226 -1 0 132(_arch(_uni))))
		(_sig(_int NET3284 -1 0 133(_arch(_uni))))
		(_sig(_int NET3292 -1 0 134(_arch(_uni))))
		(_sig(_int NET3300 -1 0 135(_arch(_uni))))
		(_sig(_int NET3445 -1 0 136(_arch(_uni))))
		(_sig(_int NET3792 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 138(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 139(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 139(_arch(_uni))))
		(_sig(_int BUS3362 12 0 140(_arch(_uni))))
		(_sig(_int BUS3381 12 0 141(_arch(_uni))))
		(_sig(_int BUS3406 12 0 142(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__256(_arch 1 0 256(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__257(_arch 2 0 257(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
I 000050 55 885           1644514838981 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644514838982 2022.02.10 18:40:38)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code c0c0c495969691d697c6d49a94c7c2c596c3c2c6c3)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
I 000048 55 1135          1644514839000 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644514839001 2022.02.10 18:40:38)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code d0d0d382d98687c7d2d7938a80d7d9d6d4d6d9d7d3)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
I 000047 55 871           1644514839011 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644514839012 2022.02.10 18:40:38)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code dfdfd98ddc88dec988dccb858bd9ded98ad98ad989)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
I 000055 55 1099          1644514839028 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644514839029 2022.02.10 18:40:39)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code efeee8bdbbb8bef8eeeafcb5bfe9bce9eae8edeab9)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
I 000050 55 1074          1644514839050 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644514839051 2022.02.10 18:40:39)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 0e0e02085e5959185b0a1a545a090c0b580d0f080a)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
I 000048 55 848           1644514839071 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644514839072 2022.02.10 18:40:39)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 2e2e252a2d792e392c2a3f757d282b282d2878287a)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
I 000050 55 1222          1644514839088 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644514839089 2022.02.10 18:40:39)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 2e2e252a2d787f38782d3a747a292c2b782d2d282d)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
I 000056 55 2654          1644514839109 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514839110 2022.02.10 18:40:39)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code 4d4c414f4f1b1958134d59171e4a494b1b4a4d481b)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
			(STIM_MODES(_arch 3 0 116(_prcs(_wait_for)(_trgt(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 138 (top_tb))
	(_version ve4)
	(_time 1644514839114 2022.02.10 18:40:39)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters dbg tan)
	(_code 4d4c414f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000048 55 1072          1644514891471 Counter
(_unit VHDL(counter 0 29(counter 0 43))
	(_version ve4)
	(_time 1644514891472 2022.02.10 18:41:31)
	(_source(\../src/Counter.vhd\))
	(_parameters dbg tan)
	(_code d4d1d386868285c28281c08e80d3d6d2d7d282d3d1)
	(_coverage d)
	(_ent
		(_time 1644491591331)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int MODE_1 -1 0 33(_ent(_in))))
		(_port(_int MODE_2 -1 0 34(_ent(_in))))
		(_port(_int MODE_3 -1 0 35(_ent(_in))))
		(_port(_int CE -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48(_array -1((_dto i 2 i 0)))))
		(_var(_int Qint 1 0 48(_prcs 0)))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Counter 1 -1)
)
V 000048 55 1066          1644514891495 Decoder
(_unit VHDL(decoder 0 28(decoder 0 38))
	(_version ve4)
	(_time 1644514891496 2022.02.10 18:41:31)
	(_source(\../src/Decoder.vhd\))
	(_parameters dbg tan)
	(_code e4e1e4b7e5b3b3f2b1eaf0beb0e3e6e2e0e2e1e2e7)
	(_coverage d)
	(_ent
		(_time 1643124883716)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder 1 -1)
)
V 000053 55 1165          1644514891512 Prescaler_11
(_unit VHDL(prescaler_11 0 29(prescaler_11 0 40))
	(_version ve4)
	(_time 1644514891513 2022.02.10 18:41:31)
	(_source(\../src/Prescaler_11.vhd\))
	(_parameters dbg tan)
	(_code 030706040254521402011059530550050604010655)
	(_coverage d)
	(_ent
		(_time 1642877832177)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 42(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 5000011)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_11 2 -1)
)
V 000053 55 1165          1644514891531 Prescaler_13
(_unit VHDL(prescaler_13 0 29(prescaler_13 0 38))
	(_version ve4)
	(_time 1644514891532 2022.02.10 18:41:31)
	(_source(\../src/Prescaler_13.vhd\))
	(_parameters dbg tan)
	(_code 131716151244420412110049431540151614111645)
	(_coverage d)
	(_ent
		(_time 1642877832194)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 40(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 40(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 41(_arch((i 5200000)))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_13 2 -1)
)
V 000053 55 1165          1644514891547 Prescaler_17
(_unit VHDL(prescaler_17 0 29(prescaler_17 0 39))
	(_version ve4)
	(_time 1644514891548 2022.02.10 18:41:31)
	(_source(\../src/Prescaler_17.vhd\))
	(_parameters dbg tan)
	(_code 131716151244420412110049431540151614111645)
	(_coverage d)
	(_ent
		(_time 1642877832213)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int CE -1 0 33(_ent(_in))))
		(_port(_int POUT -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 41(_array -1((_dto i 22 i 0)))))
		(_sig(_int DIVIDER 0 0 41(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 42(_arch((i 5740234)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(3))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler_17 2 -1)
)
V 000044 55 7329          1644514891565 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1644514891566 2022.02.10 18:41:31)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 323633376664662563627469633536346435323536)
	(_coverage d)
	(_ent
		(_time 1644492130485)
	)
	(_comp
		(Prescaler_11
			(_object
				(_port(_int CLK -1 0 99(_ent (_in))))
				(_port(_int CLR -1 0 100(_ent (_in))))
				(_port(_int CE -1 0 101(_ent (_in))))
				(_port(_int POUT -1 0 102(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int CLK_IN 9 0 90(_ent (_in))))
				(_port(_int IN_1 10 0 91(_ent (_in))))
				(_port(_int IN_2 10 0 92(_ent (_in))))
				(_port(_int IN_3 10 0 93(_ent (_in))))
				(_port(_int OUTPUT 10 0 94(_ent (_out))))
			)
		)
		(Annode
			(_object
				(_port(_int DataIn 2 0 49(_ent (_in))))
				(_port(_int Output 3 0 50(_ent (_out))))
			)
		)
		(Decoder_1
			(_object
				(_port(_int SGN -1 0 83(_ent (_in))))
				(_port(_int DataIn 7 0 84(_ent (_in))))
				(_port(_int Output 8 0 85(_ent (_out))))
			)
		)
		(Compare
			(_object
				(_port(_int CE -1 0 55(_ent (_in))))
				(_port(_int Q_RED -1 0 56(_ent (_out))))
				(_port(_int Q_GREEN -1 0 57(_ent (_out))))
				(_port(_int IN_1 4 0 58(_ent (_in))))
				(_port(_int IN_2 4 0 59(_ent (_in))))
				(_port(_int IN_3 4 0 60(_ent (_in))))
			)
		)
		(Prescaler_13
			(_object
				(_port(_int CLK -1 0 107(_ent (_in))))
				(_port(_int CLR -1 0 108(_ent (_in))))
				(_port(_int CE -1 0 109(_ent (_in))))
				(_port(_int POUT -1 0 110(_ent (_out))))
			)
		)
		(Prescaler_17
			(_object
				(_port(_int CLK -1 0 115(_ent (_in))))
				(_port(_int CLR -1 0 116(_ent (_in))))
				(_port(_int CE -1 0 117(_ent (_in))))
				(_port(_int POUT -1 0 118(_ent (_out))))
			)
		)
		(Prescaler_DISP
			(_object
				(_port(_int CLK -1 0 123(_ent (_in))))
				(_port(_int CLR -1 0 124(_ent (_in))))
				(_port(_int POUT -1 0 125(_ent (_out))))
			)
		)
		(Counter_2
			(_object
				(_port(_int CLK -1 0 76(_ent (_in))))
				(_port(_int RESET -1 0 77(_ent (_in))))
				(_port(_int Q 6 0 78(_ent (_out))))
			)
		)
		(Counter
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int RESET -1 0 66(_ent (_in))))
				(_port(_int MODE_1 -1 0 67(_ent (_in))))
				(_port(_int MODE_2 -1 0 68(_ent (_in))))
				(_port(_int MODE_3 -1 0 69(_ent (_in))))
				(_port(_int CE -1 0 70(_ent (_in))))
				(_port(_int Q 5 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 148(_comp Prescaler_11)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3284))
		)
		(_use(_ent . Prescaler_11)
		)
	)
	(_inst U10 0 156(_comp Display)
		(_port
			((CLK_IN)(BUS3311))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
			((OUTPUT)(BUS3406))
		)
		(_use(_ent . Display)
		)
	)
	(_inst U11 0 165(_comp Annode)
		(_port
			((DataIn)(BUS3311))
			((Output)(AN))
		)
		(_use(_ent . Annode)
		)
	)
	(_inst U12 0 171(_comp Decoder_1)
		(_port
			((SGN)(SGN))
			((DataIn)(BUS3406))
			((Output)(Q))
		)
		(_use(_ent . Decoder_1)
		)
	)
	(_inst U13 0 178(_comp Compare)
		(_port
			((CE)(NET3792))
			((Q_RED)(RED))
			((Q_GREEN)(GREEN))
			((IN_1)(BUS3362))
			((IN_2)(BUS3327))
			((IN_3)(BUS3381))
		)
		(_use(_ent . Compare)
		)
	)
	(_inst U2 0 188(_comp Prescaler_13)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3292))
		)
		(_use(_ent . Prescaler_13)
		)
	)
	(_inst U3 0 196(_comp Prescaler_17)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((CE)(NET3792))
			((POUT)(NET3300))
		)
		(_use(_ent . Prescaler_17)
		)
	)
	(_inst U5 0 204(_comp Prescaler_DISP)
		(_port
			((CLK)(NET3177))
			((CLR)(NET3445))
			((POUT)(NET3226))
		)
		(_use(_ent . Prescaler_DISP)
		)
	)
	(_inst U6 0 211(_comp Counter_2)
		(_port
			((CLK)(NET3226))
			((RESET)(NET3445))
			((Q)(BUS3311))
		)
		(_use(_ent . Counter_2)
		)
	)
	(_inst U7 0 218(_comp Counter)
		(_port
			((CLK)(NET3284))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3362))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U8 0 229(_comp Counter)
		(_port
			((CLK)(NET3292))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3327))
		)
		(_use(_ent . Counter)
		)
	)
	(_inst U9 0 240(_comp Counter)
		(_port
			((CLK)(NET3300))
			((RESET)(NET3445))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((CE)(NET3792))
			((Q)(BUS3381))
		)
		(_use(_ent . Counter)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int CLR -1 0 30(_ent(_in))))
		(_port(_int CE -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Q 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int AN 1 0 33(_ent(_out))))
		(_port(_int SGN -1 0 34(_ent(_in))))
		(_port(_int RED -1 0 35(_ent(_out))))
		(_port(_int GREEN -1 0 36(_ent(_out))))
		(_port(_int MODE_1 -1 0 37(_ent(_in))))
		(_port(_int MODE_2 -1 0 38(_ent(_in))))
		(_port(_int MODE_3 -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 84(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 91(_array -1((_dto i 2 i 0)))))
		(_sig(_int NET3177 -1 0 131(_arch(_uni))))
		(_sig(_int NET3226 -1 0 132(_arch(_uni))))
		(_sig(_int NET3284 -1 0 133(_arch(_uni))))
		(_sig(_int NET3292 -1 0 134(_arch(_uni))))
		(_sig(_int NET3300 -1 0 135(_arch(_uni))))
		(_sig(_int NET3445 -1 0 136(_arch(_uni))))
		(_sig(_int NET3792 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 138(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3311 11 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 139(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3327 12 0 139(_arch(_uni))))
		(_sig(_int BUS3362 12 0 140(_arch(_uni))))
		(_sig(_int BUS3381 12 0 141(_arch(_uni))))
		(_sig(_int BUS3406 12 0 142(_arch(_uni))))
		(_prcs
			(line__255(_arch 0 0 255(_assignment(_alias((NET3792)(CE)))(_simpleassign BUF)(_trgt(17))(_sens(2)))))
			(line__256(_arch 1 0 256(_assignment(_alias((NET3177)(CLK)))(_simpleassign BUF)(_trgt(11))(_sens(0)))))
			(line__257(_arch 2 0 257(_assignment(_alias((NET3445)(CLR)))(_simpleassign BUF)(_trgt(16))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 3 -1)
)
V 000050 55 885           1644514891585 Counter_2
(_unit VHDL(counter_2 0 5(counter_2 0 15))
	(_version ve4)
	(_time 1644514891586 2022.02.10 18:41:31)
	(_source(\../src/Counter_2.vhd\))
	(_parameters dbg tan)
	(_code 424744401614135415445618164540471441404441)
	(_coverage d)
	(_ent
		(_time 1643122840273)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RESET -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int Q 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_var(_int Qint 1 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Counter_2 1 -1)
)
V 000048 55 1135          1644514891601 Display
(_unit VHDL(display 0 4(display 0 16))
	(_version ve4)
	(_time 1644514891602 2022.02.10 18:41:31)
	(_source(\../src/Display.vhd\))
	(_parameters dbg tan)
	(_code 51545052590706465356120b015658575557585652)
	(_coverage d)
	(_ent
		(_time 1643122840288)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int CLK_IN 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 1 0 7(_ent(_in))))
		(_port(_int IN_2 1 0 8(_ent(_in))))
		(_port(_int IN_3 1 0 9(_ent(_in))))
		(_port(_int OUTPUT 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)(2)(3)))))
			(line__33(_arch 1 0 33(_assignment(_alias((OUTPUT)(Q)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(197379)
	)
	(_model . Display 2 -1)
)
V 000047 55 871           1644514891613 Annode
(_unit VHDL(annode 0 4(annode 0 13))
	(_version ve4)
	(_time 1644514891614 2022.02.10 18:41:31)
	(_source(\../src/Annode.vhd\))
	(_parameters dbg tan)
	(_code 61646561353660773662753b356760673467346737)
	(_coverage d)
	(_ent
		(_time 1643123293021)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int DataIn 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Output 1 0 7(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529026 50529027)
		(50528771 50529027)
		(50463491 50529027)
		(50529027 50529027)
	)
	(_model . Annode 1 -1)
)
V 000055 55 1099          1644514891628 Prescaler_DISP
(_unit VHDL(prescaler_disp 0 5(prescaler_disp 0 15))
	(_version ve4)
	(_time 1644514891629 2022.02.10 18:41:31)
	(_source(\../src/Prescaler_DISP.vhd\))
	(_parameters dbg tan)
	(_code 70747570722721677175632a207623767577727526)
	(_coverage d)
	(_ent
		(_time 1642887718233)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int POUT -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 18(_array -1((_dto i 17 i 0)))))
		(_sig(_int DIVIDER 0 0 18(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 19(_arch((i 200000)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Prescaler_DISP 2 -1)
)
V 000050 55 1074          1644514891649 Decoder_1
(_unit VHDL(decoder_1 0 28(decoder_1 0 38))
	(_version ve4)
	(_time 1644514891650 2022.02.10 18:41:31)
	(_source(\../src/Decoder_1.vhd\))
	(_parameters dbg tan)
	(_code 8085818e85d7d796d58494dad4878285d683818684)
	(_coverage d)
	(_ent
		(_time 1643125345954)
	)
	(_object
		(_port(_int SGN -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int DataIn 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int Output 1 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686019 131586)
		(33686019 131843)
		(50528770 197378)
		(33686274 197122)
		(50529027 131586)
		(50463234 197122)
		(33751810 131843)
	)
	(_model . Decoder_1 1 -1)
)
V 000048 55 848           1644514891668 Compare
(_unit VHDL(compare 0 28(compare 0 41))
	(_version ve4)
	(_time 1644514891669 2022.02.10 18:41:31)
	(_source(\../src/Compare.vhd\))
	(_parameters dbg tan)
	(_code 9f9a99909fc89f889d9b8ec4cc999a999c99c999cb)
	(_coverage d)
	(_ent
		(_time 1644421121965)
	)
	(_object
		(_port(_int CE -1 0 30(_ent(_in))))
		(_port(_int Q_RED -1 0 31(_ent(_out))))
		(_port(_int Q_GREEN -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int IN_1 0 0 33(_ent(_in))))
		(_port(_int IN_2 0 0 34(_ent(_in))))
		(_port(_int IN_3 0 0 35(_ent(_in))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Compare 1 -1)
)
V 000050 55 1222          1644514891685 Counter_3
(_unit VHDL(counter_3 0 29(counter_3 0 42))
	(_version ve4)
	(_time 1644514891686 2022.02.10 18:41:31)
	(_source(\../src/Counter_3.vhd\))
	(_parameters dbg tan)
	(_code 9f9a99909fc9ce89c99c8bc5cb989d9ac99c9c999c)
	(_coverage d)
	(_ent
		(_time 1644511875579)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in)(_event))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int Q1 -1 0 34(_ent(_out))))
		(_port(_int Q2 -1 0 35(_ent(_out))))
		(_port(_int Q3 -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 46(_array -1((_dto i 28 i 0)))))
		(_var(_int Qint 0 0 46(_prcs 0)))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Counter_3 1 -1)
)
V 000056 55 2654          1644514891701 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1644514891702 2022.02.10 18:41:31)
	(_source(\../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code bfbbbeebbfe9ebaae1bfabe5ecb8bbb9e9b8bfbae9)
	(_coverage d)
	(_ent
		(_time 1642878187018)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int SGN -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int MODE_1 -1 0 18(_ent (_in))))
				(_port(_int MODE_2 -1 0 19(_ent (_in))))
				(_port(_int MODE_3 -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 21(_ent (_out))))
				(_port(_int RED -1 0 22(_ent (_out))))
				(_port(_int GREEN -1 0 23(_ent (_out))))
				(_port(_int AN 1 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((SGN)(SGN))
			((CE)(CE))
			((MODE_1)(MODE_1))
			((MODE_2)(MODE_2))
			((MODE_3)(MODE_3))
			((Q)(Q))
			((RED)(RED))
			((GREEN)(GREEN))
			((AN)(AN))
		)
		(_use(_ent . Top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CE)(CE))
				((Q)(Q))
				((AN)(AN))
				((SGN)(SGN))
				((RED)(RED))
				((GREEN)(GREEN))
				((MODE_1)(MODE_1))
				((MODE_2)(MODE_2))
				((MODE_3)(MODE_3))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 31(_arch(_uni))))
		(_sig(_int SGN -1 0 32(_arch(_uni))))
		(_sig(_int MODE_1 -1 0 33(_arch(_uni))))
		(_sig(_int MODE_2 -1 0 34(_arch(_uni))))
		(_sig(_int MODE_3 -1 0 35(_arch(_uni))))
		(_sig(_int RED -1 0 37(_arch(_uni))))
		(_sig(_int GREEN -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int Q 2 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AN 3 0 40(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(CLOCK_CLK(_arch 0 0 64(_prcs(_wait_for)(_trgt(1))(_read(11)))))
			(STIM_CLR(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
			(STIM_CE(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
			(STIM_MODES(_arch 3 0 116(_prcs(_wait_for)(_trgt(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000036 55 629 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 138 (top_tb))
	(_version ve4)
	(_time 1644514891705 2022.02.10 18:41:31)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters dbg tan)
	(_code bfbbbeebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CE)(CE))
					((Q)(Q))
					((AN)(AN))
					((SGN)(SGN))
					((RED)(RED))
					((GREEN)(GREEN))
					((MODE_1)(MODE_1))
					((MODE_2)(MODE_2))
					((MODE_3)(MODE_3))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
