Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: cpu_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cpu_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\MEN.v" into library work
Parsing verilog file "cpu.v" included at line 21.
Parsing module <MEN>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\IF.v" into library work
Parsing verilog file "cpu.v" included at line 21.
Parsing module <IF>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\EX.v" into library work
Parsing verilog file "cpu.v" included at line 21.
Parsing module <EX>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\smooth.v" into library work
Parsing module <smooth>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\segment.v" into library work
Parsing module <segment>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\pipeline_cpu.v" into library work
Parsing verilog file "cpu.v" included at line 21.
Parsing module <pipeline_cpu>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\instruct_memory.v" into library work
Parsing verilog file "cpu.v" included at line 21.
Parsing module <instruct_memory>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\data_memory.v" into library work
Parsing module <data_memory>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\clk.v" into library work
Parsing module <clk>.
Analyzing Verilog file "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" into library work
Parsing module <cpu_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_top>.

Elaborating module <clk>.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\clk.v" Line 39: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:189 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" Line 63: Size mismatch in connection of port <num>. Formal port size is 21-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" Line 69: Size mismatch in connection of port <num>. Formal port size is 21-bit while actual signal size is 32-bit.

Elaborating module <smooth>.
WARNING:HDLCompiler:1127 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" Line 78: Assignment to button_out ignored, since the identifier is never used

Elaborating module <instruct_memory>.

Elaborating module <data_memory>.

Elaborating module <pipeline_cpu>.

Elaborating module <IF>.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\IF.v" Line 50: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <EX>.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\pipeline_cpu.v" Line 248: Result of 16-bit expression is truncated to fit in 8-bit target.

Elaborating module <MEN>.
WARNING:HDLCompiler:1127 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" Line 103: Assignment to _anw ignored, since the identifier is never used

Elaborating module <segment>.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\segment.v" Line 47: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\segment.v" Line 53: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\segment.v" Line 59: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "D:\14-15autumn\digital system design\yxq_cpu\segment.v" Line 65: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:Xst:2972 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" line 66. All outputs of instance <my_clk_2> of block <clk> are unconnected in block <cpu_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" line 74. All outputs of instance <s> of block <smooth> are unconnected in block <cpu_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_top>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v".
INFO:Xst:3210 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" line 74: Output port <out> of the instance <s> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\14-15autumn\digital system design\yxq_cpu\cpu_top.v" line 92: Output port <_anw> of the instance <CPU> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_top> synthesized.

Synthesizing Unit <clk>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\clk.v".
    Found 21-bit register for signal <count>.
    Found 1-bit register for signal <clock>.
    Found 21-bit adder for signal <count[20]_GND_2_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk> synthesized.

Synthesizing Unit <instruct_memory>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\instruct_memory.v".
    Found 256x16-bit single-port RAM <Mram_i_mem> for signal <i_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred  28 Multiplexer(s).
Unit <instruct_memory> synthesized.

Synthesizing Unit <data_memory>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\data_memory.v".
    Found 256x16-bit single-port RAM <Mram_d_mem> for signal <d_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <data_memory> synthesized.

Synthesizing Unit <pipeline_cpu>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\pipeline_cpu.v".
    Found 16-bit register for signal <ex_ir>.
    Found 16-bit register for signal <reg_B>.
    Found 16-bit register for signal <reg_A>.
    Found 128-bit register for signal <n0189[127:0]>.
    Found 1-bit register for signal <state>.
    Found 16-bit register for signal <smdr>.
    Found 17-bit subtractor for signal <n0272> created at line 232.
    Found 17-bit adder for signal <n0269> created at line 229.
    Found 17-bit adder for signal <BUS_0003_GND_6_o_add_78_OUT> created at line 231.
    Found 17-bit adder for signal <GND_6_o_GND_6_o_add_80_OUT> created at line 232.
    Found 16-bit shifter logical left for signal <reg_A[15]_reg_B[15]_shift_left_85_OUT> created at line 238
    Found 16-bit shifter logical right for signal <reg_A[15]_reg_B[15]_shift_right_89_OUT> created at line 241
    Found 32x1-bit Read Only RAM for signal <ex_ir[15]_PWR_10_o_Mux_93_o>
    Found 16-bit 4-to-1 multiplexer for signal <_anw> created at line 63.
    Found 16-bit 13-to-1 multiplexer for signal <anw> created at line 74.
    Found 16-bit 8-to-1 multiplexer for signal <id_ir[10]_gr[7][15]_wide_mux_19_OUT> created at line 153.
    Found 16-bit 8-to-1 multiplexer for signal <id_ir[6]_gr[7][15]_wide_mux_28_OUT> created at line 166.
    Found 16-bit 8-to-1 multiplexer for signal <id_ir[2]_gr[7][15]_wide_mux_57_OUT> created at line 204.
    Found 16-bit 8-to-1 multiplexer for signal <wb_ir[10]_gr[7][15]_wide_mux_137_OUT> created at line 289.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluo<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cf>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator equal for signal <id_ir[6]_ex_ir[10]_equal_26_o> created at line 160
    Found 3-bit comparator equal for signal <id_ir[2]_ex_ir[10]_equal_55_o> created at line 198
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 193 D-type flip-flop(s).
	inferred  17 Latch(s).
	inferred   2 Comparator(s).
	inferred 359 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <pipeline_cpu> synthesized.

Synthesizing Unit <IF>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\IF.v".
WARNING:Xst:647 - Input <mem_ir<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_C<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pc>.
    Found 16-bit register for signal <id_ir>.
    Found 8-bit register for signal <i_addr>.
    Found 8-bit adder for signal <pc[7]_GND_7_o_add_15_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IF> synthesized.

Synthesizing Unit <EX>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\EX.v".
    Found 16-bit register for signal <reg_C>.
    Found 16-bit register for signal <smdr1>.
    Found 16-bit register for signal <mem_ir>.
    Found 1-bit register for signal <nf>.
    Found 1-bit register for signal <zf>.
    Found 1-bit register for signal <dw>.
    Summary:
	inferred  51 D-type flip-flop(s).
Unit <EX> synthesized.

Synthesizing Unit <MEN>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\MEN.v".
    Found 16-bit register for signal <reg_C1>.
    Found 16-bit register for signal <wb_ir>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MEN> synthesized.

Synthesizing Unit <segment>.
    Related source file is "D:\14-15autumn\digital system design\yxq_cpu\segment.v".
    Found 4-bit register for signal <anw>.
    Found 4-bit register for signal <en>.
    Found 14-bit register for signal <_count>.
    Found 14-bit adder for signal <count[13]_GND_29_o_add_7_OUT> created at line 65.
    Found 16x7-bit Read Only RAM for signal <num>
    Found 14-bit comparator greater for signal <n0000> created at line 43
    Found 14-bit comparator greater for signal <n0002> created at line 49
    Found 14-bit comparator greater for signal <n0004> created at line 55
    Found 14-bit comparator greater for signal <n0006> created at line 61
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 1
 256x16-bit single-port RAM                            : 2
 32x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 7
 14-bit adder                                          : 1
 17-bit adder                                          : 3
 17-bit subtractor                                     : 1
 21-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 22
 1-bit register                                        : 5
 128-bit register                                      : 1
 14-bit register                                       : 1
 16-bit register                                       : 10
 21-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 17
 1-bit latch                                           : 17
# Comparators                                          : 6
 14-bit comparator greater                             : 4
 3-bit comparator equal                                : 2
# Multiplexers                                         : 400
 1-bit 2-to-1 multiplexer                              : 325
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 4
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 57
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 4
 21-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <wb_ir_0> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_1> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_2> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_3> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_4> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_5> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_6> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <wb_ir_7> of sequential type is unconnected in block <men>.
WARNING:Xst:2677 - Node <mem_ir_0> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_1> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_2> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_3> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_4> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_5> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_6> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <mem_ir_7> of sequential type is unconnected in block <ex>.
WARNING:Xst:2677 - Node <ex_ir_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_3> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <ex_ir_7> of sequential type is unconnected in block <CPU>.

Synthesizing (advanced) Unit <IF>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
Unit <IF> synthesized (advanced).

Synthesizing (advanced) Unit <clk>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_top>.
INFO:Xst:3217 - HDL ADVISOR - Register <CPU/If/id_ir> currently described with an asynchronous reset, could be combined with distributed RAM <INT/Mram_i_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i_addr>        |          |
    |     diA            | connected to signal <INT/_n0179>    |          |
    |     doA            | connected to signal <i_datain>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CPU/ex_ir<15:11>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_top> synthesized (advanced).

Synthesizing (advanced) Unit <data_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <mem_clk>       | rise     |
    |     weA            | connected to signal <d_we>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <_n0010>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <data_memory> synthesized (advanced).

Synthesizing (advanced) Unit <segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_num> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <anw>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <num>           |          |
    -----------------------------------------------------------------------
Unit <segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port distributed RAM                : 2
 32x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 14-bit adder                                          : 1
 17-bit adder                                          : 3
 17-bit subtractor                                     : 1
# Counters                                             : 2
 21-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 323
 Flip-Flops                                            : 323
# Comparators                                          : 6
 14-bit comparator greater                             : 4
 3-bit comparator equal                                : 2
# Multiplexers                                         : 396
 1-bit 2-to-1 multiplexer                              : 324
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 4
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 57
 16-bit 8-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu_top> ...

Optimizing unit <MEN> ...

Optimizing unit <EX> ...

Optimizing unit <segment> ...
WARNING:Xst:2677 - Node <CPU/ex_ir_0> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_1> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_2> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_3> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_4> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_5> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_6> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex_ir_7> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_7> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_6> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_5> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_4> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_3> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_2> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_1> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/men/wb_ir_0> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_7> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_6> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_5> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_4> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_3> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_2> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_1> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <CPU/ex/mem_ir_0> of sequential type is unconnected in block <cpu_top>.
INFO:Xst:2399 - RAMs <INT/Mram_i_mem3>, <INT/Mram_i_mem16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <INT/Mram_i_mem4>, <INT/Mram_i_mem6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <INT/Mram_i_mem7>, <INT/Mram_i_mem11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <INT/Mram_i_mem7>, <INT/Mram_i_mem14> are equivalent, second RAM is removed
INFO:Xst:2261 - The FF/Latch <CPU/ex_ir_10> in Unit <cpu_top> is equivalent to the following FF/Latch, which will be removed : <CPU/ex_ir_13> 
INFO:Xst:2261 - The FF/Latch <CPU/ex/mem_ir_13> in Unit <cpu_top> is equivalent to the following FF/Latch, which will be removed : <CPU/ex/mem_ir_10> 
INFO:Xst:2261 - The FF/Latch <CPU/men/wb_ir_13> in Unit <cpu_top> is equivalent to the following FF/Latch, which will be removed : <CPU/men/wb_ir_10> 
INFO:Xst:2261 - The FF/Latch <CPU/If/id_ir_2> in Unit <cpu_top> is equivalent to the following FF/Latch, which will be removed : <CPU/If/id_ir_15> 
INFO:Xst:2261 - The FF/Latch <CPU/If/id_ir_3> in Unit <cpu_top> is equivalent to the following FF/Latch, which will be removed : <CPU/If/id_ir_5> 
INFO:Xst:2261 - The FF/Latch <CPU/If/id_ir_6> in Unit <cpu_top> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU/If/id_ir_10> <CPU/If/id_ir_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_top, actual ratio is 12.
FlipFlop CPU/ex_ir_10 has been replicated 1 time(s)
FlipFlop CPU/ex_ir_11 has been replicated 1 time(s)
FlipFlop CPU/ex_ir_12 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 324
 Flip-Flops                                            : 324

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1134
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 65
#      LUT2                        : 78
#      LUT3                        : 66
#      LUT4                        : 34
#      LUT5                        : 235
#      LUT6                        : 358
#      MUXCY                       : 104
#      MUXF7                       : 79
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 341
#      FDC                         : 36
#      FDCE                        : 264
#      FDE                         : 24
#      LD                          : 17
# RAMS                             : 28
#      RAM256X1S                   : 28
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 26
#      IBUF                        : 7
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             341  out of  18224     1%  
 Number of Slice LUTs:                  951  out of   9112    10%  
    Number used as Logic:               839  out of   9112     9%  
    Number used as Memory:              112  out of   2176     5%  
       Number used as RAM:              112

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1004
   Number with an unused Flip Flop:     663  out of   1004    66%  
   Number with an unused LUT:            53  out of   1004     5%  
   Number of fully used LUT-FF pairs:   288  out of   1004    28%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  28  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)  | Load  |
------------------------------------------------------------------------------+------------------------+-------+
button                                                                        | BUFGP                  | 280   |
CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o(CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o11:O)| NONE(*)(CPU/cf)        | 17    |
clk                                                                           | BUFGP                  | 44    |
my_clk/clock                                                                  | NONE(DAT/Mram_d_mem3)  | 28    |
------------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.144ns (Maximum Frequency: 194.394MHz)
   Minimum input arrival time before clock: 6.080ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'button'
  Clock period: 4.742ns (frequency: 210.894MHz)
  Total number of paths / destination ports: 5920 / 529
-------------------------------------------------------------------------
Delay:               4.742ns (Levels of Logic = 3)
  Source:            CPU/ex_ir_15 (FF)
  Destination:       CPU/reg_A_0 (FF)
  Source Clock:      button rising
  Destination Clock: button rising

  Data Path: CPU/ex_ir_15 to CPU/reg_A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            56   0.447   1.692  CPU/ex_ir_15 (CPU/ex_ir_15)
     LUT5:I3->O           11   0.203   0.883  CPU/ex_ir[15]_ex_ir[15]_OR_157_o1 (CPU/ex_ir[15]_ex_ir[15]_OR_157_o)
     LUT6:I5->O           16   0.205   1.005  CPU/ex_ir[15]_id_ir[6]_AND_8_o (CPU/ex_ir[15]_id_ir[6]_AND_8_o)
     LUT6:I5->O            1   0.205   0.000  CPU/Mmux_id_ir[6]_id_ir[10]_mux_30_OUT161 (CPU/id_ir[6]_id_ir[10]_mux_30_OUT<9>)
     FDCE:D                    0.102          CPU/reg_A_9
    ----------------------------------------
    Total                      4.742ns (1.162ns logic, 3.580ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o'
  Clock period: 4.071ns (frequency: 245.643MHz)
  Total number of paths / destination ports: 34 / 17
-------------------------------------------------------------------------
Delay:               4.071ns (Levels of Logic = 20)
  Source:            CPU/cf (LATCH)
  Destination:       CPU/cf (LATCH)
  Source Clock:      CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o falling
  Destination Clock: CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o falling

  Data Path: CPU/cf to CPU/cf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  CPU/cf (CPU/cf)
     LUT2:I1->O            1   0.205   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_lut<0> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<0> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<1> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<2> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<3> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<4> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<5> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<6> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<7> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<8> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<9> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<10> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<11> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<12> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<13> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<14> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<15> (CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_cy<15>)
     XORCY:CI->O           1   0.180   0.827  CPU/Madd_BUS_0003_GND_6_o_add_78_OUT_xor<16> (CPU/BUS_0003_GND_6_o_add_78_OUT<16>)
     LUT6:I2->O            1   0.203   0.808  CPU/Mmux_ex_ir[15]_BUS_0002_Mux_92_o13 (CPU/Mmux_ex_ir[15]_BUS_0002_Mux_92_o12)
     LUT6:I3->O            1   0.205   0.000  CPU/Mmux_ex_ir[15]_BUS_0002_Mux_92_o14 (CPU/ex_ir[15]_BUS_0002_Mux_92_o)
     LD:D                      0.037          CPU/cf
    ----------------------------------------
    Total                      4.071ns (1.785ns logic, 2.286ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.144ns (frequency: 194.394MHz)
  Total number of paths / destination ports: 2049 / 53
-------------------------------------------------------------------------
Delay:               5.144ns (Levels of Logic = 5)
  Source:            SEG/_count_5 (FF)
  Destination:       SEG/anw_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SEG/_count_5 to SEG/anw_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  SEG/_count_5 (SEG/_count_5)
     LUT6:I1->O            1   0.203   0.580  SEG/n0004231_SW2_G (N123)
     LUT3:I2->O            1   0.205   0.580  SEG/n0004231_SW21 (N46)
     LUT6:I5->O            5   0.205   0.715  SEG/Mmux_en[3]_GND_29_o_mux_18_OUT11 (SEG/en[3]_GND_29_o_mux_18_OUT<0>)
     LUT6:I5->O            1   0.205   0.580  SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT18 (SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT17)
     LUT5:I4->O            1   0.205   0.000  SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT111 (SEG/anw[3]_anw_3[3]_mux_17_OUT<0>)
     FDCE:D                    0.102          SEG/anw_0
    ----------------------------------------
    Total                      5.144ns (1.572ns logic, 3.572ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'button'
  Total number of paths / destination ports: 282 / 281
-------------------------------------------------------------------------
Offset:              5.070ns (Levels of Logic = 2)
  Source:            reset_cpu (PAD)
  Destination:       CPU/smdr_0 (FF)
  Destination Clock: button rising

  Data Path: reset_cpu to CPU/smdr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.222   2.319  reset_cpu_IBUF (reset_cpu_IBUF)
     LUT4:I0->O           16   0.203   1.004  CPU/_n0325_inv1 (CPU/_n0325_inv)
     FDE:CE                    0.322          CPU/smdr_0
    ----------------------------------------
    Total                      5.070ns (1.747ns logic, 3.323ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 188 / 48
-------------------------------------------------------------------------
Offset:              6.080ns (Levels of Logic = 6)
  Source:            select<1> (PAD)
  Destination:       SEG/anw_3 (FF)
  Destination Clock: clk rising

  Data Path: select<1> to SEG/anw_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.864  select_1_IBUF (select_1_IBUF)
     LUT5:I0->O            1   0.203   0.684  CPU/Mmux_anw_73 (CPU/Mmux_anw_73)
     LUT3:I1->O            1   0.203   0.000  SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT17_F (N128)
     MUXF7:I0->O           1   0.131   0.684  SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT17 (SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT16)
     LUT6:I4->O            1   0.203   0.580  SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT18 (SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT17)
     LUT5:I4->O            1   0.205   0.000  SEG/Mmux_anw[3]_anw_3[3]_mux_17_OUT111 (SEG/anw[3]_anw_3[3]_mux_17_OUT<0>)
     FDCE:D                    0.102          SEG/anw_0
    ----------------------------------------
    Total                      6.080ns (2.269ns logic, 3.811ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            SEG/anw_0 (FF)
  Destination:       num<6> (PAD)
  Source Clock:      clk rising

  Data Path: SEG/anw_0 to num<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.021  SEG/anw_0 (SEG/anw_0)
     LUT4:I0->O            1   0.203   0.579  SEG/Mram_num41 (num_4_OBUF)
     OBUF:I->O                 2.571          num_4_OBUF (num<4>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'button'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            CPU/If/pc_7 (FF)
  Destination:       pc_out<7> (PAD)
  Source Clock:      button rising

  Data Path: CPU/If/pc_7 to pc_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  CPU/If/pc_7 (CPU/If/pc_7)
     OBUF:I->O                 2.571          pc_out_7_OBUF (pc_out<7>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o|         |         |    4.071|         |
button                              |         |         |    8.943|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock button
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CPU/Mram_ex_ir[15]_PWR_10_o_Mux_93_o|         |    4.104|         |         |
button                              |    4.742|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
button         |    4.759|         |         |         |
clk            |    5.144|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_clk/clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
button         |    4.251|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.59 secs
 
--> 

Total memory usage is 240632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :   17 (   0 filtered)

