CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way16(in=in, sel=address[9..11], a=ram0, b=ram1, c=ram2, d=ram3, e=ram4, f=ram5, g=ram6, h=ram7);
    DMux8Way(in=load, sel=address[9..11], a=load0, b=load1, c=load2, d=load3, e=load4, f=load5, g=load6, h=load7);
    RAM512(in=ram0, load=load0, address=address[0..8], out=outram0);
    RAM512(in=ram1, load=load1, address=address[0..8], out=outram1);
    RAM512(in=ram2, load=load2, address=address[0..8], out=outram2);
    RAM512(in=ram3, load=load3, address=address[0..8], out=outram3);
    RAM512(in=ram4, load=load4, address=address[0..8], out=outram4);
    RAM512(in=ram5, load=load5, address=address[0..8], out=outram5);
    RAM512(in=ram6, load=load6, address=address[0..8], out=outram6);
    RAM512(in=ram7, load=load7, address=address[0..8], out=outram7);
    Mux8Way16(a=outram0, b=outram1, c=outram2, d=outram3, e=outram4, f=outram5, g=outram6, h=outram7, sel=address[9..11], out=out);
}
