<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p674" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_674{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_674{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_674{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_674{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_674{left:80px;bottom:874px;letter-spacing:0.18px;}
#t6_674{left:145px;bottom:874px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t7_674{left:145px;bottom:847px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t8_674{left:237px;bottom:847px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t9_674{left:145px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#ta_674{left:145px;bottom:814px;letter-spacing:-0.11px;}
#tb_674{left:145px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tc_674{left:145px;bottom:780px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#td_674{left:145px;bottom:763px;letter-spacing:-0.13px;word-spacing:0.03px;}
#te_674{left:145px;bottom:734px;}
#tf_674{left:182px;bottom:734px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tg_674{left:382px;bottom:734px;letter-spacing:-0.16px;word-spacing:0.02px;}
#th_674{left:145px;bottom:705px;}
#ti_674{left:182px;bottom:705px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#tj_674{left:532px;bottom:705px;letter-spacing:-0.14px;word-spacing:-0.28px;}
#tk_674{left:182px;bottom:688px;letter-spacing:-0.2px;word-spacing:0.05px;}
#tl_674{left:145px;bottom:659px;}
#tm_674{left:182px;bottom:659px;letter-spacing:-0.11px;}
#tn_674{left:347px;bottom:659px;letter-spacing:-0.18px;word-spacing:0.09px;}
#to_674{left:517px;bottom:659px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tp_674{left:145px;bottom:632px;letter-spacing:-0.12px;}
#tq_674{left:145px;bottom:615px;letter-spacing:-0.13px;}
#tr_674{left:145px;bottom:598px;letter-spacing:-0.1px;}
#ts_674{left:519px;bottom:600px;}
#tt_674{left:621px;bottom:600px;letter-spacing:-0.06px;}
#tu_674{left:667px;bottom:598px;}
#tv_674{left:145px;bottom:571px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tw_674{left:145px;bottom:554px;letter-spacing:-0.12px;}
#tx_674{left:145px;bottom:537px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ty_674{left:80px;bottom:494px;letter-spacing:0.14px;}
#tz_674{left:145px;bottom:494px;letter-spacing:0.15px;word-spacing:-0.05px;}
#t10_674{left:145px;bottom:467px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t11_674{left:145px;bottom:438px;}
#t12_674{left:182px;bottom:438px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_674{left:182px;bottom:421px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_674{left:182px;bottom:404px;letter-spacing:-0.1px;}
#t15_674{left:145px;bottom:375px;}
#t16_674{left:182px;bottom:375px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t17_674{left:145px;bottom:348px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t18_674{left:145px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_674{left:145px;bottom:303px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_674{left:441px;bottom:303px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1b_674{left:667px;bottom:303px;letter-spacing:-0.09px;}
#t1c_674{left:145px;bottom:287px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1d_674{left:80px;bottom:244px;letter-spacing:0.15px;}
#t1e_674{left:145px;bottom:244px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_674{left:193px;bottom:210px;letter-spacing:0.13px;}
#t1g_674{left:145px;bottom:190px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1h_674{left:145px;bottom:173px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t1i_674{left:145px;bottom:157px;letter-spacing:-0.11px;}
#t1j_674{left:145px;bottom:140px;letter-spacing:-0.11px;word-spacing:-0.98px;}

.s1_674{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_674{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_674{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_674{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_674{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_674{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_674{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_674{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts674" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg674Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg674" style="-webkit-user-select: none;"><object width="825" height="990" data="674/674.svg" type="image/svg+xml" id="pdf674" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_674" class="t s1_674">Memory Order Model </span>
<span id="t2_674" class="t s2_674">B2-18 </span><span id="t3_674" class="t s1_674">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_674" class="t s2_674">ARM DDI 0100I </span>
<span id="t5_674" class="t s3_674">B2.6 </span><span id="t6_674" class="t s3_674">Memory barriers </span>
<span id="t7_674" class="t s4_674">Memory barrier </span><span id="t8_674" class="t s5_674">is the general term applied to an instruction, or sequence of instructions, used to force </span>
<span id="t9_674" class="t s5_674">synchronization events by a processor with respect to retiring load/store instructions in a processor core. A </span>
<span id="ta_674" class="t s5_674">memory barrier is used to guarantee completion of preceding load/store instructions to the programmers </span>
<span id="tb_674" class="t s5_674">model, flushing of any prefetched instructions prior to the event, or both. ARMv6 mandates three explicit </span>
<span id="tc_674" class="t s5_674">barrier instructions in the System Control Coprocessor to support the memory order model described in this </span>
<span id="td_674" class="t s5_674">chapter, and requires these instructions to be available in both privileged and user modes: </span>
<span id="te_674" class="t s5_674">• </span><span id="tf_674" class="t s5_674">DataMemoryBarrier as described in </span><span id="tg_674" class="t s4_674">DataMemoryBarrier (DMB) CP15 register 7 </span>
<span id="th_674" class="t s5_674">• </span><span id="ti_674" class="t s5_674">DataSynchronizationBarrier (DataWriteBarrier) as described in </span><span id="tj_674" class="t s4_674">DataSynchronizationBarrier (DSB) </span>
<span id="tk_674" class="t s4_674">CP15 register 7 </span>
<span id="tl_674" class="t s5_674">• </span><span id="tm_674" class="t s5_674">PrefetchFlush as described in </span><span id="tn_674" class="t s4_674">PrefetchFlush CP15 register 7 </span><span id="to_674" class="t s5_674">on page B2-19. </span>
<span id="tp_674" class="t s5_674">These instructions may be sufficient on their own, or may need to be used in conjunction with cache and </span>
<span id="tq_674" class="t s5_674">memory management maintenance operations; operations which are only available in privileged modes. </span>
<span id="tr_674" class="t s5_674">Support of memory barriers in earlier versions of the architecture is </span><span id="ts_674" class="t s6_674">IMPLEMENTATION </span><span id="tt_674" class="t s6_674">DEFINED</span><span id="tu_674" class="t s5_674">. </span>
<span id="tv_674" class="t s5_674">Explicit memory barriers affect reads and writes to the memory system generated by load and store </span>
<span id="tw_674" class="t s5_674">instructions being executed in the CPU. Reads and writes generated by L1 DMA transactions, and </span>
<span id="tx_674" class="t s5_674">instruction fetches or accesses caused by a hardware page table access, are not explicit accesses. </span>
<span id="ty_674" class="t s7_674">B2.6.1 </span><span id="tz_674" class="t s7_674">DataMemoryBarrier (DMB) CP15 register 7 </span>
<span id="t10_674" class="t s5_674">DMB acts as a data memory barrier, exhibiting the following behavior: </span>
<span id="t11_674" class="t s5_674">• </span><span id="t12_674" class="t s5_674">All explicit memory accesses by instructions occurring in program order before this instruction are </span>
<span id="t13_674" class="t s5_674">globally observed before any explicit memory accesses due to instructions occurring in program </span>
<span id="t14_674" class="t s5_674">order after this instruction are observed. </span>
<span id="t15_674" class="t s5_674">• </span><span id="t16_674" class="t s5_674">DataMemoryBarrier has no effect on the ordering of other instructions executing on the processor. </span>
<span id="t17_674" class="t s5_674">As such, DMB ensures the apparent order of the explicit memory operations before and after the instruction, </span>
<span id="t18_674" class="t s5_674">without ensuring their completion. </span>
<span id="t19_674" class="t s5_674">The encoding for DataMemoryBarrier is described in </span><span id="t1a_674" class="t s4_674">Register 7: cache management functions </span><span id="t1b_674" class="t s5_674">on </span>
<span id="t1c_674" class="t s5_674">page B6-19. </span>
<span id="t1d_674" class="t s7_674">B2.6.2 </span><span id="t1e_674" class="t s7_674">DataSynchronizationBarrier (DSB) CP15 register 7 </span>
<span id="t1f_674" class="t s8_674">Note </span>
<span id="t1g_674" class="t s5_674">This operation has historically been referred to as DrainWriteBuffer or DataWriteBarrier (DWB). From </span>
<span id="t1h_674" class="t s5_674">ARMv6, these names (and the use of DWB) are deprecated in favor of the new DataSynchronizationBarrier </span>
<span id="t1i_674" class="t s5_674">name and DSB. DSB better reflects the functionality provided in ARMv6; it is architecturally defined to </span>
<span id="t1j_674" class="t s5_674">include all cache, TLB and branch prediction maintenance operations as well as explicit memory operations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
