// Seed: 3737490705
module module_0;
  supply1 id_2, id_3;
  wire id_4;
  assign id_2 = 1 | 1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri id_9,
    output tri id_10
    , id_42,
    output wor id_11,
    input tri0 id_12
    , id_43,
    output tri id_13,
    input uwire id_14,
    input tri1 id_15,
    input tri1 id_16,
    output uwire id_17,
    input tri0 id_18,
    output tri id_19
    , id_44,
    input tri id_20,
    input supply0 id_21,
    input wor id_22,
    input tri0 id_23,
    input supply1 id_24,
    input supply0 id_25,
    input wire id_26,
    input wire id_27,
    output uwire id_28,
    input supply0 id_29,
    output wand id_30,
    input tri0 id_31,
    output wor id_32,
    input wire id_33,
    input supply0 id_34,
    output tri1 id_35,
    input uwire id_36,
    inout tri1 id_37,
    output wire id_38,
    output wire id_39,
    input wor id_40
);
  wire id_45, id_46, id_47;
  module_0();
  assign id_11 = id_25;
  assign id_11#(
      .id_26(1),
      .id_37(1'h0 ? id_44 : -id_14),
      .id_42(1)
  ) = id_36;
  wire id_48;
endmodule
