* #variable= 160 #constraint= 578
* variable iv0_series0 0 .. 7 bits encoding
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 >= 0 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 >= -7 ;
* variable iv1_series1 0 .. 7 bits encoding
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 >= 0 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 >= -7 ;
* variable iv2_series2 0 .. 7 bits encoding
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 >= 0 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 >= -7 ;
* variable iv3_series3 0 .. 7 bits encoding
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 >= 0 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 >= -7 ;
* variable iv4_series4 0 .. 7 bits encoding
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 >= 0 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 >= -7 ;
* variable iv5_series5 0 .. 7 bits encoding
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 >= 0 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 >= -7 ;
* variable iv6_series6 0 .. 7 bits encoding
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 >= 0 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 >= -7 ;
* variable iv7_series7 0 .. 7 bits encoding
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 >= 0 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 >= -7 ;
* variable iv8_iv8 0 .. 1 direct encoding
1 iv8_iv8_t >= 0 ;
* variable iv9_iv9 0 .. 1 direct encoding
1 iv9_iv9_t >= 0 ;
* variable iv10_iv10 0 .. 1 direct encoding
1 iv10_iv10_t >= 0 ;
* variable iv11_iv11 0 .. 1 direct encoding
1 iv11_iv11_t >= 0 ;
* variable iv12_iv12 0 .. 1 direct encoding
1 iv12_iv12_t >= 0 ;
* variable iv13_iv13 0 .. 1 direct encoding
1 iv13_iv13_t >= 0 ;
* variable iv14_iv14 0 .. 1 direct encoding
1 iv14_iv14_t >= 0 ;
* variable iv15_iv15 0 .. 1 direct encoding
1 iv15_iv15_t >= 0 ;
* variable iv16_iv16 0 .. 1 direct encoding
1 iv16_iv16_t >= 0 ;
* variable iv17_iv17 0 .. 1 direct encoding
1 iv17_iv17_t >= 0 ;
* variable iv18_iv18 0 .. 1 direct encoding
1 iv18_iv18_t >= 0 ;
* variable iv19_iv19 0 .. 1 direct encoding
1 iv19_iv19_t >= 0 ;
* variable iv20_iv20 0 .. 1 direct encoding
1 iv20_iv20_t >= 0 ;
* variable iv21_iv21 0 .. 1 direct encoding
1 iv21_iv21_t >= 0 ;
* variable iv22_iv22 0 .. 1 direct encoding
1 iv22_iv22_t >= 0 ;
* variable iv23_iv23 0 .. 1 direct encoding
1 iv23_iv23_t >= 0 ;
* variable iv24_iv24 0 .. 1 direct encoding
1 iv24_iv24_t >= 0 ;
* variable iv25_iv25 0 .. 1 direct encoding
1 iv25_iv25_t >= 0 ;
* variable iv26_iv26 0 .. 1 direct encoding
1 iv26_iv26_t >= 0 ;
* variable iv27_iv27 0 .. 1 direct encoding
1 iv27_iv27_t >= 0 ;
* variable iv28_iv28 0 .. 1 direct encoding
1 iv28_iv28_t >= 0 ;
* variable iv29_iv29 0 .. 1 direct encoding
1 iv29_iv29_t >= 0 ;
* variable iv30_iv30 0 .. 1 direct encoding
1 iv30_iv30_t >= 0 ;
* variable iv31_iv31 0 .. 1 direct encoding
1 iv31_iv31_t >= 0 ;
* variable iv32_iv32 0 .. 1 direct encoding
1 iv32_iv32_t >= 0 ;
* variable iv33_iv33 0 .. 1 direct encoding
1 iv33_iv33_t >= 0 ;
* variable iv34_iv34 0 .. 1 direct encoding
1 iv34_iv34_t >= 0 ;
* variable iv35_iv35 0 .. 1 direct encoding
1 iv35_iv35_t >= 0 ;
* variable iv36_iv36 0 .. 1 direct encoding
1 iv36_iv36_t >= 0 ;
* variable iv37_iv37 0 .. 1 direct encoding
1 iv37_iv37_t >= 0 ;
* variable iv38_iv38 0 .. 1 direct encoding
1 iv38_iv38_t >= 0 ;
* variable iv39_iv39 0 .. 1 direct encoding
1 iv39_iv39_t >= 0 ;
* variable iv40_iv40 0 .. 1 direct encoding
1 iv40_iv40_t >= 0 ;
* variable iv41_iv41 0 .. 1 direct encoding
1 iv41_iv41_t >= 0 ;
* variable iv42_iv42 0 .. 1 direct encoding
1 iv42_iv42_t >= 0 ;
* variable iv43_iv43 0 .. 1 direct encoding
1 iv43_iv43_t >= 0 ;
* variable iv44_iv44 0 .. 1 direct encoding
1 iv44_iv44_t >= 0 ;
* variable iv45_iv45 0 .. 1 direct encoding
1 iv45_iv45_t >= 0 ;
* variable iv46_iv46 0 .. 1 direct encoding
1 iv46_iv46_t >= 0 ;
* variable iv47_iv47 0 .. 1 direct encoding
1 iv47_iv47_t >= 0 ;
* variable iv48_iv48 0 .. 1 direct encoding
1 iv48_iv48_t >= 0 ;
* variable iv49_iv49 0 .. 1 direct encoding
1 iv49_iv49_t >= 0 ;
* variable iv50_iv50 0 .. 1 direct encoding
1 iv50_iv50_t >= 0 ;
* variable iv51_iv51 0 .. 1 direct encoding
1 iv51_iv51_t >= 0 ;
* variable iv52_iv52 0 .. 1 direct encoding
1 iv52_iv52_t >= 0 ;
* variable iv53_iv53 0 .. 1 direct encoding
1 iv53_iv53_t >= 0 ;
* variable iv54_iv54 0 .. 1 direct encoding
1 iv54_iv54_t >= 0 ;
* variable iv55_iv55 0 .. 1 direct encoding
1 iv55_iv55_t >= 0 ;
* variable iv56_iv56 0 .. 1 direct encoding
1 iv56_iv56_t >= 0 ;
* variable iv57_iv57 0 .. 1 direct encoding
1 iv57_iv57_t >= 0 ;
* variable iv58_iv58 0 .. 1 direct encoding
1 iv58_iv58_t >= 0 ;
* variable iv59_iv59 0 .. 1 direct encoding
1 iv59_iv59_t >= 0 ;
* variable iv60_iv60 0 .. 1 direct encoding
1 iv60_iv60_t >= 0 ;
* variable iv61_iv61 0 .. 1 direct encoding
1 iv61_iv61_t >= 0 ;
* variable iv62_iv62 0 .. 1 direct encoding
1 iv62_iv62_t >= 0 ;
* variable iv63_iv63 0 .. 1 direct encoding
1 iv63_iv63_t >= 0 ;
* variable iv64_iv64 0 .. 1 direct encoding
1 iv64_iv64_t >= 0 ;
* variable iv65_iv65 0 .. 1 direct encoding
1 iv65_iv65_t >= 0 ;
* variable iv66_iv66 0 .. 1 direct encoding
1 iv66_iv66_t >= 0 ;
* variable iv67_iv67 0 .. 1 direct encoding
1 iv67_iv67_t >= 0 ;
* variable iv68_iv68 0 .. 1 direct encoding
1 iv68_iv68_t >= 0 ;
* variable iv69_iv69 0 .. 1 direct encoding
1 iv69_iv69_t >= 0 ;
* variable iv70_iv70 0 .. 1 direct encoding
1 iv70_iv70_t >= 0 ;
* variable iv71_iv71 0 .. 1 direct encoding
1 iv71_iv71_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 0 ~iv0_ge_0 >= 0 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 8 iv0_ge_0 >= 1 ;
1 iv0_ge_0 >= 1 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 1 ~iv0_ge_1 >= 1 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 7 iv0_ge_1 >= 0 ;
-1 iv0_ge_1 1 iv0_ge_0 >= 0 ;
1 iv0_ge_0 1 ~iv0_ge_1 2 ~iv0_eq_0 >= 2 ;
-1 iv0_ge_0 -1 ~iv0_ge_1 1 iv0_eq_0 >= -1 ;
1 iv0_eq_0 1 ~iv8_iv8_t >= 1 ;
1 ~iv0_eq_0 1 iv8_iv8_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 0 ~iv1_ge_0 >= 0 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 8 iv1_ge_0 >= 1 ;
1 iv1_ge_0 >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 1 ~iv1_ge_1 >= 1 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 7 iv1_ge_1 >= 0 ;
-1 iv1_ge_1 1 iv1_ge_0 >= 0 ;
1 iv1_ge_0 1 ~iv1_ge_1 2 ~iv1_eq_0 >= 2 ;
-1 iv1_ge_0 -1 ~iv1_ge_1 1 iv1_eq_0 >= -1 ;
1 iv1_eq_0 1 ~iv9_iv9_t >= 1 ;
1 ~iv1_eq_0 1 iv9_iv9_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 0 ~iv2_ge_0 >= 0 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 8 iv2_ge_0 >= 1 ;
1 iv2_ge_0 >= 1 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 1 ~iv2_ge_1 >= 1 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 7 iv2_ge_1 >= 0 ;
-1 iv2_ge_1 1 iv2_ge_0 >= 0 ;
1 iv2_ge_0 1 ~iv2_ge_1 2 ~iv2_eq_0 >= 2 ;
-1 iv2_ge_0 -1 ~iv2_ge_1 1 iv2_eq_0 >= -1 ;
1 iv2_eq_0 1 ~iv10_iv10_t >= 1 ;
1 ~iv2_eq_0 1 iv10_iv10_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 0 ~iv3_ge_0 >= 0 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 8 iv3_ge_0 >= 1 ;
1 iv3_ge_0 >= 1 ;
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 1 ~iv3_ge_1 >= 1 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 7 iv3_ge_1 >= 0 ;
-1 iv3_ge_1 1 iv3_ge_0 >= 0 ;
1 iv3_ge_0 1 ~iv3_ge_1 2 ~iv3_eq_0 >= 2 ;
-1 iv3_ge_0 -1 ~iv3_ge_1 1 iv3_eq_0 >= -1 ;
1 iv3_eq_0 1 ~iv11_iv11_t >= 1 ;
1 ~iv3_eq_0 1 iv11_iv11_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 0 ~iv4_ge_0 >= 0 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 8 iv4_ge_0 >= 1 ;
1 iv4_ge_0 >= 1 ;
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 1 ~iv4_ge_1 >= 1 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 7 iv4_ge_1 >= 0 ;
-1 iv4_ge_1 1 iv4_ge_0 >= 0 ;
1 iv4_ge_0 1 ~iv4_ge_1 2 ~iv4_eq_0 >= 2 ;
-1 iv4_ge_0 -1 ~iv4_ge_1 1 iv4_eq_0 >= -1 ;
1 iv4_eq_0 1 ~iv12_iv12_t >= 1 ;
1 ~iv4_eq_0 1 iv12_iv12_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 0 ~iv5_ge_0 >= 0 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 8 iv5_ge_0 >= 1 ;
1 iv5_ge_0 >= 1 ;
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 1 ~iv5_ge_1 >= 1 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 7 iv5_ge_1 >= 0 ;
-1 iv5_ge_1 1 iv5_ge_0 >= 0 ;
1 iv5_ge_0 1 ~iv5_ge_1 2 ~iv5_eq_0 >= 2 ;
-1 iv5_ge_0 -1 ~iv5_ge_1 1 iv5_eq_0 >= -1 ;
1 iv5_eq_0 1 ~iv13_iv13_t >= 1 ;
1 ~iv5_eq_0 1 iv13_iv13_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 0 ~iv6_ge_0 >= 0 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 8 iv6_ge_0 >= 1 ;
1 iv6_ge_0 >= 1 ;
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 1 ~iv6_ge_1 >= 1 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 7 iv6_ge_1 >= 0 ;
-1 iv6_ge_1 1 iv6_ge_0 >= 0 ;
1 iv6_ge_0 1 ~iv6_ge_1 2 ~iv6_eq_0 >= 2 ;
-1 iv6_ge_0 -1 ~iv6_ge_1 1 iv6_eq_0 >= -1 ;
1 iv6_eq_0 1 ~iv14_iv14_t >= 1 ;
1 ~iv6_eq_0 1 iv14_iv14_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 0 ~iv7_ge_0 >= 0 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 8 iv7_ge_0 >= 1 ;
1 iv7_ge_0 >= 1 ;
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 1 ~iv7_ge_1 >= 1 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 7 iv7_ge_1 >= 0 ;
-1 iv7_ge_1 1 iv7_ge_0 >= 0 ;
1 iv7_ge_0 1 ~iv7_ge_1 2 ~iv7_eq_0 >= 2 ;
-1 iv7_ge_0 -1 ~iv7_ge_1 1 iv7_eq_0 >= -1 ;
1 iv7_eq_0 1 ~iv15_iv15_t >= 1 ;
1 ~iv7_eq_0 1 iv15_iv15_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 0 1*varidx 8 1*varidx 9 1*varidx 10 1*varidx 11 1*varidx 12 1*varidx 13 1*varidx 14 1*varidx 15 <= 0
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 1 iv8_iv8_t 1 iv9_iv9_t 1 iv10_iv10_t 1 iv11_iv11_t 1 iv12_iv12_t 1 iv13_iv13_t 1 iv14_iv14_t 1 iv15_iv15_t >= 0 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 -1 iv8_iv8_t -1 iv9_iv9_t -1 iv10_iv10_t -1 iv11_iv11_t -1 iv12_iv12_t -1 iv13_iv13_t -1 iv14_iv14_t -1 iv15_iv15_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 2 ~iv0_ge_2 >= 2 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 6 iv0_ge_2 >= -1 ;
-1 iv0_ge_2 1 iv0_ge_1 >= 0 ;
1 iv0_ge_1 1 ~iv0_ge_2 2 ~iv0_eq_1 >= 2 ;
-1 iv0_ge_1 -1 ~iv0_ge_2 1 iv0_eq_1 >= -1 ;
1 iv0_eq_1 1 ~iv16_iv16_t >= 1 ;
1 ~iv0_eq_1 1 iv16_iv16_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 2 ~iv1_ge_2 >= 2 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 6 iv1_ge_2 >= -1 ;
-1 iv1_ge_2 1 iv1_ge_1 >= 0 ;
1 iv1_ge_1 1 ~iv1_ge_2 2 ~iv1_eq_1 >= 2 ;
-1 iv1_ge_1 -1 ~iv1_ge_2 1 iv1_eq_1 >= -1 ;
1 iv1_eq_1 1 ~iv17_iv17_t >= 1 ;
1 ~iv1_eq_1 1 iv17_iv17_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 2 ~iv2_ge_2 >= 2 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 6 iv2_ge_2 >= -1 ;
-1 iv2_ge_2 1 iv2_ge_1 >= 0 ;
1 iv2_ge_1 1 ~iv2_ge_2 2 ~iv2_eq_1 >= 2 ;
-1 iv2_ge_1 -1 ~iv2_ge_2 1 iv2_eq_1 >= -1 ;
1 iv2_eq_1 1 ~iv18_iv18_t >= 1 ;
1 ~iv2_eq_1 1 iv18_iv18_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 2 ~iv3_ge_2 >= 2 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 6 iv3_ge_2 >= -1 ;
-1 iv3_ge_2 1 iv3_ge_1 >= 0 ;
1 iv3_ge_1 1 ~iv3_ge_2 2 ~iv3_eq_1 >= 2 ;
-1 iv3_ge_1 -1 ~iv3_ge_2 1 iv3_eq_1 >= -1 ;
1 iv3_eq_1 1 ~iv19_iv19_t >= 1 ;
1 ~iv3_eq_1 1 iv19_iv19_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 2 ~iv4_ge_2 >= 2 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 6 iv4_ge_2 >= -1 ;
-1 iv4_ge_2 1 iv4_ge_1 >= 0 ;
1 iv4_ge_1 1 ~iv4_ge_2 2 ~iv4_eq_1 >= 2 ;
-1 iv4_ge_1 -1 ~iv4_ge_2 1 iv4_eq_1 >= -1 ;
1 iv4_eq_1 1 ~iv20_iv20_t >= 1 ;
1 ~iv4_eq_1 1 iv20_iv20_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 2 ~iv5_ge_2 >= 2 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 6 iv5_ge_2 >= -1 ;
-1 iv5_ge_2 1 iv5_ge_1 >= 0 ;
1 iv5_ge_1 1 ~iv5_ge_2 2 ~iv5_eq_1 >= 2 ;
-1 iv5_ge_1 -1 ~iv5_ge_2 1 iv5_eq_1 >= -1 ;
1 iv5_eq_1 1 ~iv21_iv21_t >= 1 ;
1 ~iv5_eq_1 1 iv21_iv21_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 2 ~iv6_ge_2 >= 2 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 6 iv6_ge_2 >= -1 ;
-1 iv6_ge_2 1 iv6_ge_1 >= 0 ;
1 iv6_ge_1 1 ~iv6_ge_2 2 ~iv6_eq_1 >= 2 ;
-1 iv6_ge_1 -1 ~iv6_ge_2 1 iv6_eq_1 >= -1 ;
1 iv6_eq_1 1 ~iv22_iv22_t >= 1 ;
1 ~iv6_eq_1 1 iv22_iv22_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 2 ~iv7_ge_2 >= 2 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 6 iv7_ge_2 >= -1 ;
-1 iv7_ge_2 1 iv7_ge_1 >= 0 ;
1 iv7_ge_1 1 ~iv7_ge_2 2 ~iv7_eq_1 >= 2 ;
-1 iv7_ge_1 -1 ~iv7_ge_2 1 iv7_eq_1 >= -1 ;
1 iv7_eq_1 1 ~iv23_iv23_t >= 1 ;
1 ~iv7_eq_1 1 iv23_iv23_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 1 1*varidx 16 1*varidx 17 1*varidx 18 1*varidx 19 1*varidx 20 1*varidx 21 1*varidx 22 1*varidx 23 <= 0
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 1 iv16_iv16_t 1 iv17_iv17_t 1 iv18_iv18_t 1 iv19_iv19_t 1 iv20_iv20_t 1 iv21_iv21_t 1 iv22_iv22_t 1 iv23_iv23_t >= 0 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 -1 iv16_iv16_t -1 iv17_iv17_t -1 iv18_iv18_t -1 iv19_iv19_t -1 iv20_iv20_t -1 iv21_iv21_t -1 iv22_iv22_t -1 iv23_iv23_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 3 ~iv0_ge_3 >= 3 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 5 iv0_ge_3 >= -2 ;
-1 iv0_ge_3 1 iv0_ge_2 >= 0 ;
1 iv0_ge_2 1 ~iv0_ge_3 2 ~iv0_eq_2 >= 2 ;
-1 iv0_ge_2 -1 ~iv0_ge_3 1 iv0_eq_2 >= -1 ;
1 iv0_eq_2 1 ~iv24_iv24_t >= 1 ;
1 ~iv0_eq_2 1 iv24_iv24_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 3 ~iv1_ge_3 >= 3 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 5 iv1_ge_3 >= -2 ;
-1 iv1_ge_3 1 iv1_ge_2 >= 0 ;
1 iv1_ge_2 1 ~iv1_ge_3 2 ~iv1_eq_2 >= 2 ;
-1 iv1_ge_2 -1 ~iv1_ge_3 1 iv1_eq_2 >= -1 ;
1 iv1_eq_2 1 ~iv25_iv25_t >= 1 ;
1 ~iv1_eq_2 1 iv25_iv25_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 3 ~iv2_ge_3 >= 3 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 5 iv2_ge_3 >= -2 ;
-1 iv2_ge_3 1 iv2_ge_2 >= 0 ;
1 iv2_ge_2 1 ~iv2_ge_3 2 ~iv2_eq_2 >= 2 ;
-1 iv2_ge_2 -1 ~iv2_ge_3 1 iv2_eq_2 >= -1 ;
1 iv2_eq_2 1 ~iv26_iv26_t >= 1 ;
1 ~iv2_eq_2 1 iv26_iv26_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 3 ~iv3_ge_3 >= 3 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 5 iv3_ge_3 >= -2 ;
-1 iv3_ge_3 1 iv3_ge_2 >= 0 ;
1 iv3_ge_2 1 ~iv3_ge_3 2 ~iv3_eq_2 >= 2 ;
-1 iv3_ge_2 -1 ~iv3_ge_3 1 iv3_eq_2 >= -1 ;
1 iv3_eq_2 1 ~iv27_iv27_t >= 1 ;
1 ~iv3_eq_2 1 iv27_iv27_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 3 ~iv4_ge_3 >= 3 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 5 iv4_ge_3 >= -2 ;
-1 iv4_ge_3 1 iv4_ge_2 >= 0 ;
1 iv4_ge_2 1 ~iv4_ge_3 2 ~iv4_eq_2 >= 2 ;
-1 iv4_ge_2 -1 ~iv4_ge_3 1 iv4_eq_2 >= -1 ;
1 iv4_eq_2 1 ~iv28_iv28_t >= 1 ;
1 ~iv4_eq_2 1 iv28_iv28_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 3 ~iv5_ge_3 >= 3 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 5 iv5_ge_3 >= -2 ;
-1 iv5_ge_3 1 iv5_ge_2 >= 0 ;
1 iv5_ge_2 1 ~iv5_ge_3 2 ~iv5_eq_2 >= 2 ;
-1 iv5_ge_2 -1 ~iv5_ge_3 1 iv5_eq_2 >= -1 ;
1 iv5_eq_2 1 ~iv29_iv29_t >= 1 ;
1 ~iv5_eq_2 1 iv29_iv29_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 3 ~iv6_ge_3 >= 3 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 5 iv6_ge_3 >= -2 ;
-1 iv6_ge_3 1 iv6_ge_2 >= 0 ;
1 iv6_ge_2 1 ~iv6_ge_3 2 ~iv6_eq_2 >= 2 ;
-1 iv6_ge_2 -1 ~iv6_ge_3 1 iv6_eq_2 >= -1 ;
1 iv6_eq_2 1 ~iv30_iv30_t >= 1 ;
1 ~iv6_eq_2 1 iv30_iv30_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 3 ~iv7_ge_3 >= 3 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 5 iv7_ge_3 >= -2 ;
-1 iv7_ge_3 1 iv7_ge_2 >= 0 ;
1 iv7_ge_2 1 ~iv7_ge_3 2 ~iv7_eq_2 >= 2 ;
-1 iv7_ge_2 -1 ~iv7_ge_3 1 iv7_eq_2 >= -1 ;
1 iv7_eq_2 1 ~iv31_iv31_t >= 1 ;
1 ~iv7_eq_2 1 iv31_iv31_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 2 1*varidx 24 1*varidx 25 1*varidx 26 1*varidx 27 1*varidx 28 1*varidx 29 1*varidx 30 1*varidx 31 <= 0
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 1 iv24_iv24_t 1 iv25_iv25_t 1 iv26_iv26_t 1 iv27_iv27_t 1 iv28_iv28_t 1 iv29_iv29_t 1 iv30_iv30_t 1 iv31_iv31_t >= 0 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 -1 iv24_iv24_t -1 iv25_iv25_t -1 iv26_iv26_t -1 iv27_iv27_t -1 iv28_iv28_t -1 iv29_iv29_t -1 iv30_iv30_t -1 iv31_iv31_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 4 ~iv0_ge_4 >= 4 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 4 iv0_ge_4 >= -3 ;
-1 iv0_ge_4 1 iv0_ge_3 >= 0 ;
1 iv0_ge_3 1 ~iv0_ge_4 2 ~iv0_eq_3 >= 2 ;
-1 iv0_ge_3 -1 ~iv0_ge_4 1 iv0_eq_3 >= -1 ;
1 iv0_eq_3 1 ~iv32_iv32_t >= 1 ;
1 ~iv0_eq_3 1 iv32_iv32_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 4 ~iv1_ge_4 >= 4 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 4 iv1_ge_4 >= -3 ;
-1 iv1_ge_4 1 iv1_ge_3 >= 0 ;
1 iv1_ge_3 1 ~iv1_ge_4 2 ~iv1_eq_3 >= 2 ;
-1 iv1_ge_3 -1 ~iv1_ge_4 1 iv1_eq_3 >= -1 ;
1 iv1_eq_3 1 ~iv33_iv33_t >= 1 ;
1 ~iv1_eq_3 1 iv33_iv33_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 4 ~iv2_ge_4 >= 4 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 4 iv2_ge_4 >= -3 ;
-1 iv2_ge_4 1 iv2_ge_3 >= 0 ;
1 iv2_ge_3 1 ~iv2_ge_4 2 ~iv2_eq_3 >= 2 ;
-1 iv2_ge_3 -1 ~iv2_ge_4 1 iv2_eq_3 >= -1 ;
1 iv2_eq_3 1 ~iv34_iv34_t >= 1 ;
1 ~iv2_eq_3 1 iv34_iv34_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 4 ~iv3_ge_4 >= 4 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 4 iv3_ge_4 >= -3 ;
-1 iv3_ge_4 1 iv3_ge_3 >= 0 ;
1 iv3_ge_3 1 ~iv3_ge_4 2 ~iv3_eq_3 >= 2 ;
-1 iv3_ge_3 -1 ~iv3_ge_4 1 iv3_eq_3 >= -1 ;
1 iv3_eq_3 1 ~iv35_iv35_t >= 1 ;
1 ~iv3_eq_3 1 iv35_iv35_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 4 ~iv4_ge_4 >= 4 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 4 iv4_ge_4 >= -3 ;
-1 iv4_ge_4 1 iv4_ge_3 >= 0 ;
1 iv4_ge_3 1 ~iv4_ge_4 2 ~iv4_eq_3 >= 2 ;
-1 iv4_ge_3 -1 ~iv4_ge_4 1 iv4_eq_3 >= -1 ;
1 iv4_eq_3 1 ~iv36_iv36_t >= 1 ;
1 ~iv4_eq_3 1 iv36_iv36_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 4 ~iv5_ge_4 >= 4 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 4 iv5_ge_4 >= -3 ;
-1 iv5_ge_4 1 iv5_ge_3 >= 0 ;
1 iv5_ge_3 1 ~iv5_ge_4 2 ~iv5_eq_3 >= 2 ;
-1 iv5_ge_3 -1 ~iv5_ge_4 1 iv5_eq_3 >= -1 ;
1 iv5_eq_3 1 ~iv37_iv37_t >= 1 ;
1 ~iv5_eq_3 1 iv37_iv37_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 4 ~iv6_ge_4 >= 4 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 4 iv6_ge_4 >= -3 ;
-1 iv6_ge_4 1 iv6_ge_3 >= 0 ;
1 iv6_ge_3 1 ~iv6_ge_4 2 ~iv6_eq_3 >= 2 ;
-1 iv6_ge_3 -1 ~iv6_ge_4 1 iv6_eq_3 >= -1 ;
1 iv6_eq_3 1 ~iv38_iv38_t >= 1 ;
1 ~iv6_eq_3 1 iv38_iv38_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 4 ~iv7_ge_4 >= 4 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 4 iv7_ge_4 >= -3 ;
-1 iv7_ge_4 1 iv7_ge_3 >= 0 ;
1 iv7_ge_3 1 ~iv7_ge_4 2 ~iv7_eq_3 >= 2 ;
-1 iv7_ge_3 -1 ~iv7_ge_4 1 iv7_eq_3 >= -1 ;
1 iv7_eq_3 1 ~iv39_iv39_t >= 1 ;
1 ~iv7_eq_3 1 iv39_iv39_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 3 1*varidx 32 1*varidx 33 1*varidx 34 1*varidx 35 1*varidx 36 1*varidx 37 1*varidx 38 1*varidx 39 <= 0
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 1 iv32_iv32_t 1 iv33_iv33_t 1 iv34_iv34_t 1 iv35_iv35_t 1 iv36_iv36_t 1 iv37_iv37_t 1 iv38_iv38_t 1 iv39_iv39_t >= 0 ;
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 -1 iv32_iv32_t -1 iv33_iv33_t -1 iv34_iv34_t -1 iv35_iv35_t -1 iv36_iv36_t -1 iv37_iv37_t -1 iv38_iv38_t -1 iv39_iv39_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 5 ~iv0_ge_5 >= 5 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 3 iv0_ge_5 >= -4 ;
-1 iv0_ge_5 1 iv0_ge_4 >= 0 ;
1 iv0_ge_4 1 ~iv0_ge_5 2 ~iv0_eq_4 >= 2 ;
-1 iv0_ge_4 -1 ~iv0_ge_5 1 iv0_eq_4 >= -1 ;
1 iv0_eq_4 1 ~iv40_iv40_t >= 1 ;
1 ~iv0_eq_4 1 iv40_iv40_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 5 ~iv1_ge_5 >= 5 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 3 iv1_ge_5 >= -4 ;
-1 iv1_ge_5 1 iv1_ge_4 >= 0 ;
1 iv1_ge_4 1 ~iv1_ge_5 2 ~iv1_eq_4 >= 2 ;
-1 iv1_ge_4 -1 ~iv1_ge_5 1 iv1_eq_4 >= -1 ;
1 iv1_eq_4 1 ~iv41_iv41_t >= 1 ;
1 ~iv1_eq_4 1 iv41_iv41_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 5 ~iv2_ge_5 >= 5 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 3 iv2_ge_5 >= -4 ;
-1 iv2_ge_5 1 iv2_ge_4 >= 0 ;
1 iv2_ge_4 1 ~iv2_ge_5 2 ~iv2_eq_4 >= 2 ;
-1 iv2_ge_4 -1 ~iv2_ge_5 1 iv2_eq_4 >= -1 ;
1 iv2_eq_4 1 ~iv42_iv42_t >= 1 ;
1 ~iv2_eq_4 1 iv42_iv42_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 5 ~iv3_ge_5 >= 5 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 3 iv3_ge_5 >= -4 ;
-1 iv3_ge_5 1 iv3_ge_4 >= 0 ;
1 iv3_ge_4 1 ~iv3_ge_5 2 ~iv3_eq_4 >= 2 ;
-1 iv3_ge_4 -1 ~iv3_ge_5 1 iv3_eq_4 >= -1 ;
1 iv3_eq_4 1 ~iv43_iv43_t >= 1 ;
1 ~iv3_eq_4 1 iv43_iv43_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 5 ~iv4_ge_5 >= 5 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 3 iv4_ge_5 >= -4 ;
-1 iv4_ge_5 1 iv4_ge_4 >= 0 ;
1 iv4_ge_4 1 ~iv4_ge_5 2 ~iv4_eq_4 >= 2 ;
-1 iv4_ge_4 -1 ~iv4_ge_5 1 iv4_eq_4 >= -1 ;
1 iv4_eq_4 1 ~iv44_iv44_t >= 1 ;
1 ~iv4_eq_4 1 iv44_iv44_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 5 ~iv5_ge_5 >= 5 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 3 iv5_ge_5 >= -4 ;
-1 iv5_ge_5 1 iv5_ge_4 >= 0 ;
1 iv5_ge_4 1 ~iv5_ge_5 2 ~iv5_eq_4 >= 2 ;
-1 iv5_ge_4 -1 ~iv5_ge_5 1 iv5_eq_4 >= -1 ;
1 iv5_eq_4 1 ~iv45_iv45_t >= 1 ;
1 ~iv5_eq_4 1 iv45_iv45_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 5 ~iv6_ge_5 >= 5 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 3 iv6_ge_5 >= -4 ;
-1 iv6_ge_5 1 iv6_ge_4 >= 0 ;
1 iv6_ge_4 1 ~iv6_ge_5 2 ~iv6_eq_4 >= 2 ;
-1 iv6_ge_4 -1 ~iv6_ge_5 1 iv6_eq_4 >= -1 ;
1 iv6_eq_4 1 ~iv46_iv46_t >= 1 ;
1 ~iv6_eq_4 1 iv46_iv46_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 5 ~iv7_ge_5 >= 5 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 3 iv7_ge_5 >= -4 ;
-1 iv7_ge_5 1 iv7_ge_4 >= 0 ;
1 iv7_ge_4 1 ~iv7_ge_5 2 ~iv7_eq_4 >= 2 ;
-1 iv7_ge_4 -1 ~iv7_ge_5 1 iv7_eq_4 >= -1 ;
1 iv7_eq_4 1 ~iv47_iv47_t >= 1 ;
1 ~iv7_eq_4 1 iv47_iv47_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 4 1*varidx 40 1*varidx 41 1*varidx 42 1*varidx 43 1*varidx 44 1*varidx 45 1*varidx 46 1*varidx 47 <= 0
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 1 iv40_iv40_t 1 iv41_iv41_t 1 iv42_iv42_t 1 iv43_iv43_t 1 iv44_iv44_t 1 iv45_iv45_t 1 iv46_iv46_t 1 iv47_iv47_t >= 0 ;
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 -1 iv40_iv40_t -1 iv41_iv41_t -1 iv42_iv42_t -1 iv43_iv43_t -1 iv44_iv44_t -1 iv45_iv45_t -1 iv46_iv46_t -1 iv47_iv47_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 6 ~iv0_ge_6 >= 6 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 2 iv0_ge_6 >= -5 ;
-1 iv0_ge_6 1 iv0_ge_5 >= 0 ;
1 iv0_ge_5 1 ~iv0_ge_6 2 ~iv0_eq_5 >= 2 ;
-1 iv0_ge_5 -1 ~iv0_ge_6 1 iv0_eq_5 >= -1 ;
1 iv0_eq_5 1 ~iv48_iv48_t >= 1 ;
1 ~iv0_eq_5 1 iv48_iv48_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 6 ~iv1_ge_6 >= 6 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 2 iv1_ge_6 >= -5 ;
-1 iv1_ge_6 1 iv1_ge_5 >= 0 ;
1 iv1_ge_5 1 ~iv1_ge_6 2 ~iv1_eq_5 >= 2 ;
-1 iv1_ge_5 -1 ~iv1_ge_6 1 iv1_eq_5 >= -1 ;
1 iv1_eq_5 1 ~iv49_iv49_t >= 1 ;
1 ~iv1_eq_5 1 iv49_iv49_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 6 ~iv2_ge_6 >= 6 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 2 iv2_ge_6 >= -5 ;
-1 iv2_ge_6 1 iv2_ge_5 >= 0 ;
1 iv2_ge_5 1 ~iv2_ge_6 2 ~iv2_eq_5 >= 2 ;
-1 iv2_ge_5 -1 ~iv2_ge_6 1 iv2_eq_5 >= -1 ;
1 iv2_eq_5 1 ~iv50_iv50_t >= 1 ;
1 ~iv2_eq_5 1 iv50_iv50_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 6 ~iv3_ge_6 >= 6 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 2 iv3_ge_6 >= -5 ;
-1 iv3_ge_6 1 iv3_ge_5 >= 0 ;
1 iv3_ge_5 1 ~iv3_ge_6 2 ~iv3_eq_5 >= 2 ;
-1 iv3_ge_5 -1 ~iv3_ge_6 1 iv3_eq_5 >= -1 ;
1 iv3_eq_5 1 ~iv51_iv51_t >= 1 ;
1 ~iv3_eq_5 1 iv51_iv51_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 6 ~iv4_ge_6 >= 6 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 2 iv4_ge_6 >= -5 ;
-1 iv4_ge_6 1 iv4_ge_5 >= 0 ;
1 iv4_ge_5 1 ~iv4_ge_6 2 ~iv4_eq_5 >= 2 ;
-1 iv4_ge_5 -1 ~iv4_ge_6 1 iv4_eq_5 >= -1 ;
1 iv4_eq_5 1 ~iv52_iv52_t >= 1 ;
1 ~iv4_eq_5 1 iv52_iv52_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 6 ~iv5_ge_6 >= 6 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 2 iv5_ge_6 >= -5 ;
-1 iv5_ge_6 1 iv5_ge_5 >= 0 ;
1 iv5_ge_5 1 ~iv5_ge_6 2 ~iv5_eq_5 >= 2 ;
-1 iv5_ge_5 -1 ~iv5_ge_6 1 iv5_eq_5 >= -1 ;
1 iv5_eq_5 1 ~iv53_iv53_t >= 1 ;
1 ~iv5_eq_5 1 iv53_iv53_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 6 ~iv6_ge_6 >= 6 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 2 iv6_ge_6 >= -5 ;
-1 iv6_ge_6 1 iv6_ge_5 >= 0 ;
1 iv6_ge_5 1 ~iv6_ge_6 2 ~iv6_eq_5 >= 2 ;
-1 iv6_ge_5 -1 ~iv6_ge_6 1 iv6_eq_5 >= -1 ;
1 iv6_eq_5 1 ~iv54_iv54_t >= 1 ;
1 ~iv6_eq_5 1 iv54_iv54_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 6 ~iv7_ge_6 >= 6 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 2 iv7_ge_6 >= -5 ;
-1 iv7_ge_6 1 iv7_ge_5 >= 0 ;
1 iv7_ge_5 1 ~iv7_ge_6 2 ~iv7_eq_5 >= 2 ;
-1 iv7_ge_5 -1 ~iv7_ge_6 1 iv7_eq_5 >= -1 ;
1 iv7_eq_5 1 ~iv55_iv55_t >= 1 ;
1 ~iv7_eq_5 1 iv55_iv55_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 5 1*varidx 48 1*varidx 49 1*varidx 50 1*varidx 51 1*varidx 52 1*varidx 53 1*varidx 54 1*varidx 55 <= 0
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 1 iv48_iv48_t 1 iv49_iv49_t 1 iv50_iv50_t 1 iv51_iv51_t 1 iv52_iv52_t 1 iv53_iv53_t 1 iv54_iv54_t 1 iv55_iv55_t >= 0 ;
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 -1 iv48_iv48_t -1 iv49_iv49_t -1 iv50_iv50_t -1 iv51_iv51_t -1 iv52_iv52_t -1 iv53_iv53_t -1 iv54_iv54_t -1 iv55_iv55_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 7 ~iv0_ge_7 >= 7 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 1 iv0_ge_7 >= -6 ;
-1 iv0_ge_7 1 iv0_ge_6 >= 0 ;
1 iv0_ge_6 1 ~iv0_ge_7 2 ~iv0_eq_6 >= 2 ;
-1 iv0_ge_6 -1 ~iv0_ge_7 1 iv0_eq_6 >= -1 ;
1 iv0_eq_6 1 ~iv56_iv56_t >= 1 ;
1 ~iv0_eq_6 1 iv56_iv56_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 7 ~iv1_ge_7 >= 7 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 1 iv1_ge_7 >= -6 ;
-1 iv1_ge_7 1 iv1_ge_6 >= 0 ;
1 iv1_ge_6 1 ~iv1_ge_7 2 ~iv1_eq_6 >= 2 ;
-1 iv1_ge_6 -1 ~iv1_ge_7 1 iv1_eq_6 >= -1 ;
1 iv1_eq_6 1 ~iv57_iv57_t >= 1 ;
1 ~iv1_eq_6 1 iv57_iv57_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 7 ~iv2_ge_7 >= 7 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 1 iv2_ge_7 >= -6 ;
-1 iv2_ge_7 1 iv2_ge_6 >= 0 ;
1 iv2_ge_6 1 ~iv2_ge_7 2 ~iv2_eq_6 >= 2 ;
-1 iv2_ge_6 -1 ~iv2_ge_7 1 iv2_eq_6 >= -1 ;
1 iv2_eq_6 1 ~iv58_iv58_t >= 1 ;
1 ~iv2_eq_6 1 iv58_iv58_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 7 ~iv3_ge_7 >= 7 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 1 iv3_ge_7 >= -6 ;
-1 iv3_ge_7 1 iv3_ge_6 >= 0 ;
1 iv3_ge_6 1 ~iv3_ge_7 2 ~iv3_eq_6 >= 2 ;
-1 iv3_ge_6 -1 ~iv3_ge_7 1 iv3_eq_6 >= -1 ;
1 iv3_eq_6 1 ~iv59_iv59_t >= 1 ;
1 ~iv3_eq_6 1 iv59_iv59_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 7 ~iv4_ge_7 >= 7 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 1 iv4_ge_7 >= -6 ;
-1 iv4_ge_7 1 iv4_ge_6 >= 0 ;
1 iv4_ge_6 1 ~iv4_ge_7 2 ~iv4_eq_6 >= 2 ;
-1 iv4_ge_6 -1 ~iv4_ge_7 1 iv4_eq_6 >= -1 ;
1 iv4_eq_6 1 ~iv60_iv60_t >= 1 ;
1 ~iv4_eq_6 1 iv60_iv60_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 7 ~iv5_ge_7 >= 7 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 1 iv5_ge_7 >= -6 ;
-1 iv5_ge_7 1 iv5_ge_6 >= 0 ;
1 iv5_ge_6 1 ~iv5_ge_7 2 ~iv5_eq_6 >= 2 ;
-1 iv5_ge_6 -1 ~iv5_ge_7 1 iv5_eq_6 >= -1 ;
1 iv5_eq_6 1 ~iv61_iv61_t >= 1 ;
1 ~iv5_eq_6 1 iv61_iv61_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 7 ~iv6_ge_7 >= 7 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 1 iv6_ge_7 >= -6 ;
-1 iv6_ge_7 1 iv6_ge_6 >= 0 ;
1 iv6_ge_6 1 ~iv6_ge_7 2 ~iv6_eq_6 >= 2 ;
-1 iv6_ge_6 -1 ~iv6_ge_7 1 iv6_eq_6 >= -1 ;
1 iv6_eq_6 1 ~iv62_iv62_t >= 1 ;
1 ~iv6_eq_6 1 iv62_iv62_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 7 ~iv7_ge_7 >= 7 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 1 iv7_ge_7 >= -6 ;
-1 iv7_ge_7 1 iv7_ge_6 >= 0 ;
1 iv7_ge_6 1 ~iv7_ge_7 2 ~iv7_eq_6 >= 2 ;
-1 iv7_ge_6 -1 ~iv7_ge_7 1 iv7_eq_6 >= -1 ;
1 iv7_eq_6 1 ~iv63_iv63_t >= 1 ;
1 ~iv7_eq_6 1 iv63_iv63_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 6 1*varidx 56 1*varidx 57 1*varidx 58 1*varidx 59 1*varidx 60 1*varidx 61 1*varidx 62 1*varidx 63 <= 0
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 1 iv56_iv56_t 1 iv57_iv57_t 1 iv58_iv58_t 1 iv59_iv59_t 1 iv60_iv60_t 1 iv61_iv61_t 1 iv62_iv62_t 1 iv63_iv63_t >= 0 ;
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 -1 iv56_iv56_t -1 iv57_iv57_t -1 iv58_iv58_t -1 iv59_iv59_t -1 iv60_iv60_t -1 iv61_iv61_t -1 iv62_iv62_t -1 iv63_iv63_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 ~iv0_ge_8 >= 8 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 0 iv0_ge_8 >= -7 ;
1 ~iv0_ge_8 >= 1 ;
-1 iv0_ge_8 1 iv0_ge_7 >= 0 ;
1 iv0_ge_7 1 ~iv0_ge_8 2 ~iv0_eq_7 >= 2 ;
-1 iv0_ge_7 -1 ~iv0_ge_8 1 iv0_eq_7 >= -1 ;
1 iv0_eq_7 1 ~iv64_iv64_t >= 1 ;
1 ~iv0_eq_7 1 iv64_iv64_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 ~iv1_ge_8 >= 8 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 0 iv1_ge_8 >= -7 ;
1 ~iv1_ge_8 >= 1 ;
-1 iv1_ge_8 1 iv1_ge_7 >= 0 ;
1 iv1_ge_7 1 ~iv1_ge_8 2 ~iv1_eq_7 >= 2 ;
-1 iv1_ge_7 -1 ~iv1_ge_8 1 iv1_eq_7 >= -1 ;
1 iv1_eq_7 1 ~iv65_iv65_t >= 1 ;
1 ~iv1_eq_7 1 iv65_iv65_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 ~iv2_ge_8 >= 8 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 0 iv2_ge_8 >= -7 ;
1 ~iv2_ge_8 >= 1 ;
-1 iv2_ge_8 1 iv2_ge_7 >= 0 ;
1 iv2_ge_7 1 ~iv2_ge_8 2 ~iv2_eq_7 >= 2 ;
-1 iv2_ge_7 -1 ~iv2_ge_8 1 iv2_eq_7 >= -1 ;
1 iv2_eq_7 1 ~iv66_iv66_t >= 1 ;
1 ~iv2_eq_7 1 iv66_iv66_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 ~iv3_ge_8 >= 8 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 0 iv3_ge_8 >= -7 ;
1 ~iv3_ge_8 >= 1 ;
-1 iv3_ge_8 1 iv3_ge_7 >= 0 ;
1 iv3_ge_7 1 ~iv3_ge_8 2 ~iv3_eq_7 >= 2 ;
-1 iv3_ge_7 -1 ~iv3_ge_8 1 iv3_eq_7 >= -1 ;
1 iv3_eq_7 1 ~iv67_iv67_t >= 1 ;
1 ~iv3_eq_7 1 iv67_iv67_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 ~iv4_ge_8 >= 8 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 0 iv4_ge_8 >= -7 ;
1 ~iv4_ge_8 >= 1 ;
-1 iv4_ge_8 1 iv4_ge_7 >= 0 ;
1 iv4_ge_7 1 ~iv4_ge_8 2 ~iv4_eq_7 >= 2 ;
-1 iv4_ge_7 -1 ~iv4_ge_8 1 iv4_eq_7 >= -1 ;
1 iv4_eq_7 1 ~iv68_iv68_t >= 1 ;
1 ~iv4_eq_7 1 iv68_iv68_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 ~iv5_ge_8 >= 8 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 0 iv5_ge_8 >= -7 ;
1 ~iv5_ge_8 >= 1 ;
-1 iv5_ge_8 1 iv5_ge_7 >= 0 ;
1 iv5_ge_7 1 ~iv5_ge_8 2 ~iv5_eq_7 >= 2 ;
-1 iv5_ge_7 -1 ~iv5_ge_8 1 iv5_eq_7 >= -1 ;
1 iv5_eq_7 1 ~iv69_iv69_t >= 1 ;
1 ~iv5_eq_7 1 iv69_iv69_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 ~iv6_ge_8 >= 8 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 0 iv6_ge_8 >= -7 ;
1 ~iv6_ge_8 >= 1 ;
-1 iv6_ge_8 1 iv6_ge_7 >= 0 ;
1 iv6_ge_7 1 ~iv6_ge_8 2 ~iv6_eq_7 >= 2 ;
-1 iv6_ge_7 -1 ~iv6_ge_8 1 iv6_eq_7 >= -1 ;
1 iv6_eq_7 1 ~iv70_iv70_t >= 1 ;
1 ~iv6_eq_7 1 iv70_iv70_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 ~iv7_ge_8 >= 8 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 0 iv7_ge_8 >= -7 ;
1 ~iv7_ge_8 >= 1 ;
-1 iv7_ge_8 1 iv7_ge_7 >= 0 ;
1 iv7_ge_7 1 ~iv7_ge_8 2 ~iv7_eq_7 >= 2 ;
-1 iv7_ge_7 -1 ~iv7_ge_8 1 iv7_eq_7 >= -1 ;
1 iv7_eq_7 1 ~iv71_iv71_t >= 1 ;
1 ~iv7_eq_7 1 iv71_iv71_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 7 1*varidx 64 1*varidx 65 1*varidx 66 1*varidx 67 1*varidx 68 1*varidx 69 1*varidx 70 1*varidx 71 <= 0
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 1 iv64_iv64_t 1 iv65_iv65_t 1 iv66_iv66_t 1 iv67_iv67_t 1 iv68_iv68_t 1 iv69_iv69_t 1 iv70_iv70_t 1 iv71_iv71_t >= 0 ;
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 -1 iv64_iv64_t -1 iv65_iv65_t -1 iv66_iv66_t -1 iv67_iv67_t -1 iv68_iv68_t -1 iv69_iv69_t -1 iv70_iv70_t -1 iv71_iv71_t >= 0 ;
* constraint linear equality
* linear eq 1*varidx 0 1*varidx 1 1*varidx 2 1*varidx 3 1*varidx 4 1*varidx 5 1*varidx 6 1*varidx 7 <= 8
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 >= 8 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 >= -8 ;
