INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/apb_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/apb_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/ctrl3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/encodec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encodec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/fifo2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/sram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sources_1/new/uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/encodec_Apb_uart/encodec_Apb_uart.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
