<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv</a>
time_elapsed: 0.089s
ram usage: 11556 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker mutex (logic [31:0] sig, event clock, output bit failure);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:1</a>: syntax error, unexpected IDENTIFIER
checker mutex (logic [31:0] sig, event clock, output bit failure);
        ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:1</a>: syntax error, unexpected event, expecting IDENTIFIER or do or final
checker mutex (logic [31:0] sig, event clock, output bit failure);
                                 ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:1</a>: Unsupported: event data types
checker mutex (logic [31:0] sig, event clock, output bit failure);
                                 ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:1</a>: syntax error, unexpected output, expecting IDENTIFIER or do or final
checker mutex (logic [31:0] sig, event clock, output bit failure);
                                              ^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:4</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : mutex
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p488.sv:8</a>: syntax error, unexpected posedge, expecting &#39;)&#39;
mutex check_bus(bus, posedge clk, res);
                     ^~~~~~~
%Error: Exiting due to 7 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>