#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.49d
#Current Working Directory:
#:D   D:\TFG\TFG\VHDL\Procesador
#Date/Time:
#:T   Sat Jun 06 10:41:03 2015
#------------------------------
	#Reading cpu.ncd...
	#Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.4\ISE_DS\ISE\.
	#   "cpu" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
	#Design creation date: 2015.06.05.22.05.06
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
unselect -all
	#3
unselect -all
	#4
select comp 'ID_out_entero_reg<6>'
	#comp "ID_out_entero_reg<6>",  site "SLICE_X80Y66",  type = SLICEL  (RPM grid X205Y132)
	#5
unselect -all
	#6
select comp 'i_ID/i_pID/i_RegisterBank/regs_8<19>'
	#comp "i_ID/i_pID/i_RegisterBank/regs_8<19>",  site "SLICE_X63Y68",  type = SLICEL  (RPM grid X163Y136)
	#7
unselect -all
	#8
select site 'SLICE_X48Y95'
	#site "SLICE_X48Y95",  type = SLICEL  (RPM grid X121Y190)
	#9
unselect -all
	#10
select site 'SLICE_X36Y86'
	#site "SLICE_X36Y86",  type = SLICEL  (RPM grid X97Y172)
	#11
unselect -all
	#12
select site 'SLICE_X36Y86'
	#site "SLICE_X36Y86",  type = SLICEL  (RPM grid X97Y172)
	#13
post block
	#<C6LUT>.
	#14
unselect -all
	#15
select comp 'ID_out_busA_reg<19>'
	#comp "ID_out_busA_reg<19>",  site "SLICE_X66Y71",  type = SLICEL  (RPM grid X169Y142)
	#16
unselect -all
	#17
select comp 'ID_out_busA_reg<19>'
	#comp "ID_out_busA_reg<19>",  site "SLICE_X66Y71",  type = SLICEL  (RPM grid X169Y142)
	#18
post block
