Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 3bbca218af53450cbecfeb7b27e08d41 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Test_Controller_func_synth xil_defaultlib.Test_Controller xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.LFSR
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Collision
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.xil_defaultlib_CRC32_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Receiver
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.xil_defaultlib_CRC32
Compiling module xil_defaultlib.Transmitter
Compiling module xil_defaultlib.Controller
Compiling architecture behavioral of entity xil_defaultlib.test_controller
Built simulation snapshot Test_Controller_func_synth
