project -load State_Machine_Project_Verilog_syn.prj
