// Seed: 2990102448
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  initial begin
    if ((1)) begin
      id_3 = 1;
      id_1[1] <= id_4;
    end
    id_3 = id_2;
    SystemTFIdentifier(id_4, 1, 1, id_2, 1);
  end
endmodule
