// Seed: 2401281158
module module_1 (
    input  wor  id_0,
    output wire id_1,
    output tri1 id_2,
    input  wor  module_0
);
  assign id_1 = 1'b0;
  wire id_5, id_6;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  wand  id_6,
    output uwire id_7,
    input  wor   id_8,
    input  uwire id_9,
    output tri0  id_10,
    output tri   id_11
);
  assign id_5 = 1;
  wire id_13;
  integer id_14 (
      id_0,
      (!id_2) === {(1'd0), 1}
  );
  module_0(
      id_8, id_10, id_5, id_9
  );
  nand (id_7, id_13, id_3, id_4, id_0, id_2, id_8, id_14, id_6, id_1);
  assign id_11 = id_9;
endmodule
