Analysis & Synthesis report for Simulations
Mon Feb 05 13:37:06 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Sim1|readSideDriver:inst1|currentState
 11. State Machine - |Sim1|writeSideDriver:inst|state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sync_2ff:inst3
 19. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component
 20. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated
 21. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_9u6:rdptr_g1p
 22. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_5cc:wrptr_g1p
 23. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|altsyncram_di71:fifo_ram
 24. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 25. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe10
 26. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_8d9:wrfull_reg
 27. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_brp
 28. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_bwp
 29. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 30. Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe19
 31. Source assignments for sync_2ff:inst4
 32. Parameter Settings for User Entity Instance: newpll:inst5|newpll_0002:newpll_inst|altera_pll:altera_pll_i
 33. Parameter Settings for User Entity Instance: FIFo1:inst2|dcfifo:dcfifo_component
 34. dcfifo Parameter Settings by Entity Instance
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Feb 05 13:37:06 2018      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; Simulations                                ;
; Top-level Entity Name           ; Sim1                                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 153                                        ;
; Total pins                      ; 35                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 80                                         ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Sim1               ; Simulations        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; ../newpll/newpll_0002.v          ; yes             ; User Verilog HDL File              ; C:/Users/Dypole/Documents/FIFO_Version/newpll/newpll_0002.v                  ;         ;
; ../writeSideDriver.vhd           ; yes             ; User VHDL File                     ; C:/Users/Dypole/Documents/FIFO_Version/writeSideDriver.vhd                   ;         ;
; ../sync_2ff.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Dypole/Documents/FIFO_Version/sync_2ff.vhd                          ;         ;
; ../readSideDriver.vhd            ; yes             ; User VHDL File                     ; C:/Users/Dypole/Documents/FIFO_Version/readSideDriver.vhd                    ;         ;
; ../newpll.vhd                    ; yes             ; User Wizard-Generated File         ; C:/Users/Dypole/Documents/FIFO_Version/newpll.vhd                            ;         ;
; ../FIFo1.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Dypole/Documents/FIFO_Version/FIFo1.vhd                             ;         ;
; Sim1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/Sim1.bdf                  ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v                  ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf                    ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc             ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc                  ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc                ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc                   ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc             ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc           ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                ;         ;
; db/dcfifo_svs1.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dcfifo_svs1.tdf        ;         ;
; db/a_gray2bin_a9b.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/a_gray2bin_a9b.tdf     ;         ;
; db/a_graycounter_9u6.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/a_graycounter_9u6.tdf  ;         ;
; db/a_graycounter_5cc.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/a_graycounter_5cc.tdf  ;         ;
; db/altsyncram_di71.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/altsyncram_di71.tdf    ;         ;
; db/alt_synch_pipe_nc8.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/alt_synch_pipe_nc8.tdf ;         ;
; db/dffpipe_jd9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_jd9.tdf        ;         ;
; db/dffpipe_8d9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_8d9.tdf        ;         ;
; db/dffpipe_ad9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_ad9.tdf        ;         ;
; db/alt_synch_pipe_oc8.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/alt_synch_pipe_oc8.tdf ;         ;
; db/dffpipe_kd9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/dffpipe_kd9.tdf        ;         ;
; db/cmpr_qu5.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/cmpr_qu5.tdf           ;         ;
; db/cmpr_pu5.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/cmpr_pu5.tdf           ;         ;
; db/mux_5r7.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Dypole/Documents/FIFO_Version/Simulations/db/mux_5r7.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 94          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 131         ;
;     -- 7 input functions                    ; 4           ;
;     -- 6 input functions                    ; 42          ;
;     -- 5 input functions                    ; 8           ;
;     -- 4 input functions                    ; 7           ;
;     -- <=3 input functions                  ; 70          ;
;                                             ;             ;
; Dedicated logic registers                   ; 153         ;
;                                             ;             ;
; I/O pins                                    ; 35          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 80          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 173         ;
; Total fan-out                               ; 1244        ;
; Average fan-out                             ; 3.32        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |Sim1                                         ; 131 (0)           ; 153 (0)      ; 80                ; 0          ; 35   ; 0            ; |Sim1                                                                                                                 ; work         ;
;    |FIFo1:inst2|                              ; 29 (0)            ; 77 (0)       ; 80                ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|               ; 29 (0)            ; 77 (0)       ; 80                ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_svs1:auto_generated|         ; 29 (7)            ; 77 (16)      ; 80                ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated                                                  ; work         ;
;             |a_gray2bin_a9b:wrptr_g_gray2bin| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_gray2bin_a9b:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_a9b:ws_dgrp_gray2bin| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_gray2bin_a9b:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_5cc:wrptr_g1p|     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_5cc:wrptr_g1p                      ; work         ;
;             |a_graycounter_9u6:rdptr_g1p|     ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_9u6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_nc8:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                       ; work         ;
;                |dffpipe_jd9:dffpipe10|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe10 ; work         ;
;             |alt_synch_pipe_oc8:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                       ; work         ;
;                |dffpipe_kd9:dffpipe19|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe19 ; work         ;
;             |altsyncram_di71:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 80                ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|altsyncram_di71:fifo_ram                         ; work         ;
;             |dffpipe_8d9:wrfull_reg|          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_8d9:wrfull_reg                           ; work         ;
;             |dffpipe_ad9:ws_brp|              ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_brp                               ; work         ;
;             |dffpipe_ad9:ws_bwp|              ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_bwp                               ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                   ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                   ; work         ;
;    |newpll:inst5|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|newpll:inst5                                                                                                    ; work         ;
;       |newpll_0002:newpll_inst|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|newpll:inst5|newpll_0002:newpll_inst                                                                            ; work         ;
;          |altera_pll:altera_pll_i|            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|newpll:inst5|newpll_0002:newpll_inst|altera_pll:altera_pll_i                                                    ; work         ;
;    |readSideDriver:inst1|                     ; 96 (96)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |Sim1|readSideDriver:inst1                                                                                            ; work         ;
;    |sync_2ff:inst3|                           ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|sync_2ff:inst3                                                                                                  ; work         ;
;    |sync_2ff:inst4|                           ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|sync_2ff:inst4                                                                                                  ; work         ;
;    |writeSideDriver:inst|                     ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Sim1|writeSideDriver:inst                                                                                            ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|altsyncram_di71:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 20           ; 4            ; 20           ; 80   ; None ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; FIFO         ; 14.1    ; N/A          ; N/A          ; |Sim1|FIFo1:inst2 ; ../FIFo1.vhd    ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Sim1|readSideDriver:inst1|currentState                                                                                                                                                                                           ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------------+
; Name                      ; currentState.SYNCHIGH ; currentState.CLOCKDOWN ; currentState.WRITEDATABIT ; currentState.SYNCLOW ; currentState.s0 ; currentState.s4 ; currentState.s3 ; currentState.s2 ; currentState.s1 ; currentState.PRESYNCLOW ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------------+
; currentState.PRESYNCLOW   ; 0                     ; 0                      ; 0                         ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                       ;
; currentState.s1           ; 0                     ; 0                      ; 0                         ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 1                       ;
; currentState.s2           ; 0                     ; 0                      ; 0                         ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 1                       ;
; currentState.s3           ; 0                     ; 0                      ; 0                         ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 1                       ;
; currentState.s4           ; 0                     ; 0                      ; 0                         ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 1                       ;
; currentState.s0           ; 0                     ; 0                      ; 0                         ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 1                       ;
; currentState.SYNCLOW      ; 0                     ; 0                      ; 0                         ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                       ;
; currentState.WRITEDATABIT ; 0                     ; 0                      ; 1                         ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                       ;
; currentState.CLOCKDOWN    ; 0                     ; 1                      ; 0                         ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                       ;
; currentState.SYNCHIGH     ; 1                     ; 0                      ; 0                         ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                       ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |Sim1|writeSideDriver:inst|state                ;
+----------+----------+----------+----------+----------+----------+
; Name     ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 1        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                   ;
+--------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------+------------------------------------------------------------------+--------------------------------------------+
; sync_2ff:inst4|ff2 ; yes                                                              ; yes                                        ;
; sync_2ff:inst3|ff2 ; yes                                                              ; yes                                        ;
; sync_2ff:inst4|ff1 ; yes                                                              ; yes                                        ;
; sync_2ff:inst3|ff1 ; yes                                                              ; yes                                        ;
+--------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                         ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------------+------------------------+
; readSideDriver:inst1|DATA_OUT                      ; readSideDriver:inst1|currentState.CLOCKDOWN ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                             ;                        ;
+----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+----------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                ; Reason for Removal                             ;
+----------------------------------------------------------------------------------------------+------------------------------------------------+
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_bwp|dffe20a[2] ; Lost fanout                                    ;
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_brp|dffe20a[2] ; Lost fanout                                    ;
; readSideDriver:inst1|outputWord[1]                                                           ; Merged with readSideDriver:inst1|outputWord[0] ;
; readSideDriver:inst1|outputWord[0]                                                           ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 4                                                        ;                                                ;
+----------------------------------------------------------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 153   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                    ;
+-------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------+---------+
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_5cc:wrptr_g1p|counter7a0 ; 6       ;
; readSideDriver:inst1|outputWord[2]                                                                    ; 2       ;
; readSideDriver:inst1|outputWord[22]                                                                   ; 1       ;
; readSideDriver:inst1|outputWord[18]                                                                   ; 1       ;
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 6       ;
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 6       ;
; FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_9u6:rdptr_g1p|counter5a0 ; 7       ;
; Total number of inverted registers = 7                                                                ;         ;
+-------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Sim1|readSideDriver:inst1|outputWord[22] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for sync_2ff:inst3                             ;
+-----------------------------+------------------------+------+-----+
; Assignment                  ; Value                  ; From ; To  ;
+-----------------------------+------------------------+------+-----+
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; ff1 ;
; PRESERVE_REGISTER           ; on                     ; -    ; ff1 ;
; PRESERVE_REGISTER           ; on                     ; -    ; ff2 ;
+-----------------------------+------------------------+------+-----+


+------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------+
; Assignment                      ; Value ; From ; To        ;
+---------------------------------+-------+------+-----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -         ;
+---------------------------------+-------+------+-----------+


+---------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------+
; Assignment                      ; Value ; From ; To                                   ;
+---------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                    ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_9u6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_5cc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|altsyncram_di71:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                        ;
+-----------------------+-------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                         ;
+-----------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                        ;
+-----------------------+-------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                         ;
+-----------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe19 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for sync_2ff:inst4                             ;
+-----------------------------+------------------------+------+-----+
; Assignment                  ; Value                  ; From ; To  ;
+-----------------------------+------------------------+------+-----+
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; ff1 ;
; PRESERVE_REGISTER           ; on                     ; -    ; ff1 ;
; PRESERVE_REGISTER           ; on                     ; -    ; ff2 ;
+-----------------------------+------------------------+------+-----+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: newpll:inst5|newpll_0002:newpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 60.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFo1:inst2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------+
; Parameter Name          ; Value       ; Type                                     ;
+-------------------------+-------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 20          ; Signed Integer                           ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                           ;
; LPM_WIDTHU              ; 3           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                  ;
; USE_EAB                 ; ON          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_svs1 ; Untyped                                  ;
+-------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                     ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 1                                   ;
; Entity Instance            ; FIFo1:inst2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                          ;
;     -- LPM_WIDTH           ; 20                                  ;
;     -- LPM_NUMWORDS        ; 4                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                  ;
;     -- USE_EAB             ; ON                                  ;
+----------------------------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 153                         ;
;     CLR               ; 89                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 24                          ;
;     ENA SLD           ; 8                           ;
; arriav_lcell_comb     ; 136                         ;
;     arith             ; 30                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 102                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 42                          ;
; boundary_port         ; 35                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Feb 05 13:36:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Simulations -c Simulations
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/newpll/newpll_0002.v
    Info (12023): Found entity 1: newpll_0002
Info (12021): Found 2 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/writesidedriver.vhd
    Info (12022): Found design unit 1: writeSideDriver-a
    Info (12023): Found entity 1: writeSideDriver
Info (12021): Found 2 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/sync_2ff.vhd
    Info (12022): Found design unit 1: sync_2ff-a
    Info (12023): Found entity 1: sync_2ff
Info (12021): Found 2 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/readsidedriver.vhd
    Info (12022): Found design unit 1: readSideDriver-archname
    Info (12023): Found entity 1: readSideDriver
Info (12021): Found 2 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/newpll.vhd
    Info (12022): Found design unit 1: newpll-rtl
    Info (12023): Found entity 1: newpll
Info (12021): Found 2 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/fifo1.vhd
    Info (12022): Found design unit 1: fifo1-SYN
    Info (12023): Found entity 1: FIFo1
Info (12021): Found 2 design units, including 1 entities, in source file /users/dypole/documents/fifo_version/ad5791_spi_driver_2.vhd
    Info (12022): Found design unit 1: AD5791_SPI_Driver_2-archname
    Info (12023): Found entity 1: AD5791_SPI_Driver_2
Info (12021): Found 1 design units, including 1 entities, in source file sim1.bdf
    Info (12023): Found entity 1: Sim1
Info (12127): Elaborating entity "Sim1" for the top level hierarchy
Info (12128): Elaborating entity "writeSideDriver" for hierarchy "writeSideDriver:inst"
Info (12128): Elaborating entity "newpll" for hierarchy "newpll:inst5"
Info (12128): Elaborating entity "newpll_0002" for hierarchy "newpll:inst5|newpll_0002:newpll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "newpll:inst5|newpll_0002:newpll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "newpll:inst5|newpll_0002:newpll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "newpll:inst5|newpll_0002:newpll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sync_2ff" for hierarchy "sync_2ff:inst3"
Info (12128): Elaborating entity "FIFo1" for hierarchy "FIFo1:inst2"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFo1:inst2|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFo1:inst2|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_svs1.tdf
    Info (12023): Found entity 1: dcfifo_svs1
Info (12128): Elaborating entity "dcfifo_svs1" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf
    Info (12023): Found entity 1: a_gray2bin_a9b
Info (12128): Elaborating entity "a_gray2bin_a9b" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_gray2bin_a9b:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf
    Info (12023): Found entity 1: a_graycounter_9u6
Info (12128): Elaborating entity "a_graycounter_9u6" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_9u6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf
    Info (12023): Found entity 1: a_graycounter_5cc
Info (12128): Elaborating entity "a_graycounter_5cc" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|a_graycounter_5cc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_di71.tdf
    Info (12023): Found entity 1: altsyncram_di71
Info (12128): Elaborating entity "altsyncram_di71" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|altsyncram_di71:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_8d9:wrfull_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf
    Info (12023): Found entity 1: dffpipe_ad9
Info (12128): Elaborating entity "dffpipe_ad9" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|dffpipe_ad9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_oc8
Info (12128): Elaborating entity "alt_synch_pipe_oc8" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pu5.tdf
    Info (12023): Found entity 1: cmpr_pu5
Info (12128): Elaborating entity "cmpr_pu5" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|cmpr_pu5:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7
Info (12128): Elaborating entity "mux_5r7" for hierarchy "FIFo1:inst2|dcfifo:dcfifo_component|dcfifo_svs1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "readSideDriver" for hierarchy "readSideDriver:inst1"
Warning (10631): VHDL Process Statement warning at readSideDriver.vhd(109): inferring latch(es) for signal or variable "DATA_OUT", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "DATA_OUT" at readSideDriver.vhd(109)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CLR" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 260 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 204 logic cells
    Info (21064): Implemented 20 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 758 megabytes
    Info: Processing ended: Mon Feb 05 13:37:06 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:16


