module rom #(
    parameter ADDR_WIDTH = 8,  // 256Ã—4B = 1 KiB
    parameter ROMFILE="../../src/memdump/addi.mem"
) (
    input clk,
    input read_enable,
    input [ADDR_WIDTH-1:0] address,
    output wire [31:0] data_out
);

    reg [31:0] mem [0:2**ADDR_WIDTH-1];
    reg [32:0] data_out_aux;

    assign data_out = data_out_aux[31:0];

    initial begin
        $readmemh(ROMFILE, mem);
    end

    always @(posedge clk) begin
        if (read_enable)
            data_out_aux <= mem[address];
        else
            data_out_aux <= 0;
    end

endmodule
