{
  "design": {
    "design_info": {
      "boundary_crc": "0xA4B1F023221764F1",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "Debounce_Switch_0": "",
      "uart_top_0": ""
    },
    "ports": {
      "iClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_iClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "iRst": {
        "direction": "I"
      },
      "iRx": {
        "direction": "I"
      },
      "oTx": {
        "direction": "O"
      },
      "ind_op1": {
        "direction": "O"
      },
      "ind_op2": {
        "direction": "O"
      },
      "ind_sol": {
        "direction": "O"
      },
      "ind_idle": {
        "direction": "O"
      }
    },
    "components": {
      "Debounce_Switch_0": {
        "vlnv": "xilinx.com:module_ref:Debounce_Switch:1.0",
        "xci_name": "design_1_Debounce_Switch_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debounce_Switch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_iClk",
                "value_src": "default_prop"
              }
            }
          },
          "i_Switch": {
            "direction": "I"
          },
          "o_Switch": {
            "direction": "O"
          }
        }
      },
      "uart_top_0": {
        "vlnv": "xilinx.com:module_ref:uart_top:1.0",
        "xci_name": "design_1_uart_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "iClk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_iClk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "iRst": {
            "direction": "I"
          },
          "iRx": {
            "direction": "I"
          },
          "oTx": {
            "direction": "O"
          },
          "ind_op1": {
            "direction": "O"
          },
          "ind_op2": {
            "direction": "O"
          },
          "ind_sol": {
            "direction": "O"
          },
          "ind_idle": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Debounce_Switch_0_o_Switch": {
        "ports": [
          "Debounce_Switch_0/o_Switch",
          "uart_top_0/iRst"
        ]
      },
      "i_Clk_0_1": {
        "ports": [
          "iClk",
          "Debounce_Switch_0/i_Clk",
          "uart_top_0/iClk"
        ]
      },
      "i_Switch_0_1": {
        "ports": [
          "iRst",
          "Debounce_Switch_0/i_Switch"
        ]
      },
      "iRx_0_1": {
        "ports": [
          "iRx",
          "uart_top_0/iRx"
        ]
      },
      "uart_top_0_oTx": {
        "ports": [
          "uart_top_0/oTx",
          "oTx"
        ]
      },
      "uart_top_0_ind_op1": {
        "ports": [
          "uart_top_0/ind_op1",
          "ind_op1"
        ]
      },
      "uart_top_0_ind_op2": {
        "ports": [
          "uart_top_0/ind_op2",
          "ind_op2"
        ]
      },
      "uart_top_0_ind_sol": {
        "ports": [
          "uart_top_0/ind_sol",
          "ind_sol"
        ]
      },
      "uart_top_0_ind_idle": {
        "ports": [
          "uart_top_0/ind_idle",
          "ind_idle"
        ]
      }
    }
  }
}