{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 09:23:17 2014 " "Info: Processing started: Wed May 07 09:23:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] LED\[1\] 15.511 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"LED\[1\]\" is 15.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.146 ns) + CELL(0.393 ns) 7.401 ns SuperAdder:u1\|s\[0\]~294 2 COMB LCCOMB_X28_Y11_N18 2 " "Info: 2: + IC(6.146 ns) + CELL(0.393 ns) = 7.401 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 2; COMB Node = 'SuperAdder:u1\|s\[0\]~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { KEY[0] SuperAdder:u1|s[0]~294 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.811 ns SuperAdder:u1\|s\[0\]~295 3 COMB LCCOMB_X28_Y11_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 7.811 ns; Loc. = LCCOMB_X28_Y11_N20; Fanout = 1; COMB Node = 'SuperAdder:u1\|s\[0\]~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SuperAdder:u1|s[0]~294 SuperAdder:u1|s[0]~295 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 8.335 ns MUX3bit3to1:comb_54\|Mux2~355 4 COMB LCCOMB_X28_Y11_N6 9 " "Info: 4: + IC(0.249 ns) + CELL(0.275 ns) = 8.335 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 9; COMB Node = 'MUX3bit3to1:comb_54\|Mux2~355'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SuperAdder:u1|s[0]~295 MUX3bit3to1:comb_54|Mux2~355 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.275 ns) 9.614 ns MUX3bit3to1:comb_54\|Mux2~356 5 COMB LCCOMB_X29_Y7_N28 4 " "Info: 5: + IC(1.004 ns) + CELL(0.275 ns) = 9.614 ns; Loc. = LCCOMB_X29_Y7_N28; Fanout = 4; COMB Node = 'MUX3bit3to1:comb_54\|Mux2~356'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { MUX3bit3to1:comb_54|Mux2~355 MUX3bit3to1:comb_54|Mux2~356 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.079 ns) + CELL(2.818 ns) 15.511 ns LED\[1\] 6 PIN PIN_AF23 0 " "Info: 6: + IC(3.079 ns) + CELL(2.818 ns) = 15.511 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { MUX3bit3to1:comb_54|Mux2~356 LED[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.033 ns ( 32.45 % ) " "Info: Total cell delay = 5.033 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.478 ns ( 67.55 % ) " "Info: Total interconnect delay = 10.478 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.511 ns" { KEY[0] SuperAdder:u1|s[0]~294 SuperAdder:u1|s[0]~295 MUX3bit3to1:comb_54|Mux2~355 MUX3bit3to1:comb_54|Mux2~356 LED[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.511 ns" { KEY[0] {} KEY[0]~combout {} SuperAdder:u1|s[0]~294 {} SuperAdder:u1|s[0]~295 {} MUX3bit3to1:comb_54|Mux2~355 {} MUX3bit3to1:comb_54|Mux2~356 {} LED[1] {} } { 0.000ns 0.000ns 6.146ns 0.000ns 0.249ns 1.004ns 3.079ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.275ns 0.275ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 07 09:23:17 2014 " "Info: Processing ended: Wed May 07 09:23:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
