Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Apr 14 19:43:47 2024
| Host         : DESKTOP-VKP0780 running 64-bit major release  (build 9200)
| Command      : report_drc -file fir_filter_VIO_ILA_drc_opted.rpt -pb fir_filter_VIO_ILA_drc_opted.pb -rpx fir_filter_VIO_ILA_drc_opted.rpx
| Design       : fir_filter_VIO_ILA
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+--------+----------+--------------------+------------+
| Rule   | Severity | Description        | Violations |
+--------+----------+--------------------+------------+
| DPIP-1 | Warning  | Input pipelining   | 4          |
| ZPS7-1 | Warning  | PS7 block required | 1          |
+--------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP fir_filter_inst/sum_1_reg[0] input fir_filter_inst/sum_1_reg[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP fir_filter_inst/sum_1_reg[0] input fir_filter_inst/sum_1_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP fir_filter_inst/sum_1_reg[1] input fir_filter_inst/sum_1_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP fir_filter_inst/sum_1_reg[1] input fir_filter_inst/sum_1_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


