set mydesign c3540
c3540
remove_design -all
1
analyze -f verilog ${mydesign}.v
Running PRESTO HDLC
Compiling source file ./c3540.v
Presto compilation completed successfully.
Loading db file '/localdisk/libraries/UMCL18U250D2_2.4/design_compiler/umcl18u250t2_wc.db'
1
elaborate $mydesign
Loading db file '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/libraries/syn/standard.sldb'
Warning: The library named umcl18u250t2_wc specifies a very small trip-point value (0). (TIM-163)
Warning: The library named umcl18u250t2_wc specifies a very small trip-point value (0). (TIM-163)
  Loading link library 'umcl18u250t2_wc'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c3540'.
1
current_design $mydesign
Current design is 'c3540'.
{c3540}
create_clock -period 8  -name clk
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
set_clock_latency    2  clk
1
set_input_delay      2 -clock clk [remove_from_collection [all_inputs] clk]
Warning: Nothing implicitly matched 'clk' (SEL-003)
1
set_output_delay     2 -clock clk [all_outputs]
1
set_driving_cell -library umcl18u250t2_wc -lib_cell INVD1 [remove_from_collection [all_inputs] clk]
Warning: Nothing implicitly matched 'clk' (SEL-003)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
1
set_load 0.1 [all_outputs]
1
set_max_fanout 8 [all_inputs]
1
set_fanout_load 8 [all_outputs]
1
set_max_area 0
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c3540'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   12220.8      0.15       0.4      21.1
    0:00:06   12220.8      0.15       0.4      21.1
    0:00:06   12220.8      0.15       0.4      21.1
    0:00:06   12220.8      0.15       0.4      21.1
    0:00:06   12220.8      0.15       0.4      21.1
    0:00:06   10456.4      0.61       1.9      21.1
    0:00:06   10509.3      0.42       0.8      21.1
    0:00:06   10497.0      0.36       0.9      21.1
    0:00:06   10525.5      0.29       0.7      21.1
    0:00:07   10537.7      0.22       0.5      21.1
    0:00:07   10533.6      0.19       0.4      21.1
    0:00:07   10541.8      0.19       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10781.6      0.16       0.4      21.1
    0:00:07   10854.8      0.11       0.2      21.1 N5231
    0:00:07   10871.1      0.10       0.2      21.1



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   10871.1      0.10       0.2      21.1
    0:00:08   11074.4      0.10       0.2      21.1 N5360
    0:00:08   11407.7      0.08       0.1      21.1 N5231
    0:00:08   11647.6      0.04       0.1      21.1 N5360
    0:00:08   11517.5      0.00       0.0      21.1
    0:00:08   11517.5      0.00       0.0      21.1


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   11517.5      0.00       0.0      21.1
    0:00:08   11643.5      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   11643.5      0.00       0.0       0.0
    0:00:08   11643.5      0.00       0.0       0.0
    0:00:08   10838.6      0.00       0.0       0.0
    0:00:08   10785.7      0.00       0.0       0.0
    0:00:08   10785.7      0.00       0.0       0.0
    0:00:08   10785.7      0.00       0.0       0.0
    0:00:08   10785.7      0.00       0.0       0.0
    0:00:08   10785.7      0.00       0.0       0.0
    0:00:08   10610.9      0.07       0.1       0.0
    0:00:08   10554.0      0.07       0.2       0.0
    0:00:08   10549.9      0.07       0.2       0.0
    0:00:08   10549.9      0.07       0.2       0.0
    0:00:08   10549.9      0.07       0.2       0.0
    0:00:08   10549.9      0.07       0.2       0.0
    0:00:08   10549.9      0.07       0.2       0.0
    0:00:08   10549.9      0.07       0.2       0.0
    0:00:09   10680.0      0.01       0.0       0.0 N5360
    0:00:09   10663.7      0.00       0.0       0.0
    0:00:09   10537.7      0.02       0.0       0.0
    0:00:09   10497.1      0.02       0.0       0.0
    0:00:09   10497.1      0.02       0.0       0.0
    0:00:09   10497.1      0.02       0.0       0.0
    0:00:09   10497.1      0.02       0.0       0.0
    0:00:09   10497.1      0.02       0.0       0.0
    0:00:09   10497.1      0.02       0.0       0.0
    0:00:09   10521.4      0.01       0.0       0.0
    0:00:09   10761.3      0.00       0.0       0.0
Loading db file '/localdisk/libraries/UMCL18U250D2_2.4/design_compiler/umcl18u250t2_wc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)

****************************************
Report : constraint
        -all_violators
Design : c3540
Version: N-2017.09-SP3
Date   : Fri Jun 16 11:08:15 2023
****************************************


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   c3540                        0.00       10761.32       -10761.32 (VIOLATED)


1
write -format verilog -hierarchy -output ${mydesign}_synth.v
Writing verilog file '/localdisk/users/aven/vlsi_testing_lab2/exercise2/c3540_synth.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format verilog -hierarchy -output ${mydesign}_synth.v
Writing verilog file '/localdisk/users/aven/vlsi_testing_lab2/exercise2/c3540_synth.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf ${mydesign}_synth.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/localdisk/users/aven/vlsi_testing_lab2/exercise2/c3540_synth.sdf'. (WT-3)
1
write_sdc  ${mydesign}.sdc
1
1




################# ATPG ################# 

BUILD> read netlist c3540_synth.v
 Begin reading netlist ( c3540_synth.v )... 
 End parsing Verilog file c3540_synth.v with 0 errors. 
 End reading netlist: #modules=96, top=c3540, #lines=643, CPU_time=0.01 sec, Memory=0MB 
BUILD> read netlist /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v
 Begin reading netlists ( /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v )... 
 End reading netlists: #files=506, #errors=0, #modules=435, top=NOR4M2D4, #lines=29130, CPU_time=0.27 sec, Memory=11MB 
BUILD> run build_model c3540
 ------------------------------------------------------------------------------ 
 Begin build model for topcut = c3540 ... 
 ------------------------------------------------------------------------------ 
 There were 52 primitives and 0 faultable pins removed during model optimizations 
 End build model: #primitives=958, CPU_time=0.02 sec, Memory=1MB 
 ------------------------------------------------------------------------------ 
 Begin learning analyses... 
 End learning analyses, total learning CPU time=0.02 sec. 
 ------------------------------------------------------------------------------ 
DRC> run drc
 ------------------------------------------------------------------------------ 
 Begin scan design rules checking... 
 ------------------------------------------------------------------------------ 
 Begin simulating test protocol procedures... 
 Test protocol simulation completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin scan chain operation checking... 
 Scan chain operation checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin nonscan rules checking... 
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
 Nonscan rules checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin DRC dependent learning... 
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec 
 DRC dependent learning completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 DRC Summary Report 
 ------------------------------------------------------------------------------ 
 No violations occurred during DRC process. 
 Design rules checking was successful, total CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
TEST> add faults -all
 4150 faults were added to fault list. 
TEST> set patterns internal
TEST> run atpg
 ATPG performed for stuck fault model using internal pattern source. 
 ---------------------------------------------------------- 
 #patterns     #faults     #ATPG faults  test      process 
 stored     detect/active  red/au/abort  coverage  CPU time 
 ---------  -------------  ------------  --------  -------- 
 Begin deterministic ATPG: #uncollapsed_faults=4150, abort_limit=10... 
 32           3101   1049         0/0/0    74.72%      0.02 
 64            568    481         0/0/0    88.41%      0.03 
 94            226    255         0/0/0    93.86%      0.04 
 124           130    124         1/0/0    97.01%      0.05 
 148            60     64         1/0/0    98.46%      0.06 
 179            50     14         1/0/0    99.66%      0.07 
 189            14      0         1/0/0   100.00%      0.08 
  
     Uncollapsed Stuck Fault Summary Report 
 ----------------------------------------------- 
 fault class                     code   #faults 
 ------------------------------  ----  --------- 
 Detected                         DT       4149 
 Possibly detected                PT          0 
 Undetectable                     UD          1 
 ATPG untestable                  AU          0 
 Not detected                     ND          0 
 ----------------------------------------------- 
 total faults                              4150 
 test coverage                           100.00% 
 ----------------------------------------------- 
            Pattern Summary Report 
 ----------------------------------------------- 
 #internal patterns                         189 
     #basic_scan patterns                   189 
 ----------------------------------------------- 
TEST> write patterns my_vectors_c3540.v
 End writing file 'my_vectors_c3540.v' with 189 patterns, File_size = 23444, CPU_time = 0.0 s


############# 10.000 ###############

BUILD> read netlist c3540_synth.v
 Begin reading netlist ( c3540_synth.v )... 
 End parsing Verilog file c3540_synth.v with 0 errors. 
 End reading netlist: #modules=96, top=c3540, #lines=643, CPU_time=0.01 sec, Memory=0MB  
BUILD> read netlist /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v
 Begin reading netlists ( /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v )... 
 End reading netlists: #files=506, #errors=0, #modules=435, top=NOR4M2D4, #lines=29130, CPU_time=0.27 sec, Memory=11MB 
BUILD> run build_model c3540
 ------------------------------------------------------------------------------ 
 Begin build model for topcut = c3540 ... 
 ------------------------------------------------------------------------------ 
 There were 52 primitives and 0 faultable pins removed during model optimizations 
 End build model: #primitives=958, CPU_time=0.02 sec, Memory=1MB 
 ------------------------------------------------------------------------------ 
 Begin learning analyses... 
 End learning analyses, total learning CPU time=0.02 sec. 
 ------------------------------------------------------------------------------ 
DRC> run drc
 ------------------------------------------------------------------------------ 
 Begin scan design rules checking... 
 ------------------------------------------------------------------------------ 
 Begin simulating test protocol procedures... 
 Test protocol simulation completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin scan chain operation checking... 
 Scan chain operation checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin nonscan rules checking... 
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
 Nonscan rules checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin DRC dependent learning... 
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec 
 DRC dependent learning completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 DRC Summary Report 
 ------------------------------------------------------------------------------ 
 No violations occurred during DRC process. 
 Design rules checking was successful, total CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
TEST> add faults -all
 4150 faults were added to fault list. 
TEST> set random_patterns -length 10000
TEST> run atpg
 ATPG performed for stuck fault model using internal pattern source. 
 ---------------------------------------------------------- 
 #patterns     #faults     #ATPG faults  test      process 
 stored     detect/active  red/au/abort  coverage  CPU time 
 ---------  -------------  ------------  --------  -------- 
 Begin deterministic ATPG: #uncollapsed_faults=4150, abort_limit=10... 
 32           3101   1049         0/0/0    74.72%      0.02 
 64            568    481         0/0/0    88.41%      0.04 
 94            226    255         0/0/0    93.86%      0.04 
 124           130    124         1/0/0    97.01%      0.05 
 148            60     64         1/0/0    98.46%      0.06 
 179            50     14         1/0/0    99.66%      0.07 
 189            14      0         1/0/0   100.00%      0.07 
  
     Uncollapsed Stuck Fault Summary Report 
 ----------------------------------------------- 
 fault class                     code   #faults 
 ------------------------------  ----  --------- 
 Detected                         DT       4149 
 Possibly detected                PT          0 
 Undetectable                     UD          1 
 ATPG untestable                  AU          0 
 Not detected                     ND          0 
 ----------------------------------------------- 
 total faults                              4150 
 test coverage                           100.00% 
 ----------------------------------------------- 
            Pattern Summary Report 
 ----------------------------------------------- 
 #internal patterns                         189 
     #basic_scan patterns                   189 
 ----------------------------------------------- 
TEST> write patterns my_vectors_c3540_10000.v
 End writing file 'my_vectors_c3540_10000.v' with 189 patterns, File_size = 23444, CPU_time = 0.0 sec


############### 100.000 #################

BUILD> read netlist c3540_synth.v
 Begin reading netlist ( c3540_synth.v )... 
 End parsing Verilog file c3540_synth.v with 0 errors. 
 End reading netlist: #modules=96, top=c3540, #lines=643, CPU_time=0.01 sec, Memory=0MB 
BUILD> read netlist /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v
 Begin reading netlists ( /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v )... 
 End reading netlists: #files=506, #errors=0, #modules=435, top=NOR4M2D4, #lines=29130, CPU_time=0.28 sec, Memory=11MB 
BUILD> run build_model c3540
 ------------------------------------------------------------------------------ 
 Begin build model for topcut = c3540 ... 
 ------------------------------------------------------------------------------ 
 There were 52 primitives and 0 faultable pins removed during model optimizations 
 End build model: #primitives=958, CPU_time=0.02 sec, Memory=1MB 
 ------------------------------------------------------------------------------ 
 Begin learning analyses... 
 End learning analyses, total learning CPU time=0.01 sec. 
 ------------------------------------------------------------------------------ 
DRC> run drc
 ------------------------------------------------------------------------------ 
 Begin scan design rules checking... 
 ------------------------------------------------------------------------------ 
 Begin simulating test protocol procedures... 
 Test protocol simulation completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin scan chain operation checking... 
 Scan chain operation checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin nonscan rules checking... 
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
 Nonscan rules checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin DRC dependent learning... 
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec 
 DRC dependent learning completed, CPU time=0.01 sec. 
 ------------------------------------------------------------------------------ 
 DRC Summary Report 
 ------------------------------------------------------------------------------ 
 No violations occurred during DRC process. 
 Design rules checking was successful, total CPU time=0.01 sec. 
 ------------------------------------------------------------------------------ 
TEST> add faults -all
 4150 faults were added to fault list. 
TEST> set random_patterns -length 100000
TEST> run atpg
 ATPG performed for stuck fault model using internal pattern source. 
 ---------------------------------------------------------- 
 #patterns     #faults     #ATPG faults  test      process 
 stored     detect/active  red/au/abort  coverage  CPU time 
 ---------  -------------  ------------  --------  -------- 
 Begin deterministic ATPG: #uncollapsed_faults=4150, abort_limit=10... 
 32           3101   1049         0/0/0    74.72%      0.01 
 64            568    481         0/0/0    88.41%      0.02 
 94            226    255         0/0/0    93.86%      0.04 
 124           130    124         1/0/0    97.01%      0.05 
 148            60     64         1/0/0    98.46%      0.06 
 179            50     14         1/0/0    99.66%      0.07 
 189            14      0         1/0/0   100.00%      0.07 
  
     Uncollapsed Stuck Fault Summary Report 
 ----------------------------------------------- 
 fault class                     code   #faults 
 ------------------------------  ----  --------- 
 Detected                         DT       4149 
 Possibly detected                PT          0 
 Undetectable                     UD          1 
 ATPG untestable                  AU          0 
 Not detected                     ND          0 
 ----------------------------------------------- 
 total faults                              4150 
 test coverage                           100.00% 
 ----------------------------------------------- 
            Pattern Summary Report 
 ----------------------------------------------- 
 #internal patterns                         189 
     #basic_scan patterns                   189 
 ----------------------------------------------- 
TEST> write patterns my_vectors_c3540_100000.v
 End writing file 'my_vectors_c3540_100000.v' with 189 patterns, File_size = 23444, CPU_time = 0.0 sec


############ 1.000.000 ###############

BUILD> read netlist c3540_synth.v
 Begin reading netlist ( c3540_synth.v )... 
 End parsing Verilog file c3540_synth.v with 0 errors. 
 End reading netlist: #modules=96, top=c3540, #lines=643, CPU_time=0.01 sec, Memory=0MB 
BUILD> read netlist /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v
 Begin reading netlists ( /localdisk/libraries/UMCL18U250D2_2.4/verilog_simulation_models/*.v )... 
 End reading netlists: #files=506, #errors=0, #modules=435, top=NOR4M2D4, #lines=29130, CPU_time=0.27 sec, Memory=11MB 
BUILD> run build_model c3540
 ------------------------------------------------------------------------------ 
 Begin build model for topcut = c3540 ... 
 ------------------------------------------------------------------------------ 
 There were 52 primitives and 0 faultable pins removed during model optimizations 
 End build model: #primitives=958, CPU_time=0.02 sec, Memory=1MB 
 ------------------------------------------------------------------------------ 
 Begin learning analyses... 
 End learning analyses, total learning CPU time=0.01 sec. 
 ------------------------------------------------------------------------------ 
DRC> run drc
 ------------------------------------------------------------------------------ 
 Begin scan design rules checking... 
 ------------------------------------------------------------------------------ 
 Begin simulating test protocol procedures... 
 Test protocol simulation completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin scan chain operation checking... 
 Scan chain operation checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin nonscan rules checking... 
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
 Nonscan rules checking completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 Begin DRC dependent learning... 
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec 
 DRC dependent learning completed, CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
 DRC Summary Report 
 ------------------------------------------------------------------------------ 
 No violations occurred during DRC process. 
 Design rules checking was successful, total CPU time=0.00 sec. 
 ------------------------------------------------------------------------------ 
TEST> add faults -all
 4150 faults were added to fault list. 
TEST> set random_patterns -length 1000000
TEST> run atpg
 ATPG performed for stuck fault model using internal pattern source. 
 ---------------------------------------------------------- 
 #patterns     #faults     #ATPG faults  test      process 
 stored     detect/active  red/au/abort  coverage  CPU time 
 ---------  -------------  ------------  --------  -------- 
 Begin deterministic ATPG: #uncollapsed_faults=4150, abort_limit=10... 
 32           3101   1049         0/0/0    74.72%      0.02 
 64            568    481         0/0/0    88.41%      0.04 
 94            226    255         0/0/0    93.86%      0.04 
 124           130    124         1/0/0    97.01%      0.05 
 148            60     64         1/0/0    98.46%      0.06 
 179            50     14         1/0/0    99.66%      0.07 
 189            14      0         1/0/0   100.00%      0.08 
  
     Uncollapsed Stuck Fault Summary Report 
 ----------------------------------------------- 
 fault class                     code   #faults 
 ------------------------------  ----  --------- 
 Detected                         DT       4149 
 Possibly detected                PT          0 
 Undetectable                     UD          1 
 ATPG untestable                  AU          0 
 Not detected                     ND          0 
 ----------------------------------------------- 
 total faults                              4150 
 test coverage                           100.00% 
 ----------------------------------------------- 
            Pattern Summary Report 
 ----------------------------------------------- 
 #internal patterns                         189 
     #basic_scan patterns                   189 
 ----------------------------------------------- 
TEST> write patterns my_vectors_c3540_1000000.v
 End writing file 'my_vectors_c3540_1000000.v' with 189 patterns, File_size = 23444, CPU_time = 0.0 sec