#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +v2k
 option[2]: +lint=TFIPC-L
 option[3]: /usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
 option[4]: -Mcc=gcc
 option[5]: -Mcplusplus=g++
 option[6]: -Masflags=
 option[7]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/cur/include 
 option[8]: -Mxllcflags=
 option[9]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/cur/include
 option[10]: -Mldflags= -rdynamic 
 option[11]: -Mout=simv
 option[12]: -Mamsrun=
 option[13]: -Mvcsaceobjs=
 option[14]: -Mobjects= /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so 
 option[15]: -Mexternalobj=
 option[16]: -Msaverestoreobj=/usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o
 option[17]: -Mcrt0=
 option[18]: -Mcrtn=
 option[19]: -Mcsrc=
 option[20]: -Msyslibs=-ldl 
 option[21]: -Xvcs_run_simv=1
 option[22]: -full64
 option[23]: +v2k
 option[24]: -debug_access+all
 option[25]: +vpi
 option[26]: +vcsd1
 option[27]: +itf+/usr/cad/synopsys/vcs/cur/linux64/lib/vcsdp_lite.tab
 option[28]: +lint=TFIPC-L
 option[29]: -picarchive
 option[30]: -sverilog
 option[31]: -gen_obj
 option[32]: -f
 option[33]: rtl_01.f
Chronologic Simulation VCS Release S-2021.09_Full64
Linux 3.10.0-1160.62.1.el7.x86_64 #1 SMP Tue Apr 5 16:57:59 UTC 2022 x86_64
CPU cores: 128
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8194 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=LAICHEN.m8.ntu.edu.tw
MANPATH=/usr/cad/synopsys/synthesis/cur/doc/syn/man
XDG_SESSION_ID=10123
XLOCALEDIR=/usr/cad/synopsys/icc2/cur/etc/locale
HOSTNAME=dcs-cpu01
UNAME=/bin/uname
SELINUX_ROLE_REQUESTED=
SCRNAME=vcs
VCS_DEPTH=0
HOST=dcs-cpu01
TERM=xterm
SHELL=/bin/tcsh
SSH_CLIENT=140.112.252.195 10198 30101
SELINUX_USE_CURRENT_RANGE=
MGC_LOCATION_MAP=NO_MAP
QTDIR=/usr/lib64/qt-3.3
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/1
LC_ALL=C
SG_HTML_BROWSER=/usr/bin/mozilla
SNPS_VCS_INTERNAL_ROOT_PID=2751312
QT_GRAPHICSSYSTEM_CHECKED=1
GROUP=DCSLab
USER=weiber
SC_HLPPATH=/usr/cad/synopsys/laker_oa/cur
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/cur/lib:/usr/cad/synopsys/vcs/cur/linux64/lib:/usr/lib64:/usr/local/lib:/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX64/://usr/cad/cadence/SSV/SSV_20.10.000/tools/lib/64bit:/usr/cad/cadence/SSV/SSV_20.10.000/tools/lib64:/usr/cad/cadence/SSV/SSV_20.10.000/tools/lib::/usr/cad/cadence/QUANTUS/QUANTUS_20.11.000/tools/lib/64bit:/usr/cad/cadence/QUANTUS/QUANTUS_20.11.000/tools/lib64:/usr/cad/cadence/QUANTUS/QUANTUS_20.11.000/tools/lib:::/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/lib/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/lib64:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/lib::/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib::/usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/lib/64bit:/usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/lib64:/usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/lib::/usr/cad/cadence/IC/IC_06.18.210/tools/lib:/usr/cad/cadence/IC/IC_06.18.210/tools/lib/64bit:/usr/cad/cadence/IC/IC_06.18.210/tools/lib64::/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/cur/linux64/clang
OVA_UUM=0
VCS_MODE_FLAG=64
VC_STATIC_HOME=/usr/cad/synopsys/vc_formal/cur/
MAIL=/var/spool/mail/weiber
PATH=.:/usr/cad/mentor/calibre/cur/bin:/usr/cad/synopsys/laker_oa/cur/bin:/usr/cad/synopsys/laker/cur/bin:/usr/cad/synopsys/spyglass/cur/SPYGLASS_HOME/bin:/usr/cad/synopsys/star-rcxt/cur/amd64_starrc/bin:/usr/cad/synopsys/icc2/cur/bin:/usr/cad/synopsys/icc/cur/amd64/syn/bin:/usr/bin/X11:/usr/cad/synopsys/primetime/cur/amd64/syn/bin:/usr/cad/synopsys/vc_formal/cur/bin:/usr/cad/synopsys/vcs/cur/bin:/usr/cad/synopsys/vcs/cur/linux/bin:/usr/cad/synopsys/vcs/cur/linux/util:/usr/cad/synopsys/vcs/cur/linux/flexlm:/usr/cad/synopsys/verdi/cur/bin:/usr/cad/synopsys/verdi/cur/nLint/bin:/usr/bin/X11:/usr/cad/synopsys/coreConsultant/cur/bin:/usr/cad/synopsys/synthesis/cur/amd64/syn/bin:/usr/cad/synopsys/lc/cur/bin:/usr/cad/cadence/SSV/SSV_20.10.000/tools/bin/64bit:/usr/cad/cadence/SSV/SSV_20.10.000/tools/bin:/usr/cad/cadence/QUANTUS/QUANTUS_20.11.000/tools/bin/64bit:/usr/cad/cadence/QUANTUS/QUANTUS_20.11.000/tools/bin:/usr/cad/cadence/JASPER/jasper_2021.03/bin:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/bin:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin:/usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/bin/64bit:/usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/bin:/usr/cad/cadence/IC/IC_06.18.210/tools/bin:/usr/cad/cadence/IC/IC_06.18.210/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.18.210/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.18.210/tools/bin/64bit:/usr/cad/cadence/IC/IC_06.18.210/tools/dracula/bin/64bit:/usr/cad/cadence/IC/IC_06.18.210/tools/dfII/bin/64bit:/home/processor_toolchain/riscv32i/bin:/home/processor_toolchain/riscv32ic/bin:/home/processor_toolchain/gcc-arm-none-eabi/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin
SNPS_VCS_INTERNAL_CURR_PID=2751312
PWD=/home/weiber/Georgia/01_RTL
VCS_HOME=/usr/cad/synopsys/vcs/cur
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
EDITOR=/usr/bin/vim
LANG=en_US.UTF-8
Laker_TCL_ToolBox=1
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
KDEDIRS=/usr
VMR_MODE_FLAG=64
SELINUX_LEVEL_REQUESTED=
VCS_CC=gcc
CDSHOME=/usr/cad/cadence/IC/IC_06.18.210
PRIMETIME=/usr/cad/synopsys/primetime/cur
SYNOPSYS=/usr/cad/synopsys/icc/cur
LM_LICENSE_FILE=1717@lsntu:26585@lshc:5280@lshc
CDS_Netlisting_Mode=Analog
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20250705050344_2751312
SHLVL=2
HOME=/home/weiber
OSTYPE=linux
MGC_HOME=/usr/cad/mentor/calibre/cur
Laker_TCL_L3=1
VCS_COM=/usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
MGC_TMPDIR=/tmp
VENDOR=unknown
MACHTYPE=x86_64
LOGNAME=weiber
QTLIB=/usr/lib64/qt-3.3/lib
SNPS_VCS_INTERNAL_ROOT_START_TIME=1751691824.252693919
SSH_CONNECTION=140.112.252.195 10198 192.168.1.201 30101
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/
sysc_uni_pwd=/home/weiber/Georgia/01_RTL
XDG_RUNTIME_DIR=/run/user/2027
DISPLAY=192.168.1.201:11.0
VCS_ARCH=linux64
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/cur/doc/syn/man
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
TOOL_HOME=/usr/cad/synopsys/vcs/cur/linux64
_=./simv
OLDPWD=/home/weiber/Georgia/01_RTL/simv.daidir/debug_dump/fsearch
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/cur/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/weiber/.dcs-cpu01-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+v2k
argv[2]=+lint=TFIPC-L
225 profile - 100
          CPU/Mem usage: 0.030 sys,  0.180 user,  258.08M mem
226 Elapsed time:    0:00:02    Sat Jul  5 13:03:48 2025
227 User CPU time used: 0 seconds
228 System CPU time used: 0 seconds
229 pliAppInit
230 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
231 FSDB_GATE is set.
232 FSDB_RTL is set.
233 FSDB_FIELDTYPE is set.
234 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
235 Enable Parallel Dumping.
236 pliAppMiscSet: New Sim Round
237 pliEntryInit
238 LIBSSCORE=found /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/libsscore_vcs202109.so through $LD_LIBRARY_PATH setting.
239 FSDB Dumper for VCS, Release Verdi_S-2021.09, Linux x86_64/64bit, 08/29/2021
240 (C) 1996 - 2021 by Synopsys, Inc.
241 sps_call_fsdbDumpfile_main at 0 : ./test.sv(90)
242 argv[0]: (top.fsdb)
243 *Verdi* : Create FSDB file 'top.fsdb'
244 [spi_vcs_vd_ppi_create_root]: no upf option
245 compile option from '/home/weiber/Georgia/01_RTL/simv.daidir/vcs_rebuild'.
246   "vcs '-full64' '-R' '+v2k' '-sverilog' '-f' 'rtl_01.f' '-debug_access+all' '+lint=TFIPC-L' 2>&1"
247 DVDI_is_vir_unload_enabled is enable
248 FSDB_VCS_ENABLE_NATIVE_VC is enable
249 sps_call_fsdbDumpvars_vd_main at 0 : ./test.sv(91)
250 argv[0]: (0)
251 argv[1]: (+all)
252 *Verdi* : Begin traversing the scopes, layer (0).
253 *Verdi* : Enable +all dumping.
254 *Verdi* : End of traversing.
255 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.180 user,  357.61M mem
                   incr: 0.000 sys,  0.000 user,  7.82M mem
                   accu: 0.000 sys,  0.000 user,  7.82M mem
              accu incr: 0.000 sys,  0.000 user,  7.82M mem

          Count usage: 2498 var,  2462 idcode,  180 callback
                 incr: 2498 var,  2462 idcode,  180 callback
                 accu: 2498 var,  2462 idcode,  180 callback
            accu incr: 2498 var,  2462 idcode,  180 callback
256 Elapsed time:    0:00:02    Sat Jul  5 13:03:48 2025
257 User CPU time used: 0 seconds
258 System CPU time used: 0 seconds
259 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.180 user,  358.80M mem
                   incr: 0.000 sys,  0.000 user,  1.19M mem
                   accu: 0.000 sys,  0.000 user,  9.02M mem
              accu incr: 0.000 sys,  0.000 user,  1.19M mem

          Count usage: 2498 var,  2462 idcode,  180 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 2498 var,  2462 idcode,  180 callback
            accu incr: 0 var,  0 idcode,  0 callback
260 Elapsed time:    0:00:02    Sat Jul  5 13:03:48 2025
261 User CPU time used: 0 seconds
262 System CPU time used: 0 seconds
263 End of simulation at 776815
264 Memory usage: 434.299 M
265 Maximum resident set size: 151 MB
266 Hard page faults: 0
267 Soft page faults: 25601
268 Elapsed time:    0:00:02    Sat Jul  5 13:03:48 2025
269 User CPU time used: 0 seconds
270 System CPU time used: 0 seconds
271 Begin FSDB profile info:
272 FSDB Writer : bc1(9119) bcn(1449013) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.007276) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
273 End FSDB profile info
274 FSDB closed. Name: top.fsdb Size: 46136
275 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
276                      - BlockUsed:11 Acquire:1460037 BufferUsed:17577201
277                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:8
278                      - MainProducerTime:0.347717620 TotalConsumerTime:0.049841222
279                      - ElapsedTime:0.168582000
280 Producer   0 profile - BlockUsed:11 Acquire:1460037 BufferUsed:17577201
281 Consumer   0 profile - Affinity:-1 CPUTime:0.049841222 LifeTime:0.098652184 (0.51%)
282                      - BlockUsed:11 Acquire:1460037 BufferUsed:17577201
283 SimExit
284 Elapsed time:    0:00:02    Sat Jul  5 13:03:48 2025
285 User CPU time used: 0 seconds
286 System CPU time used: 0 seconds
287 Sim process exit
