`timescale 1ns / 1ps

module reg_file(
    input             clk_i  ,
    input             rst_n_i

);
endmodule
