$date
	Sun Oct 23 08:25:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#117514
b11000 &
b11000 %
1$
b11000 !
1"
#117515
0"
#117518
b1100 &
b1100 %
#117522
b110 &
b110 %
#117526
b11 &
b11 %
#117530
b1010 &
b1010 %
#117534
b101 &
b101 %
#117538
b10000 &
b10000 %
#117542
b1000 &
b1000 %
#117546
b100 &
b100 %
#117550
b10 &
b10 %
#117554
b1 &
b1 %
1#
#117558
b0 &
0#
b0 %
0$
#1141459
b11101 !
1"
#1141462
b11101 &
b11101 %
1$
#1141463
0"
#1141466
b1011000 &
b1011000 %
#1141470
b101100 &
b101100 %
#1141474
b10110 &
b10110 %
#1141478
b1011 &
b1011 %
#1141482
b100010 &
b100010 %
#1141486
b10001 &
b10001 %
#1141490
b110100 &
b110100 %
#1141494
b11010 &
b11010 %
#1141498
b1101 &
b1101 %
#1141502
b101000 &
b101000 %
#1141506
b10100 &
b10100 %
#1141510
b1010 &
b1010 %
#1141514
b101 &
b101 %
#1141518
b10000 &
b10000 %
#1141522
b1000 &
b1000 %
#1141526
b100 &
b100 %
#1141530
b10 &
b10 %
#1141534
b1 &
1#
b1 %
#1141538
b0 &
b0 %
0#
0$
#2185908
b1 !
1"
#2185910
b1 &
b1 %
1$
#2185911
0"
#2185914
1#
#2185918
b0 &
0#
b0 %
0$
#4500012
