# CA_Project2
A pipelined CPU made with verilog, simulating cache miss delay.
