Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 18:28:26 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha1_w2_g1_i32_o32.rpt
| Design       : SHA1_AXI4_STREAM
| Device       : 7s50fgga484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 2434 |     0 |     32600 |  7.47 |
|   LUT as Logic          | 2434 |     0 |     32600 |  7.47 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         | 1470 |     0 |     65200 |  2.25 |
|   Register as Flip Flop | 1470 |     0 |     65200 |  2.25 |
|   Register as Latch     |    0 |     0 |     65200 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 164   |          Yes |           - |          Set |
| 1306  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     |  759 |     0 |      8150 |  9.31 |
|   SLICEL                                  |  459 |     0 |           |       |
|   SLICEM                                  |  300 |     0 |           |       |
| LUT as Logic                              | 2434 |     0 |     32600 |  7.47 |
|   using O5 output only                    |    0 |       |           |       |
|   using O6 output only                    | 2265 |       |           |       |
|   using O5 and O6                         |  169 |       |           |       |
| LUT as Memory                             |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |  913 |     0 |     32600 |  2.80 |
|   fully used LUT-FF pairs                 |  100 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  805 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  771 |       |           |       |
| Unique Control Sets                       |   56 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        75 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        75 |  0.00 |
|   RAMB18       |    0 |     0 |       150 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       120 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   80 |     0 |       250 | 32.00 |
|   IOB Master Pads           |   38 |       |           |       |
|   IOB Slave Pads            |   40 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 1306 |        Flop & Latch |
| LUT6     | 1101 |                 LUT |
| LUT5     |  478 |                 LUT |
| LUT4     |  430 |                 LUT |
| LUT2     |  391 |                 LUT |
| LUT3     |  183 |                 LUT |
| FDPE     |  164 |        Flop & Latch |
| CARRY4   |   88 |          CarryLogic |
| IBUF     |   41 |                  IO |
| OBUF     |   39 |                  IO |
| LUT1     |   20 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 18:28:38 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha1_w2_g1_i32_o32.rpt -append
| Design       : SHA1_AXI4_STREAM
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/O_BUF/i_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][2]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ACLK rise@6.660ns - ACLK rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.402ns (21.397%)  route 5.150ns (78.604%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 10.362 - 6.660 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    U20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.595    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.676 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.364     4.040    CORE/PRE_PROC/O_BUF/CLK
    SLICE_X9Y33          FDCE                                         r  CORE/PRE_PROC/O_BUF/i_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.379     4.419 r  CORE/PRE_PROC/O_BUF/i_ready_reg/Q
                         net (fo=78, routed)          1.163     5.582    CORE/PRE_PROC/I_BUF/out_ready
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.105     5.687 r  CORE/PRE_PROC/I_BUF/curr_queue[3][VAL]_i_2/O
                         net (fo=37, routed)          0.683     6.370    CORE/PRE_PROC/I_BUF/p_6_in[11]
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.105     6.475 r  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_8/O
                         net (fo=1, routed)           0.204     6.679    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_8_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.784 r  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_6/O
                         net (fo=18, routed)          0.770     7.554    CORE/PRE_PROC/I_BUF/p_2_in
    SLICE_X5Y29          LUT5 (Prop_lut5_I3_O)        0.126     7.680 r  CORE/PRE_PROC/I_BUF/curr_queue[11][VAL]_i_4/O
                         net (fo=1, routed)           0.456     8.137    CORE/PRE_PROC/I_BUF/curr_queue[11][VAL]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.267     8.404 r  CORE/PRE_PROC/I_BUF/curr_queue[11][VAL]_i_3/O
                         net (fo=28, routed)          0.628     9.031    CORE/PRE_PROC/I_BUF/p_0_in117_in
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.105     9.136 r  CORE/PRE_PROC/I_BUF/curr_queue[11][VAL]_i_2/O
                         net (fo=6, routed)           0.462     9.598    CORE/PRE_PROC/I_BUF/p_0_in[4]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.105     9.703 r  CORE/PRE_PROC/I_BUF/curr_queue[11][DATA][7]_i_7/O
                         net (fo=8, routed)           0.784    10.487    CORE/PRE_PROC/I_BUF/curr_queue[11][DATA][7]_i_7_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.105    10.592 r  CORE/PRE_PROC/I_BUF/curr_queue[11][DATA][2]_i_1/O
                         net (fo=1, routed)           0.000    10.592    CORE/PRE_PROC/I_BUF/curr_queue[11][DATA][2]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       6.660     6.660 r  
    U20                                               0.000     6.660 r  ACLK (IN)
                         net (fo=0)                   0.000     6.660    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.771     7.431 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.035    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.112 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.250    10.362    CORE/PRE_PROC/I_BUF/CLK
    SLICE_X12Y28         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][2]/C
                         clock pessimism              0.290    10.652    
                         clock uncertainty           -0.035    10.616    
    SLICE_X12Y28         FDCE (Setup_fdce_C_D)        0.072    10.688    CORE/PRE_PROC/I_BUF/curr_queue_reg[11][DATA][2]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.096    




