
---------- Begin Simulation Statistics ----------
final_tick                                27946543500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716640                       # Number of bytes of host memory used
host_op_rate                                   322365                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    44.04                       # Real time elapsed on the host
host_tick_rate                              634591612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      14196511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027947                       # Number of seconds simulated
sim_ticks                                 27946543500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.543334                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561730                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564307                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            560977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              109                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567770                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2297                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      14196511                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.589308                       # CPI: cycles per instruction
system.cpu.discardedOps                          2845                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4890949                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075517                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39665157                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178913                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         55893087                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650230     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073892     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357775     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196511                       # Class of committed instruction
system.cpu.tickCycles                        16227930                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       199076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        464102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       260556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       525622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198950                       # Transaction distribution
system.membus.trans_dist::CleanEvict              126                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264474                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       729128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 729128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29694464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29694464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265026                       # Request fanout histogram
system.membus.respLayer1.occupancy         1394621750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1260419500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          169                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       789833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                790688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33602240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33629888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          199490                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12732800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           464556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 464106     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    450      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             464556                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          523212000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         396966995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            634999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       34                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                      34                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264627                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            264627                       # number of overall misses
system.l2.overall_misses::total                265032                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20851115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20882071000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30956000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20851115000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20882071000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              423                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           264643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               265066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             423                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          264643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              265066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76434.567901                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78794.359608                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78790.753569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76434.567901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78794.359608                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78790.753569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198950                       # number of writebacks
system.l2.writebacks::total                    198950                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265026                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265026                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18204569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18231402000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18204569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18231402000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.955083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.955083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999849                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66417.079208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68794.618361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68790.994091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66417.079208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68794.618361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68790.994091                       # average overall mshr miss latency
system.l2.replacements                         199490                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       260392                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           260392                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       260392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       260392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          264474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264474                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20838617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20838617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78792.686616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78792.686616                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18193877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18193877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68792.686616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68792.686616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.957447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76434.567901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76434.567901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26832500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26832500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.955083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66417.079208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66417.079208                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.905325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81686.274510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81686.274510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10692500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10692500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72246.621622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72246.621622                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52466.333969                       # Cycle average of tags in use
system.l2.tags.total_refs                      525580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265026                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       115.866994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52350.466975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.800573                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        55240                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4469714                       # Number of tag accesses
system.l2.tags.data_accesses                  4469714                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16935808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16961664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12732800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12732800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            925195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         606007251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             606932446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       925195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           925195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      455612695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            455612695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      455612695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           925195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        606007251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1062545141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000903210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12429                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12429                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              722929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198950                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12360                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2458565750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7427803250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9276.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28026.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   242595                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198950                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    808.138044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   667.438743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.921211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2394      6.52%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1386      3.77%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2121      5.77%     16.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1765      4.80%     20.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1503      4.09%     24.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1763      4.80%     29.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1574      4.28%     34.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1008      2.74%     36.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23228     63.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36742                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.322713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.087744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.303409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        12428     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12429                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.123215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12408     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12429                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16961664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12731328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16961664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12732800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       606.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       455.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    606.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27946527000                       # Total gap between requests
system.mem_ctrls.avgGap                      60232.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16935808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12731328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 925194.917217580019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 606007250.950372457504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 455560023.013221621513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198950                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10288250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7417515000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 493858342000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25465.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28030.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2482323.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            131533080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             69907695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           944557740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          517850100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2205942960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6682466820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5104132320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15656390715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.226373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13089220750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    933140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13924182750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            130811940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             69528195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           947727900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          520548840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2205942960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6664243350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5119478400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15658281585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.294034                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13128694750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    933140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13884708750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1870619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1870619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1870619                       # number of overall hits
system.cpu.icache.overall_hits::total         1870619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32221000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32221000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32221000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32221000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1871042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1871042                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1871042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1871042                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76172.576832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76172.576832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76172.576832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76172.576832                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31798000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31798000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75172.576832                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75172.576832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75172.576832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75172.576832                       # average overall mshr miss latency
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1870619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1870619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1871042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1871042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76172.576832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76172.576832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31798000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31798000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75172.576832                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75172.576832                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.037546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1871042                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4423.267139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.037546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.397498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.404297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7484591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7484591                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5866310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5866310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5866339                       # number of overall hits
system.cpu.dcache.overall_hits::total         5866339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       526540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         526540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       526568                       # number of overall misses
system.cpu.dcache.overall_misses::total        526568                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42918847000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42918847000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42918847000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42918847000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81511.085578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81511.085578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81506.751265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81506.751265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       260392                       # number of writebacks
system.cpu.dcache.writebacks::total            260392                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       261921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       261921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       261921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       261921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       264619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       264619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       264643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       264643                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21246420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21246420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21248264500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21248264500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80290.608384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80290.608384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80290.294850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80290.294850                       # average overall mshr miss latency
system.cpu.dcache.replacements                 260547                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12021500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12021500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77060.897436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77060.897436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11091500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11091500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76493.103448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76493.103448                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3831285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3831285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       526384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       526384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  42906825500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42906825500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.120795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.120795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81512.404442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81512.404442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       261910                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       261910                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21235329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21235329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80292.690397                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80292.690397                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.491228                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.491228                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1844000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1844000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3849.619776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6131022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            264643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.167142                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3849.619776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3066                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25836431                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25836431                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27946543500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
