--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf -ucf
user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X10Y131.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.043ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.008ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y132.AQ     Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y132.A3     net (fanout=1)        0.456   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y132.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X14Y129.D2     net (fanout=2)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X14Y129.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X14Y129.C1     net (fanout=1)        0.606   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X14Y129.C      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X10Y131.C5     net (fanout=1)        0.476   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X10Y131.CLK    Tas                   0.030   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.614ns logic, 2.394ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X14Y132.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.338ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y132.AQ     Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y132.A3     net (fanout=1)        0.456   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y132.A      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X14Y132.AX     net (fanout=2)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X14Y132.CLK    Tdick                 0.015   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.463ns logic, 0.840ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y132.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.944ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y132.AQ     Tcklo                 0.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y132.A3     net (fanout=1)        0.456   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y132.CLK    Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.453ns logic, 0.456ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y132.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.188ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y132.AQ     Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y132.A3     net (fanout=1)        0.160   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y132.CLK    Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.063ns logic, 0.160ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X14Y132.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.341ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y132.AQ     Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y132.A3     net (fanout=1)        0.160   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y132.A      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X14Y132.AX     net (fanout=2)        0.153   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X14Y132.CLK    Tckdi       (-Th)     0.089   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.063ns logic, 0.313ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X10Y131.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.989ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.024ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y132.AQ     Tcklo                 0.118   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y132.A3     net (fanout=1)        0.160   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y132.A      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X14Y129.D2     net (fanout=2)        0.316   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X14Y129.D      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X14Y129.C1     net (fanout=1)        0.216   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X14Y129.C      Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X10Y131.C5     net (fanout=1)        0.188   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X10Y131.CLK    Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.024ns (0.144ns logic, 0.880ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X12Y132.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.080ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.341ns (Levels of Logic = 0)
  Clock Path Skew:      -7.374ns (2.062 - 9.436)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y129.DQ     Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X12Y132.SR     net (fanout=10)       0.750   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X12Y132.CLK    Trck                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.591ns logic, 0.750ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X12Y132.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.097ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.097ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X19Y130.D1     net (fanout=9)        2.042   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X19Y130.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X12Y132.CLK    net (fanout=4)        0.668   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.517ns logic, 3.580ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.485ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.485ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.DQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X19Y128.A2     net (fanout=8)        1.499   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X19Y128.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X19Y130.D2     net (fanout=1)        0.845   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X19Y130.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X12Y132.CLK    net (fanout=4)        0.668   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (0.473ns logic, 3.012ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.381ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.381ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.CQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X19Y128.A3     net (fanout=8)        1.395   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X19Y128.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X19Y130.D2     net (fanout=1)        0.845   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X19Y130.D      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X12Y132.CLK    net (fanout=4)        0.668   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.473ns logic, 2.908ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X12Y132.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.766ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      -3.683ns (1.954 - 5.637)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y129.DQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X12Y132.SR     net (fanout=10)       0.296   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X12Y132.CLK    Tremck      (-Th)    -0.054   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.152ns logic, 0.296ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4139 paths analyzed, 1101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.466ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X0Y22.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X21Y119.D4     net (fanout=9)        0.943   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X0Y22.CE       net (fanout=19)       7.008   icon_control0<19>
    SLICE_X0Y22.CLK      Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (0.610ns logic, 8.821ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.012ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y121.C4     net (fanout=3)        0.729   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y121.CMUX   Tilo                  0.194   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X21Y119.D5     net (fanout=9)        0.539   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X0Y22.CE       net (fanout=19)       7.008   icon_control0<19>
    SLICE_X0Y22.CLK      Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      9.012ns (0.736ns logic, 8.276ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.958ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y119.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y118.A1     net (fanout=4)        0.592   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y118.A      Tilo                  0.068   U_ila_pro_0/U0/iDATA<161>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y119.D2     net (fanout=9)        0.792   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X0Y22.CE       net (fanout=19)       7.008   icon_control0<19>
    SLICE_X0Y22.CLK      Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      8.958ns (0.566ns logic, 8.392ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X78Y28.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.206ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X21Y119.D4     net (fanout=9)        0.943   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X78Y28.CE      net (fanout=19)       6.783   icon_control0<19>
    SLICE_X78Y28.CLK     Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      9.206ns (0.610ns logic, 8.596ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y121.C4     net (fanout=3)        0.729   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y121.CMUX   Tilo                  0.194   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X21Y119.D5     net (fanout=9)        0.539   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X78Y28.CE      net (fanout=19)       6.783   icon_control0<19>
    SLICE_X78Y28.CLK     Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      8.787ns (0.736ns logic, 8.051ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y119.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y118.A1     net (fanout=4)        0.592   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y118.A      Tilo                  0.068   U_ila_pro_0/U0/iDATA<161>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y119.D2     net (fanout=9)        0.792   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X78Y28.CE      net (fanout=19)       6.783   icon_control0<19>
    SLICE_X78Y28.CLK     Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      8.733ns (0.566ns logic, 8.167ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X4Y27.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X21Y119.D4     net (fanout=9)        0.943   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X4Y27.CE       net (fanout=19)       6.607   icon_control0<19>
    SLICE_X4Y27.CLK      Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      9.030ns (0.610ns logic, 8.420ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y121.C4     net (fanout=3)        0.729   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y121.CMUX   Tilo                  0.194   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X21Y119.D5     net (fanout=9)        0.539   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X4Y27.CE       net (fanout=19)       6.607   icon_control0<19>
    SLICE_X4Y27.CLK      Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      8.611ns (0.736ns logic, 7.875ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.557ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y119.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y118.A1     net (fanout=4)        0.592   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y118.A      Tilo                  0.068   U_ila_pro_0/U0/iDATA<161>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y119.D2     net (fanout=9)        0.792   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y119.D      Tilo                  0.068   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X4Y27.CE       net (fanout=19)       6.607   icon_control0<19>
    SLICE_X4Y27.CLK      Tceck                 0.093   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      8.557ns (0.566ns logic, 7.991ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y132.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y132.AQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X13Y132.A5     net (fanout=1)        0.062   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X13Y132.CLK    Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.043ns logic, 0.062ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE (SLICE_X23Y146.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y145.AQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE
    SLICE_X23Y146.AX     net (fanout=3)        0.101   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<4>
    SLICE_X23Y146.CLK    Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE (SLICE_X23Y146.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y145.DQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE
    SLICE_X23Y146.DX     net (fanout=3)        0.101   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<7>
    SLICE_X23Y146.CLK    Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y34.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y29.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y24.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.995ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X31Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y109.A4     net (fanout=3)        0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y109.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y102.SR     net (fanout=3)        0.628   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y102.CLK    Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.918ns logic, 1.042ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X31Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y109.A4     net (fanout=3)        0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y109.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y102.SR     net (fanout=3)        0.628   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y102.CLK    Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.918ns logic, 1.042ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X31Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y109.A4     net (fanout=3)        0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y109.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y102.SR     net (fanout=3)        0.628   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y102.CLK    Tsrck                 0.513   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.918ns logic, 1.042ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X30Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y109.A4     net (fanout=3)        0.153   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X28Y109.A      Tilo                  0.034   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X30Y106.SR     net (fanout=3)        0.182   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X30Y106.CLK    Tcksr       (-Th)    -0.049   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.181ns logic, 0.335ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X25Y119.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y110.D5     net (fanout=3)        0.121   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y110.D      Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X25Y119.CE     net (fanout=3)        0.284   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X25Y119.CLK    Tckce       (-Th)    -0.005   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.137ns logic, 0.405ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X25Y119.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y110.D5     net (fanout=3)        0.121   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y110.D      Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X25Y119.CE     net (fanout=3)        0.284   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X25Y119.CLK    Tckce       (-Th)    -0.005   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.137ns logic, 0.405ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.631ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X29Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y109.A5     net (fanout=3)        0.186   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y109.CLK    Tas                   0.073   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.410ns logic, 0.186ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X29Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y109.A5     net (fanout=3)        0.070   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y109.CLK    Tah         (-Th)     0.055   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 281 paths analyzed, 98 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X77Y95.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.243ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      7.208ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X21Y125.B1     net (fanout=9)        1.798   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X21Y125.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X77Y95.SR      net (fanout=3)        3.602   icon_control0<21>
    SLICE_X77Y95.CLK     Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      7.208ns (0.938ns logic, 6.270ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.221ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.186ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y121.C4     net (fanout=3)        0.729   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y121.C      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X21Y125.B2     net (fanout=2)        0.917   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X21Y125.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X77Y95.SR      net (fanout=3)        3.602   icon_control0<21>
    SLICE_X77Y95.CLK     Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (0.938ns logic, 5.248ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.074ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      6.039ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.BQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y121.C3     net (fanout=2)        0.582   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y121.C      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X21Y125.B2     net (fanout=2)        0.917   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X21Y125.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X77Y95.SR      net (fanout=3)        3.602   icon_control0<21>
    SLICE_X77Y95.CLK     Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (0.938ns logic, 5.101ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X62Y106.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.907ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.872ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X21Y125.B1     net (fanout=9)        1.798   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X21Y125.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X62Y106.SR     net (fanout=3)        2.266   icon_control0<21>
    SLICE_X62Y106.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (0.938ns logic, 4.934ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.885ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.850ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y121.C4     net (fanout=3)        0.729   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y121.C      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X21Y125.B2     net (fanout=2)        0.917   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X21Y125.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X62Y106.SR     net (fanout=3)        2.266   icon_control0<21>
    SLICE_X62Y106.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.938ns logic, 3.912ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.738ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.703ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.BQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y121.C3     net (fanout=2)        0.582   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y121.C      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X21Y125.B2     net (fanout=2)        0.917   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X21Y125.B      Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X62Y106.SR     net (fanout=3)        2.266   icon_control0<21>
    SLICE_X62Y106.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.938ns logic, 3.765ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X75Y107.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.277ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.242ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.381   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y112.A2     net (fanout=1)        0.870   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y112.A      Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X24Y121.D4     net (fanout=9)        0.988   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X24Y121.D      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X75Y107.SR     net (fanout=3)        2.446   icon_control0<20>
    SLICE_X75Y107.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (0.938ns logic, 4.304ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.775ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.740ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.DQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X23Y121.C2     net (fanout=8)        0.611   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X23Y121.C      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X24Y121.D2     net (fanout=2)        0.789   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X24Y121.D      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X75Y107.SR     net (fanout=3)        2.446   icon_control0<20>
    SLICE_X75Y107.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.894ns logic, 3.846ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.613ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y119.AQ     Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X23Y121.C3     net (fanout=8)        0.484   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X23Y121.C      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X24Y121.D2     net (fanout=2)        0.789   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X24Y121.D      Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/data<143>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X75Y107.SR     net (fanout=3)        2.446   icon_control0<20>
    SLICE_X75Y107.CLK    Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.894ns logic, 3.719ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X21Y126.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.079ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y125.BQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X21Y126.AX     net (fanout=1)        0.092   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X21Y126.CLK    Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X34Y125.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.127ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y125.DQ     Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X34Y125.D5     net (fanout=2)        0.121   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X34Y125.CLK    Tah         (-Th)     0.057   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.041ns logic, 0.121ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (SLICE_X21Y128.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.278ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y128.AQ     Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X21Y128.SR     net (fanout=1)        0.129   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X21Y128.CLK    Tremck      (-Th)    -0.069   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.184ns logic, 0.129ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 239 paths analyzed, 206 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X0Y22.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.507ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      7.507ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X18Y45.C2      net (fanout=25)       4.960   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X18Y45.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y22.A2       net (fanout=1)        2.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.507ns (0.405ns logic, 7.102ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.234ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X18Y45.C3      net (fanout=9)        3.687   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X18Y45.C       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y22.A2       net (fanout=1)        2.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (0.405ns logic, 5.829ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X4Y27.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.226ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      7.226ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X18Y45.C2      net (fanout=25)       4.960   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X18Y45.CMUX    Tilo                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X4Y27.A2       net (fanout=1)        1.731   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.226ns (0.535ns logic, 6.691ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.947ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.947ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X18Y45.C3      net (fanout=9)        3.687   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X18Y45.CMUX    Tilo                  0.192   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X4Y27.A2       net (fanout=1)        1.731   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (0.529ns logic, 5.418ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X0Y28.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.047ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      7.047ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X1Y37.A2       net (fanout=25)       5.497   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X1Y37.AMUX     Tilo                  0.194   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y28.A2       net (fanout=1)        1.019   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (0.531ns logic, 6.516ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.596ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.596ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X1Y37.A5       net (fanout=9)        4.047   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X1Y37.AMUX     Tilo                  0.193   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X0Y28.A2       net (fanout=1)        1.019   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (0.530ns logic, 5.066ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y1.CLKOUT1
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y1.CLKOUT1
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59948 paths analyzed, 14558 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.189ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5 (SLICE_X95Y141.BX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.933 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y119.AQ     Tcko                  0.381   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X70Y149.C1     net (fanout=36)       3.219   system/mac_tx_ready<2>
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X96Y139.C4     net (fanout=35)       1.882   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X96Y139.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT1101
    SLICE_X94Y141.A2     net (fanout=8)        0.763   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT110
    SLICE_X94Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT281
    SLICE_X95Y141.BX     net (fanout=1)        0.372   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<5>
    SLICE_X95Y141.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (0.875ns logic, 6.236ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.933 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y119.AQ     Tcko                  0.381   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X70Y149.C1     net (fanout=36)       3.219   system/mac_tx_ready<2>
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X94Y141.A6     net (fanout=35)       1.405   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X94Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT281
    SLICE_X95Y141.BX     net (fanout=1)        0.372   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<5>
    SLICE_X95Y141.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (0.681ns logic, 4.996ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.714 - 0.750)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y132.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.byteswapping_int
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr
    SLICE_X70Y149.C2     net (fanout=3)        1.804   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X96Y139.C4     net (fanout=35)       1.882   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X96Y139.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT1101
    SLICE_X94Y141.A2     net (fanout=8)        0.763   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT110
    SLICE_X94Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT281
    SLICE_X95Y141.BX     net (fanout=1)        0.372   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<5>
    SLICE_X95Y141.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (0.831ns logic, 4.821ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6 (SLICE_X95Y141.CX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.933 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y119.AQ     Tcko                  0.381   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X70Y149.C1     net (fanout=36)       3.219   system/mac_tx_ready<2>
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X96Y139.C4     net (fanout=35)       1.882   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X96Y139.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT1101
    SLICE_X94Y141.B1     net (fanout=8)        0.753   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT110
    SLICE_X94Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT291
    SLICE_X95Y141.CX     net (fanout=1)        0.373   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<6>
    SLICE_X95Y141.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (0.875ns logic, 6.227ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.933 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y119.AQ     Tcko                  0.381   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X70Y149.C1     net (fanout=36)       3.219   system/mac_tx_ready<2>
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X94Y141.B4     net (fanout=35)       1.561   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X94Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT291
    SLICE_X95Y141.CX     net (fanout=1)        0.373   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<6>
    SLICE_X95Y141.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (0.681ns logic, 5.153ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.714 - 0.750)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y132.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.byteswapping_int
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr
    SLICE_X70Y149.C2     net (fanout=3)        1.804   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X96Y139.C4     net (fanout=35)       1.882   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X96Y139.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT1101
    SLICE_X94Y141.B1     net (fanout=8)        0.753   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT110
    SLICE_X94Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT291
    SLICE_X95Y141.CX     net (fanout=1)        0.373   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<6>
    SLICE_X95Y141.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_6
    -------------------------------------------------  ---------------------------
    Total                                      5.643ns (0.831ns logic, 4.812ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3 (SLICE_X96Y138.DX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.999ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.932 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y119.AQ     Tcko                  0.381   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X70Y149.C1     net (fanout=36)       3.219   system/mac_tx_ready<2>
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X96Y139.C4     net (fanout=35)       1.882   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X96Y139.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT1101
    SLICE_X97Y141.C3     net (fanout=8)        0.501   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT110
    SLICE_X97Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT261
    SLICE_X96Y138.DX     net (fanout=1)        0.541   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<3>
    SLICE_X96Y138.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (0.856ns logic, 6.143ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.942ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.932 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y119.AQ     Tcko                  0.381   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X70Y149.C1     net (fanout=36)       3.219   system/mac_tx_ready<2>
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X97Y141.C6     net (fanout=35)       1.520   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X97Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT261
    SLICE_X96Y138.DX     net (fanout=1)        0.541   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<3>
    SLICE_X96Y138.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3
    -------------------------------------------------  ---------------------------
    Total                                      5.942ns (0.662ns logic, 5.280ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.713 - 0.750)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y132.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.byteswapping_int
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr
    SLICE_X70Y149.C2     net (fanout=3)        1.804   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/low_addr
    SLICE_X70Y149.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_selector/send_pending<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X96Y139.C4     net (fanout=35)       1.882   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X96Y139.CMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT1101
    SLICE_X97Y141.C3     net (fanout=8)        0.501   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT110
    SLICE_X97Y141.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT261
    SLICE_X96Y138.DX     net (fanout=1)        0.541   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_209_o_mux_92_OUT<3>
    SLICE_X96Y138.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_3
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (0.812ns logic, 4.728ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.355 - 0.316)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X97Y99.CQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.279   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.055ns (-0.224ns logic, 0.279ns route)
                                                              (-407.3% logic, 507.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAMB36_X4Y30.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.453 - 0.302)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_4 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y152.CQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<5>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/payload/address_4
    RAMB36_X4Y30.ADDRARDADDRL4 net (fanout=39)       0.171   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<4>
    RAMB36_X4Y30.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    -------------------------------------------------------  ---------------------------
    Total                                            0.172ns (0.001ns logic, 0.171ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.440 - 0.282)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y137.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X4Y27.DIADI2     net (fanout=1)        0.262   system/phy_en.phy_ipb_ctrl/udp_if/dia<2>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.083ns logic, 0.262ns route)
                                                          (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59949 paths analyzed, 14580 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.004ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28 (SLICE_X61Y77.AX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.174ns (0.607 - 0.781)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X69Y58.B5      net (fanout=229)      1.829   system/mac_rx_valid<0>
    SLICE_X69Y58.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o1
    SLICE_X75Y59.A1      net (fanout=59)       0.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
    SLICE_X75Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X61Y79.C4      net (fanout=48)       2.477   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X61Y79.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT21_SW1
    SLICE_X61Y79.D3      net (fanout=1)        0.333   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N90
    SLICE_X61Y79.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT21
    SLICE_X61Y77.AX      net (fanout=1)        0.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<28>
    SLICE_X61Y77.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (0.771ns logic, 6.024ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_arp_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (0.607 - 0.745)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_arp_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y74.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_arp
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_arp_sig
    SLICE_X69Y58.B2      net (fanout=81)       1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_arp
    SLICE_X69Y58.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o1
    SLICE_X75Y59.A1      net (fanout=59)       0.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/mac_rx_valid_pkt_drop_arp_AND_224_o
    SLICE_X75Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X61Y79.C4      net (fanout=48)       2.477   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT101
    SLICE_X61Y79.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT21_SW1
    SLICE_X61Y79.D3      net (fanout=1)        0.333   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/N90
    SLICE_X61Y79.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT21
    SLICE_X61Y77.AX      net (fanout=1)        0.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<28>
    SLICE_X61Y77.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (0.643ns logic, 5.698ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (0.607 - 0.781)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y59.A3      net (fanout=229)      0.959   system/mac_rx_valid<0>
    SLICE_X92Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y59.A5      net (fanout=674)      1.577   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT103
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT1031
    SLICE_X61Y79.D5      net (fanout=31)       1.806   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT103
    SLICE_X61Y79.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT21
    SLICE_X61Y77.AX      net (fanout=1)        0.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int[47]_MAC_addr[47]_mux_25_OUT<28>
    SLICE_X61Y77.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load_28
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (0.703ns logic, 4.850ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (SLICE_X61Y78.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (0.607 - 0.781)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y59.A3      net (fanout=229)      0.959   system/mac_rx_valid<0>
    SLICE_X92Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y50.A4      net (fanout=674)      2.365   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X61Y78.CE      net (fanout=28)       2.497   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X61Y78.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (0.919ns logic, 5.821ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.457ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (0.607 - 0.782)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y71.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X92Y59.A5      net (fanout=1)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X92Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y50.A4      net (fanout=674)      2.365   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X61Y78.CE      net (fanout=28)       2.497   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X61Y78.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (0.835ns logic, 5.622ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.607 - 0.781)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X64Y50.A3      net (fanout=229)      2.441   system/mac_rx_valid<0>
    SLICE_X64Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X61Y78.CE      net (fanout=28)       2.497   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X61Y78.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (0.851ns logic, 4.938ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (SLICE_X61Y78.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (0.607 - 0.781)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y59.A3      net (fanout=229)      0.959   system/mac_rx_valid<0>
    SLICE_X92Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y50.A4      net (fanout=674)      2.365   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X61Y78.CE      net (fanout=28)       2.497   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X61Y78.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (0.919ns logic, 5.821ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.457ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (0.607 - 0.782)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y71.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X92Y59.A5      net (fanout=1)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X92Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y50.A4      net (fanout=674)      2.365   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X61Y78.CE      net (fanout=28)       2.497   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X61Y78.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (0.835ns logic, 5.622ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.607 - 0.781)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X64Y50.A3      net (fanout=229)      2.441   system/mac_rx_valid<0>
    SLICE_X64Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.msk_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv1
    SLICE_X61Y78.CE      net (fanout=28)       2.497   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0364_inv
    SLICE_X61Y78.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (0.851ns logic, 4.938ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y88.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.286   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/sending (SLICE_X96Y115.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/req_send_block.sending_i (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/sending (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/req_send_block.sending_i to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/sending
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y115.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/req_send_block.sending_i
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/req_send_block.sending_i
    SLICE_X96Y115.A6     net (fanout=1)        0.045   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/req_send_block.sending_i
    SLICE_X96Y115.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/sending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/Mmux_req_send_block.sending_i_GND_201_o_MUX_1627_o11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_ram_selector/sending
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_74 (SLICE_X96Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_66 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_74 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_66 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y81.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_66
    SLICE_X96Y79.B6      net (fanout=2)        0.141   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<66>
    SLICE_X96Y79.CLK     Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<75>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT1001
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_74
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.021ns logic, 0.141ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (1.603 - 1.443)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y109.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A1      net (fanout=22)       3.079   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.400   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.767ns logic, 4.479ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (1.603 - 1.443)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y109.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A2      net (fanout=23)       2.992   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.400   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.854ns logic, 4.392ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.482 - 1.443)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y109.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A1      net (fanout=22)       3.079   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y62.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y62.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (0.767ns logic, 3.341ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.482 - 1.443)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y109.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A2      net (fanout=23)       2.992   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y62.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y62.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y62.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (0.854ns logic, 3.254ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (1.603 - 1.443)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y109.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.712   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.502ns logic, 3.712ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X15Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y107.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X15Y107.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X15Y107.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X15Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y110.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X15Y110.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X15Y110.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X15Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y111.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X15Y111.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X15Y111.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32413 paths analyzed, 16233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.201ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/gtx_rx_mux_inst/data_45 (SLICE_X79Y47.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_2_inst/gtx_rx_mux_inst/data_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.581ns (1.371 - 1.952)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i to usr/link_tracking_2_inst/gtx_rx_mux_inst/data_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y2.RXDATA13  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i
    SLICE_X79Y47.B2      net (fanout=18)       4.974   usr/rx_data<45>
    SLICE_X79Y47.CLK     Tas                   0.070   usr/link_tracking_2_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/Mmux_data[45]_rx_data_i[13]_MUX_2750_o11
                                                       usr/link_tracking_2_inst/gtx_rx_mux_inst/data_45
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (0.611ns logic, 4.974ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_92 (SLICE_X77Y70.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/data_cnt_1 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_92 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.371 - 1.561)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/data_cnt_1 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y20.BQ      Tcko                  0.381   usr/link_tracking_0_inst/gtx_rx_mux_inst/data_cnt<2>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_cnt_1
    SLICE_X77Y70.A1      net (fanout=226)      5.519   usr/link_tracking_0_inst/gtx_rx_mux_inst/data_cnt<1>
    SLICE_X77Y70.CLK     Tas                   0.073   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<95>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/Mmux_data[92]_rx_data_i[12]_MUX_2703_o11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_92
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (0.454ns logic, 5.519ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209 (SLICE_X87Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.712ns (1.370 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA1   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X87Y81.B6      net (fanout=15)       4.840   usr/rx_data<1>
    SLICE_X87Y81.CLK     Tas                   0.070   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/Mmux_data[209]_rx_data_i[1]_MUX_2586_o11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (0.611ns logic, 4.840ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_1 (SLICE_X65Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_1 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_1 to usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.BQ      Tcko                  0.098   usr/link_tracking_0_inst/vi2c_rx_data<3>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_1
    SLICE_X65Y39.BX      net (fanout=1)        0.092   usr/link_tracking_0_inst/vi2c_rx_data<1>
    SLICE_X65Y39.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte<3>
                                                       usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_2 (SLICE_X65Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_2 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_2 to usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.CQ      Tcko                  0.098   usr/link_tracking_0_inst/vi2c_rx_data<3>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_2
    SLICE_X65Y39.CX      net (fanout=1)        0.092   usr/link_tracking_0_inst/vi2c_rx_data<2>
    SLICE_X65Y39.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte<3>
                                                       usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_2
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_0 (SLICE_X65Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_0 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.734 - 0.629)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_0 to usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y40.AQ      Tcko                  0.098   usr/link_tracking_0_inst/vi2c_rx_data<3>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/vi2c_data_o_0
    SLICE_X65Y39.AX      net (fanout=1)        0.093   usr/link_tracking_0_inst/vi2c_rx_data<0>
    SLICE_X65Y39.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte<3>
                                                       usr/link_tracking_0_inst/ipb_vi2c_inst/crc_byte_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4073 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X34Y170.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.914 - 1.001)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y161.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X34Y161.A5     net (fanout=2)        0.590   system/rst/clkdiv/rst_b
    SLICE_X34Y161.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X34Y170.SR     net (fanout=7)        1.205   system/rst/clkdiv/rst_b_inv
    SLICE_X34Y170.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.940ns logic, 1.795ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/_i000060_28 (SLICE_X20Y58.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_0 (FF)
  Destination:          usr/_i000060_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_0 to usr/_i000060_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.AQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_0
    SLICE_X21Y54.A1      net (fanout=2)        0.899   usr/_i000060<0>
    SLICE_X21Y54.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B1      net (fanout=1)        0.714   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X20Y58.CE      net (fanout=8)        0.765   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X20Y58.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_28
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.399ns logic, 2.378ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_2 (FF)
  Destination:          usr/_i000060_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_2 to usr/_i000060_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_2
    SLICE_X21Y54.A2      net (fanout=2)        0.712   usr/_i000060<2>
    SLICE_X21Y54.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B1      net (fanout=1)        0.714   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X20Y58.CE      net (fanout=8)        0.765   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X20Y58.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_28
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.399ns logic, 2.191ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_8 (FF)
  Destination:          usr/_i000060_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.081 - 0.107)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_8 to usr/_i000060_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.381   usr/_i000060<11>
                                                       usr/_i000060_8
    SLICE_X21Y54.B1      net (fanout=2)        0.709   usr/_i000060<8>
    SLICE_X21Y54.COUT    Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B1      net (fanout=1)        0.714   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X20Y58.CE      net (fanout=8)        0.765   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X20Y58.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_28
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.394ns logic, 2.188ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/_i000060_29 (SLICE_X20Y58.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_0 (FF)
  Destination:          usr/_i000060_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_0 to usr/_i000060_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.AQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_0
    SLICE_X21Y54.A1      net (fanout=2)        0.899   usr/_i000060<0>
    SLICE_X21Y54.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B1      net (fanout=1)        0.714   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X20Y58.CE      net (fanout=8)        0.765   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X20Y58.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_29
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.399ns logic, 2.378ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_2 (FF)
  Destination:          usr/_i000060_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_2 to usr/_i000060_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.381   usr/_i000060<3>
                                                       usr/_i000060_2
    SLICE_X21Y54.A2      net (fanout=2)        0.712   usr/_i000060<2>
    SLICE_X21Y54.COUT    Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B1      net (fanout=1)        0.714   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X20Y58.CE      net (fanout=8)        0.765   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X20Y58.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_29
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.399ns logic, 2.191ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/_i000060_8 (FF)
  Destination:          usr/_i000060_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.081 - 0.107)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/_i000060_8 to usr/_i000060_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.381   usr/_i000060<11>
                                                       usr/_i000060_8
    SLICE_X21Y54.B1      net (fanout=2)        0.709   usr/_i000060<8>
    SLICE_X21Y54.COUT    Topcyb                0.404   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<1>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X21Y55.CMUX    Tcinc                 0.257   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B1      net (fanout=1)        0.714   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X21Y51.B       Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X20Y58.CE      net (fanout=8)        0.765   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X20Y58.CLK     Tceck                 0.284   usr/_i000060<31>
                                                       usr/_i000060_29
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.394ns logic, 2.188ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_0 (SLICE_X26Y168.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y168.AQ     Tcko                  0.115   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X26Y168.A5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<0>
    SLICE_X26Y168.CLK    Tah         (-Th)     0.039   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer<0>_rt
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_4 (SLICE_X26Y169.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_4 (FF)
  Destination:          system/rst/rst_fabric.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_4 to system/rst/rst_fabric.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y169.AQ     Tcko                  0.115   system/rst/rst_fabric.timer<7>
                                                       system/rst/rst_fabric.timer_4
    SLICE_X26Y169.A5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<4>
    SLICE_X26Y169.CLK    Tah         (-Th)     0.039   system/rst/rst_fabric.timer<7>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<4>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<7>
                                                       system/rst/rst_fabric.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_8 (SLICE_X26Y170.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_8 (FF)
  Destination:          system/rst/rst_fabric.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_8 to system/rst/rst_fabric.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y170.AQ     Tcko                  0.115   system/rst/rst_fabric.timer<11>
                                                       system/rst/rst_fabric.timer_8
    SLICE_X26Y170.A5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<8>
    SLICE_X26Y170.CLK    Tah         (-Th)     0.039   system/rst/rst_fabric.timer<11>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<8>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<11>
                                                       system/rst/rst_fabric.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clknetwork/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y1.CLKOUT1
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X5Y34.CLKARDCLKL
  Clock network: usr/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15304 paths analyzed, 6699 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/RXDATA_q_4 (SLICE_X90Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/daqlink_gtx_i/gtxe1_i (HSIO)
  Destination:          usr/daq_link/DAQ_Link_V6_i/RXDATA_q_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.477ns (1.375 - 1.852)
  Source Clock:         usr/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/daqlink_gtx_i/gtxe1_i to usr/daq_link/DAQ_Link_V6_i/RXDATA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y8.RXDATA4   Tgtxcko_RXDATA        0.541   usr/daq_link/daqlink_gtx_i/gtxe1_i
                                                       usr/daq_link/daqlink_gtx_i/gtxe1_i
    SLICE_X90Y127.AX     net (fanout=2)        2.921   usr/daq_link/gtx0_rxdata_i<4>
    SLICE_X90Y127.CLK    Tdick                 0.015   usr/daq_link/DAQ_Link_V6_i/RXDATA_q<7>
                                                       usr/daq_link/DAQ_Link_V6_i/RXDATA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.556ns logic, 2.921ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/RXCHARISK_q_0 (SLICE_X90Y126.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/daqlink_gtx_i/gtxe1_i (HSIO)
  Destination:          usr/daq_link/DAQ_Link_V6_i/RXCHARISK_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 0)
  Clock Path Skew:      -0.477ns (1.375 - 1.852)
  Source Clock:         usr/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/daqlink_gtx_i/gtxe1_i to usr/daq_link/DAQ_Link_V6_i/RXCHARISK_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y8.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/daq_link/daqlink_gtx_i/gtxe1_i
                                                       usr/daq_link/daqlink_gtx_i/gtxe1_i
    SLICE_X90Y126.AX     net (fanout=2)        2.900   usr/daq_link/gtx0_rxcharisk_i<0>
    SLICE_X90Y126.CLK    Tdick                 0.015   usr/daq_link/DAQ_Link_V6_i/RXCHARISCOMMA_q<1>
                                                       usr/daq_link/DAQ_Link_V6_i/RXCHARISK_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.556ns logic, 2.900ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/RXDATA_q_7 (SLICE_X90Y127.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/daqlink_gtx_i/gtxe1_i (HSIO)
  Destination:          usr/daq_link/DAQ_Link_V6_i/RXDATA_q_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 0)
  Clock Path Skew:      -0.477ns (1.375 - 1.852)
  Source Clock:         usr/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/daqlink_gtx_i/gtxe1_i to usr/daq_link/DAQ_Link_V6_i/RXDATA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y8.RXDATA7   Tgtxcko_RXDATA        0.541   usr/daq_link/daqlink_gtx_i/gtxe1_i
                                                       usr/daq_link/daqlink_gtx_i/gtxe1_i
    SLICE_X90Y127.DX     net (fanout=2)        2.889   usr/daq_link/gtx0_rxdata_i<7>
    SLICE_X90Y127.CLK    Tdick                 0.015   usr/daq_link/DAQ_Link_V6_i/RXDATA_q<7>
                                                       usr/daq_link/DAQ_Link_V6_i/RXDATA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.556ns logic, 2.889ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X5Y64.DIBDI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_5 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.544 - 0.390)
  Source Clock:         usr/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_5 to usr/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y161.BQ     Tcko                  0.115   usr/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<7>
                                                       usr/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_5
    RAMB18_X5Y64.DIBDI5  net (fanout=1)        0.256   usr/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<5>
    RAMB18_X5Y64.WRCLK   Trckd_DIB   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (-0.083ns logic, 0.256ns route)
                                                       (-48.0% logic, 148.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X4Y37.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_link/DAQ_Link_V6_i/DataBuf_Din_14 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.540 - 0.382)
  Source Clock:         usr/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_link/DAQ_Link_V6_i/DataBuf_Din_14 to usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y186.AQ        Tcko                  0.098   usr/daq_link/DAQ_Link_V6_i/DataBuf_Din<15>
                                                          usr/daq_link/DAQ_Link_V6_i/DataBuf_Din_14
    RAMB36_X4Y37.DIBDI0     net (fanout=3)        0.277   usr/daq_link/DAQ_Link_V6_i/DataBuf_Din<14>
    RAMB36_X4Y37.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.177ns (-0.100ns logic, 0.277ns route)
                                                          (-56.5% logic, 156.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X4Y37.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_link/DAQ_Link_V6_i/DataBuf_Din_14 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.540 - 0.382)
  Source Clock:         usr/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_link/DAQ_Link_V6_i/DataBuf_Din_14 to usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y186.AQ        Tcko                  0.098   usr/daq_link/DAQ_Link_V6_i/DataBuf_Din<15>
                                                          usr/daq_link/DAQ_Link_V6_i/DataBuf_Din_14
    RAMB36_X4Y37.DIBDI1     net (fanout=3)        0.277   usr/daq_link/DAQ_Link_V6_i/DataBuf_Din<14>
    RAMB36_X4Y37.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/daq_link/DAQ_Link_V6_i/g_DataBufPipe[14].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.177ns (-0.100ns logic, 0.277ns route)
                                                          (-56.5% logic, 156.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X5Y34.CLKARDCLKL
  Clock network: usr/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout1 = PERIOD TIMEGRP 
"usr_clknetwork_clkout1"         TS_clk125_2_p / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout1 = PERIOD TIMEGRP "usr_clknetwork_clkout1"
        TS_clk125_2_p / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout2_buf/I0
  Logical resource: usr/clknetwork/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ/CK
  Location pin: SLICE_X61Y164.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ/CK
  Location pin: SLICE_X61Y164.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout0 = PERIOD TIMEGRP 
"usr_clknetwork_clkout0"         TS_clk125_2_p / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout0 = PERIOD TIMEGRP "usr_clknetwork_clkout0"
        TS_clk125_2_p / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X5Y34.CLKBWRCLKL
  Clock network: ila0_data0<13>
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout1_buf/I0
  Logical resource: usr/clknetwork/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 39.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<3>/SR
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w_0/SR
  Location pin: SLICE_X82Y168.SR
  Clock network: usr/daq_link/DAQ_Link_V6_i/FIFO_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y126.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y34.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout1_0 = PERIOD TIMEGRP 
"usr_clknetwork_clkout1_0"         TS_clk125_2_n / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout1_0 = PERIOD TIMEGRP "usr_clknetwork_clkout1_0"
        TS_clk125_2_n / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout2_buf/I0
  Logical resource: usr/clknetwork/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ/CK
  Location pin: SLICE_X61Y164.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ/CK
  Location pin: SLICE_X61Y164.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout0_0 = PERIOD TIMEGRP 
"usr_clknetwork_clkout0_0"         TS_clk125_2_n / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout0_0 = PERIOD TIMEGRP "usr_clknetwork_clkout0_0"
        TS_clk125_2_n / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X5Y34.CLKBWRCLKL
  Clock network: ila0_data0<13>
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout1_buf/I0
  Logical resource: usr/clknetwork/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 39.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<3>/SR
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w_0/SR
  Location pin: SLICE_X82Y168.SR
  Clock network: usr/daq_link/DAQ_Link_V6_i/FIFO_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y126.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y34.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y92.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y92.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y92.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.428ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (SLICE_X74Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_1 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_1
    SLICE_X63Y80.C1      net (fanout=2)        0.844   system/gbt_phase_monitoring/sfp_cdce_pm/timer<1>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.757ns logic, 2.493ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y81.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X63Y80.C2      net (fanout=2)        0.589   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (0.757ns logic, 2.238ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X63Y80.C3      net (fanout=2)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (0.757ns logic, 2.237ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (SLICE_X74Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_1 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_1
    SLICE_X63Y80.C1      net (fanout=2)        0.844   system/gbt_phase_monitoring/sfp_cdce_pm/timer<1>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.757ns logic, 2.493ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y81.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X63Y80.C2      net (fanout=2)        0.589   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (0.757ns logic, 2.238ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X63Y80.C3      net (fanout=2)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (0.757ns logic, 2.237ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (SLICE_X74Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_1 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_1
    SLICE_X63Y80.C1      net (fanout=2)        0.844   system/gbt_phase_monitoring/sfp_cdce_pm/timer<1>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.757ns logic, 2.493ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y81.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X63Y80.C2      net (fanout=2)        0.589   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (0.757ns logic, 2.238ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (0.875 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X63Y80.C3      net (fanout=2)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X63Y80.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X64Y80.B4      net (fanout=2)        0.672   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X64Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X74Y83.CE      net (fanout=4)        0.977   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X74Y83.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (0.757ns logic, 2.237ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X60Y80.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/done (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/done to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.DQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/done
    SLICE_X60Y80.CI      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/done
    SLICE_X60Y80.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X72Y80.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.436 - 0.400)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y81.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X72Y80.AI      net (fanout=2)        0.149   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X72Y80.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.028ns logic, 0.149ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (SLICE_X61Y80.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y80.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X61Y80.A5      net (fanout=2)        0.066   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X61Y80.CLK     Tah         (-Th)     0.017   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>_rt
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_timer_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y92.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y92.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y92.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout1_1 = PERIOD TIMEGRP 
"usr_clknetwork_clkout1_1"         TS_user_clk125_2 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout1_1 = PERIOD TIMEGRP "usr_clknetwork_clkout1_1"
        TS_user_clk125_2 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout2_buf/I0
  Logical resource: usr/clknetwork/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/clknetwork/clkout1
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ/CK
  Location pin: SLICE_X61Y164.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_ila_pro_0/U0/iDATA<17>/CLK
  Logical resource: U_ila_pro_0/U0/I_DQ.G_DW[14].U_DQ/CK
  Location pin: SLICE_X61Y164.CLK
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clknetwork_clkout0_1 = PERIOD TIMEGRP 
"usr_clknetwork_clkout0_1"         TS_user_clk125_2 / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3269 paths analyzed, 1232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  34.795ns.
--------------------------------------------------------------------------------

Paths for end point usr/fsmfake20_2 (SLICE_X69Y131.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_1 (FF)
  Destination:          usr/fsmfake20_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)
  Clock Path Skew:      -2.803ns (1.771 - 4.574)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_1 to usr/fsmfake20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y89.AQ      Tcko                  0.337   usr/request_read<5><5>
                                                       usr/daq_config_reg/rbus_o_1
    SLICE_X69Y131.D4     net (fanout=4)        2.643   usr/request_read<5><1>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X69Y131.C2     net (fanout=4)        0.478   usr/daq_state_FSM_FFd3-In11
    SLICE_X69Y131.CLK    Tas                   0.073   ila0_data0<9>
                                                       usr/_n0521<2>1
                                                       usr/fsmfake20_2
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (0.478ns logic, 3.121ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_0 (FF)
  Destination:          usr/fsmfake20_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 2)
  Clock Path Skew:      -2.814ns (1.771 - 4.585)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_0 to usr/fsmfake20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y93.AQ      Tcko                  0.381   ila0_data0<6>
                                                       usr/daq_config_reg/rbus_o_0
    SLICE_X69Y131.D6     net (fanout=5)        1.625   ila0_data0<6>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X69Y131.C2     net (fanout=4)        0.478   usr/daq_state_FSM_FFd3-In11
    SLICE_X69Y131.CLK    Tas                   0.073   ila0_data0<9>
                                                       usr/_n0521<2>1
                                                       usr/fsmfake20_2
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.522ns logic, 2.103ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/fsmfake20_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (1.394 - 1.569)
  Source Clock:         ila0_data0<13> rising at 0.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/fsmfake20_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.AQ     Tcko                  0.337   ila0_data0<11>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X69Y131.D5     net (fanout=7)        2.169   ila0_data0<11>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X69Y131.C2     net (fanout=4)        0.478   usr/daq_state_FSM_FFd3-In11
    SLICE_X69Y131.CLK    Tas                   0.073   ila0_data0<9>
                                                       usr/_n0521<2>1
                                                       usr/fsmfake20_2
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (0.478ns logic, 2.647ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/fsmfake20_3 (SLICE_X68Y132.A4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_1 (FF)
  Destination:          usr/fsmfake20_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 2)
  Clock Path Skew:      -2.804ns (1.770 - 4.574)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_1 to usr/fsmfake20_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y89.AQ      Tcko                  0.337   usr/request_read<5><5>
                                                       usr/daq_config_reg/rbus_o_1
    SLICE_X69Y131.D4     net (fanout=4)        2.643   usr/request_read<5><1>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X68Y132.A4     net (fanout=4)        0.424   usr/daq_state_FSM_FFd3-In11
    SLICE_X68Y132.CLK    Tas                   0.030   ila0_data0<10>
                                                       usr/fsmfake20_3_rstpot
                                                       usr/fsmfake20_3
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.435ns logic, 3.067ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_0 (FF)
  Destination:          usr/fsmfake20_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 2)
  Clock Path Skew:      -2.815ns (1.770 - 4.585)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_0 to usr/fsmfake20_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y93.AQ      Tcko                  0.381   ila0_data0<6>
                                                       usr/daq_config_reg/rbus_o_0
    SLICE_X69Y131.D6     net (fanout=5)        1.625   ila0_data0<6>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X68Y132.A4     net (fanout=4)        0.424   usr/daq_state_FSM_FFd3-In11
    SLICE_X68Y132.CLK    Tas                   0.030   ila0_data0<10>
                                                       usr/fsmfake20_3_rstpot
                                                       usr/fsmfake20_3
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (0.479ns logic, 2.049ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/fsmfake20_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 2)
  Clock Path Skew:      -0.176ns (1.393 - 1.569)
  Source Clock:         ila0_data0<13> rising at 0.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/fsmfake20_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.AQ     Tcko                  0.337   ila0_data0<11>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X69Y131.D5     net (fanout=7)        2.169   ila0_data0<11>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X68Y132.A4     net (fanout=4)        0.424   usr/daq_state_FSM_FFd3-In11
    SLICE_X68Y132.CLK    Tas                   0.030   ila0_data0<10>
                                                       usr/fsmfake20_3_rstpot
                                                       usr/fsmfake20_3
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (0.435ns logic, 2.593ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_state_FSM_FFd3 (SLICE_X68Y132.A4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_1 (FF)
  Destination:          usr/daq_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 2)
  Clock Path Skew:      -2.804ns (1.770 - 4.574)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_1 to usr/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y89.AQ      Tcko                  0.337   usr/request_read<5><5>
                                                       usr/daq_config_reg/rbus_o_1
    SLICE_X69Y131.D4     net (fanout=4)        2.643   usr/request_read<5><1>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X68Y132.A4     net (fanout=4)        0.424   usr/daq_state_FSM_FFd3-In11
    SLICE_X68Y132.CLK    Tas                   0.001   ila0_data0<10>
                                                       usr/daq_state_FSM_FFd3_rstpot
                                                       usr/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (0.406ns logic, 3.067ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_reg/rbus_o_0 (FF)
  Destination:          usr/daq_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.499ns (Levels of Logic = 2)
  Clock Path Skew:      -2.815ns (1.770 - 4.585)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_reg/rbus_o_0 to usr/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y93.AQ      Tcko                  0.381   ila0_data0<6>
                                                       usr/daq_config_reg/rbus_o_0
    SLICE_X69Y131.D6     net (fanout=5)        1.625   ila0_data0<6>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X68Y132.A4     net (fanout=4)        0.424   usr/daq_state_FSM_FFd3-In11
    SLICE_X68Y132.CLK    Tas                   0.001   ila0_data0<10>
                                                       usr/daq_state_FSM_FFd3_rstpot
                                                       usr/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (0.450ns logic, 2.049ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.176ns (1.393 - 1.569)
  Source Clock:         ila0_data0<13> rising at 0.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.AQ     Tcko                  0.337   ila0_data0<11>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X69Y131.D5     net (fanout=7)        2.169   ila0_data0<11>
    SLICE_X69Y131.D      Tilo                  0.068   ila0_data0<9>
                                                       usr/daq_state_FSM_FFd3-In111
    SLICE_X68Y132.A4     net (fanout=4)        0.424   usr/daq_state_FSM_FFd3-In11
    SLICE_X68Y132.CLK    Tas                   0.001   ila0_data0<10>
                                                       usr/daq_state_FSM_FFd3_rstpot
                                                       usr/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.406ns logic, 2.593ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clknetwork_clkout0_1 = PERIOD TIMEGRP "usr_clknetwork_clkout0_1"
        TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X5Y34.DIADI18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_event_data_18 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.539 - 0.387)
  Source Clock:         ila0_data0<13> rising at 40.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_event_data_18 to usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y170.CQ        Tcko                  0.098   usr/daq_event_data<20>
                                                          usr/daq_event_data_18
    RAMB36_X5Y34.DIADI18    net (fanout=1)        0.326   usr/daq_event_data<18>
    RAMB36_X5Y34.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.226ns (-0.100ns logic, 0.326ns route)
                                                          (-44.2% logic, 144.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAMB36_X5Y34.DIADI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_event_data_20 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.539 - 0.387)
  Source Clock:         ila0_data0<13> rising at 40.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_event_data_20 to usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X79Y170.DQ        Tcko                  0.098   usr/daq_event_data<20>
                                                          usr/daq_event_data_20
    RAMB36_X5Y34.DIADI20    net (fanout=1)        0.326   usr/daq_event_data<20>
    RAMB36_X5Y34.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2
    ----------------------------------------------------  ---------------------------
    Total                                         0.226ns (-0.100ns logic, 0.326ns route)
                                                          (-44.2% logic, 144.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_0 (SLICE_X101Y181.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_2 (FF)
  Destination:          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila0_data0<13> rising at 40.000ns
  Destination Clock:    ila0_data0<13> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_2 to usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y181.AQ    Tcko                  0.098   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g<3>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_2
    SLICE_X101Y181.A5    net (fanout=3)        0.071   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g<2>
    SLICE_X101Y181.CLK   Tah         (-Th)     0.082   usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g<3>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/Mram_wa_g[3]_PWR_267_o_wide_mux_0_OUT12
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wa_g_0
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clknetwork_clkout0_1 = PERIOD TIMEGRP "usr_clknetwork_clkout0_1"
        TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X5Y34.CLKBWRCLKL
  Clock network: ila0_data0<13>
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clknetwork/clkout1_buf/I0
  Logical resource: usr/clknetwork/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: usr/clknetwork/clkout0
--------------------------------------------------------------------------------
Slack: 39.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w<3>/SR
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/wc_w_0/SR
  Location pin: SLICE_X82Y168.SR
  Clock network: usr/daq_link/DAQ_Link_V6_i/FIFO_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140563 paths analyzed, 1739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.047ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X56Y160.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.578ns (Levels of Logic = 7)
  Clock Path Skew:      -1.264ns (1.570 - 2.834)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X61Y26.A1      net (fanout=68)       4.303   system/ipb_arb/src<1>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.B4      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y77.C5      net (fanout=1)        0.443   system/ipb_fabric/N36
    SLICE_X38Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D3      net (fanout=33)       0.371   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y160.A4     net (fanout=4)        4.780   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y160.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y160.SR     net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y160.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     16.578ns (1.391ns logic, 15.187ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.375ns (Levels of Logic = 7)
  Clock Path Skew:      -1.265ns (1.570 - 2.835)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X61Y26.A4      net (fanout=69)       4.100   system/ipb_arb/src<0>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.B4      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y77.C5      net (fanout=1)        0.443   system/ipb_fabric/N36
    SLICE_X38Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D3      net (fanout=33)       0.371   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y160.A4     net (fanout=4)        4.780   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y160.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y160.SR     net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y160.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     16.375ns (1.391ns logic, 14.984ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.991ns (Levels of Logic = 6)
  Clock Path Skew:      -1.264ns (1.570 - 2.834)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X61Y26.A1      net (fanout=68)       4.303   system/ipb_arb/src<1>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y75.A3      net (fanout=39)       0.518   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y75.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X38Y77.D5      net (fanout=34)       0.494   system/ipb_fabric/sel<2>
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y160.A4     net (fanout=4)        4.780   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y160.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y160.SR     net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y160.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.991ns (1.200ns logic, 14.791ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X41Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.790 - 2.834)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X61Y26.A1      net (fanout=68)       4.303   system/ipb_arb/src<1>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.B4      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y77.C5      net (fanout=1)        0.443   system/ipb_fabric/N36
    SLICE_X38Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D3      net (fanout=33)       0.371   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y109.C5     net (fanout=4)        2.111   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y109.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y109.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y109.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y106.A4     net (fanout=8)        0.835   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y76.SR      net (fanout=15)       2.673   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (1.708ns logic, 16.022ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.527ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (2.790 - 2.835)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X61Y26.A4      net (fanout=69)       4.100   system/ipb_arb/src<0>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.B4      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y77.C5      net (fanout=1)        0.443   system/ipb_fabric/N36
    SLICE_X38Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D3      net (fanout=33)       0.371   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y109.C5     net (fanout=4)        2.111   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y109.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y109.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y109.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y106.A4     net (fanout=8)        0.835   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y76.SR      net (fanout=15)       2.673   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     17.527ns (1.708ns logic, 15.819ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.143ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (2.790 - 2.834)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X61Y26.A1      net (fanout=68)       4.303   system/ipb_arb/src<1>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y75.A3      net (fanout=39)       0.518   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y75.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X38Y77.D5      net (fanout=34)       0.494   system/ipb_fabric/sel<2>
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y109.C5     net (fanout=4)        2.111   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y109.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y109.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y109.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y106.A4     net (fanout=8)        0.835   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y76.SR      net (fanout=15)       2.673   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     17.143ns (1.517ns logic, 15.626ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X41Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.790 - 2.834)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X61Y26.A1      net (fanout=68)       4.303   system/ipb_arb/src<1>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.B4      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y77.C5      net (fanout=1)        0.443   system/ipb_fabric/N36
    SLICE_X38Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D3      net (fanout=33)       0.371   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y109.C5     net (fanout=4)        2.111   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y109.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y109.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y109.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y106.A4     net (fanout=8)        0.835   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y76.SR      net (fanout=15)       2.673   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (1.708ns logic, 16.022ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.527ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (2.790 - 2.835)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X61Y26.A4      net (fanout=69)       4.100   system/ipb_arb/src<0>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.B4      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y77.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X38Y77.C5      net (fanout=1)        0.443   system/ipb_fabric/N36
    SLICE_X38Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D3      net (fanout=33)       0.371   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y109.C5     net (fanout=4)        2.111   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y109.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y109.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y109.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y106.A4     net (fanout=8)        0.835   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y76.SR      net (fanout=15)       2.673   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     17.527ns (1.708ns logic, 15.819ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.143ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (2.790 - 2.834)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X61Y26.A1      net (fanout=68)       4.303   system/ipb_arb/src<1>
    SLICE_X61Y26.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X40Y75.C2      net (fanout=244)      3.891   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X40Y75.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X40Y75.B3      net (fanout=1)        0.457   system/ipb_fabric/N01
    SLICE_X40Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y75.A3      net (fanout=39)       0.518   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X43Y75.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X38Y77.D5      net (fanout=34)       0.494   system/ipb_fabric/sel<2>
    SLICE_X38Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X23Y109.C5     net (fanout=4)        2.111   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X23Y109.CMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X23Y109.B3     net (fanout=7)        0.344   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X23Y109.B      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X24Y106.A4     net (fanout=8)        0.835   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X24Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y76.SR      net (fanout=15)       2.673   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     17.143ns (1.517ns logic, 15.626ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X35Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.269 - 1.185)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.DQ      Tcko                  0.115   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X35Y82.D4      net (fanout=58)       0.154   system/regs_from_ipbus<8><20>
    SLICE_X35Y82.D       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/buffers/Mmux_SRAM2_O_data291
    SLICE_X35Y82.BX      net (fanout=1)        0.148   system/sram_r[2]_data<35>
    SLICE_X35Y82.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.073ns logic, 0.302ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/write_rr (SLICE_X8Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_rrr (FF)
  Destination:          system/sram2_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_rrr to system/sram2_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.AQ       Tcko                  0.115   system/sram2_if/bist/write_rrr
                                                       system/sram2_if/bist/write_rrr
    SLICE_X8Y98.AX       net (fanout=1)        0.093   system/sram2_if/bist/write_rrr
    SLICE_X8Y98.CLK      Tckdi       (-Th)     0.113   system/sram2_if/bist/main_process.compareData
                                                       system/sram2_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.095ns (0.002ns logic, 0.093ns route)
                                                       (2.1% logic, 97.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/addr_rr_3 (SLICE_X10Y125.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/addr_rrr_3 (FF)
  Destination:          system/sram2_if/bist/addr_rr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.443 - 0.409)
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/addr_rrr_3 to system/sram2_if/bist/addr_rr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y126.AQ      Tcko                  0.115   system/sram2_if/bist/addr_rrr<10>
                                                       system/sram2_if/bist/addr_rrr_3
    SLICE_X10Y125.DX     net (fanout=1)        0.096   system/sram2_if/bist/addr_rrr<3>
    SLICE_X10Y125.CLK    Tckdi       (-Th)     0.089   system/sram2_if/bist/addr_rr<3>
                                                       system/sram2_if/bist/addr_rr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y126.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31693441 paths analyzed, 22882 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.272ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X5Y20.DIADI1), 17668 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.218ns (Levels of Logic = 6)
  Clock Path Skew:      2.457ns (4.424 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y169.AQ        Tcko                  0.337   ila0_data0<11>
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X71Y95.C6         net (fanout=7)        3.605   ila0_data0<11>
    SLICE_X71Y95.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X70Y90.B6         net (fanout=1)        0.391   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X70Y90.BMUX       Topbb                 0.392   user_ipb_miso[9]_ipb_rdata<1>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X68Y89.D6         net (fanout=1)        0.385   user_ipb_miso[9]_ipb_rdata<1>
    SLICE_X68Y89.CMUX       Topdc                 0.355   system/ipb_usr_fabric/mux_rdata<0><1>6
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6_F
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B6         net (fanout=1)        0.416   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X76Y93.B5         net (fanout=3)        0.879   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X76Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10111
    SLICE_X76Y93.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
    SLICE_X76Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X5Y20.DIADI1     net (fanout=1)        1.011   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X5Y20.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.218ns (2.407ns logic, 6.811ns route)
                                                          (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 6)
  Clock Path Skew:      2.457ns (4.424 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y169.AQ        Tcko                  0.337   ila0_data0<11>
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X72Y94.C6         net (fanout=7)        3.485   ila0_data0<11>
    SLICE_X72Y94.BMUX       Topcb                 0.417   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X70Y89.B6         net (fanout=1)        0.531   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X70Y89.BMUX       Topbb                 0.392   user_ipb_miso[11]_ipb_rdata<1>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X68Y89.C6         net (fanout=1)        0.243   user_ipb_miso[11]_ipb_rdata<1>
    SLICE_X68Y89.CMUX       Tilo                  0.358   system/ipb_usr_fabric/mux_rdata<0><1>6
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6_G
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B6         net (fanout=1)        0.416   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X76Y93.B5         net (fanout=3)        0.879   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X76Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10111
    SLICE_X76Y93.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
    SLICE_X76Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X5Y20.DIADI1     net (fanout=1)        1.011   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X5Y20.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.104ns (2.415ns logic, 6.689ns route)
                                                          (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.878ns (Levels of Logic = 6)
  Clock Path Skew:      2.457ns (4.424 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y169.AQ        Tcko                  0.337   ila0_data0<11>
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X70Y95.C6         net (fanout=7)        3.489   ila0_data0<11>
    SLICE_X70Y95.BMUX       Topcb                 0.417   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X66Y91.B6         net (fanout=1)        0.581   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X66Y91.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<1>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X66Y90.C6         net (fanout=1)        0.239   user_ipb_miso[10]_ipb_rdata<1>
    SLICE_X66Y90.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X66Y90.B5         net (fanout=1)        0.433   system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X66Y90.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X76Y93.B5         net (fanout=3)        0.879   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X76Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10111
    SLICE_X76Y93.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
    SLICE_X76Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X5Y20.DIADI1     net (fanout=1)        1.011   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X5Y20.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         8.878ns (2.122ns logic, 6.756ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X3Y24.DIADI1), 17668 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.237ns (Levels of Logic = 6)
  Clock Path Skew:      2.499ns (4.466 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y169.AQ        Tcko                  0.337   ila0_data0<11>
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X71Y95.C6         net (fanout=7)        3.605   ila0_data0<11>
    SLICE_X71Y95.BMUX       Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X70Y90.B6         net (fanout=1)        0.391   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X70Y90.BMUX       Topbb                 0.392   user_ipb_miso[9]_ipb_rdata<1>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X68Y89.D6         net (fanout=1)        0.385   user_ipb_miso[9]_ipb_rdata<1>
    SLICE_X68Y89.CMUX       Topdc                 0.355   system/ipb_usr_fabric/mux_rdata<0><1>6
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6_F
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B6         net (fanout=1)        0.416   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X64Y102.B6        net (fanout=3)        0.861   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X64Y102.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X64Y102.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X64Y102.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X3Y24.DIADI1     net (fanout=1)        1.048   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.237ns (2.407ns logic, 6.830ns route)
                                                          (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.123ns (Levels of Logic = 6)
  Clock Path Skew:      2.499ns (4.466 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y169.AQ        Tcko                  0.337   ila0_data0<11>
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X72Y94.C6         net (fanout=7)        3.485   ila0_data0<11>
    SLICE_X72Y94.BMUX       Topcb                 0.417   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X70Y89.B6         net (fanout=1)        0.531   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X70Y89.BMUX       Topbb                 0.392   user_ipb_miso[11]_ipb_rdata<1>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X68Y89.C6         net (fanout=1)        0.243   user_ipb_miso[11]_ipb_rdata<1>
    SLICE_X68Y89.CMUX       Tilo                  0.358   system/ipb_usr_fabric/mux_rdata<0><1>6
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6_G
                                                          system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B6         net (fanout=1)        0.416   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X64Y102.B6        net (fanout=3)        0.861   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X64Y102.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X64Y102.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X64Y102.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X3Y24.DIADI1     net (fanout=1)        1.048   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         9.123ns (2.415ns logic, 6.708ns route)
                                                          (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 6)
  Clock Path Skew:      2.499ns (4.466 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X83Y169.AQ        Tcko                  0.337   ila0_data0<11>
                                                          usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X70Y95.C6         net (fanout=7)        3.489   ila0_data0<11>
    SLICE_X70Y95.BMUX       Topcb                 0.417   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X66Y91.B6         net (fanout=1)        0.581   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X66Y91.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<1>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X66Y90.C6         net (fanout=1)        0.239   user_ipb_miso[10]_ipb_rdata<1>
    SLICE_X66Y90.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X66Y90.B5         net (fanout=1)        0.433   system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X66Y90.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X64Y102.B6        net (fanout=3)        0.861   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X64Y102.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X64Y102.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X64Y102.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X3Y24.DIADI1     net (fanout=1)        1.048   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         8.897ns (2.122ns logic, 6.775ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (SLICE_X70Y84.BX), 17651 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 4)
  Clock Path Skew:      2.375ns (4.342 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.AQ     Tcko                  0.337   ila0_data0<11>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X71Y95.C6      net (fanout=7)        3.605   ila0_data0<11>
    SLICE_X71Y95.BMUX    Topcb                 0.412   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                       usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                       usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                       usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X70Y90.B6      net (fanout=1)        0.391   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X70Y90.BMUX    Topbb                 0.392   user_ipb_miso[9]_ipb_rdata<1>
                                                       usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                       usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                       usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X68Y89.D6      net (fanout=1)        0.385   user_ipb_miso[9]_ipb_rdata<1>
    SLICE_X68Y89.CMUX    Topdc                 0.355   system/ipb_usr_fabric/mux_rdata<0><1>6
                                                       system/ipb_usr_fabric/mux_rdata<0><1>6_F
                                                       system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B6      net (fanout=1)        0.416   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X70Y84.BX      net (fanout=3)        0.697   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X70Y84.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.579ns logic, 5.494ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 4)
  Clock Path Skew:      2.375ns (4.342 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.AQ     Tcko                  0.337   ila0_data0<11>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X72Y94.C6      net (fanout=7)        3.485   ila0_data0<11>
    SLICE_X72Y94.BMUX    Topcb                 0.417   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                       usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                       usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                       usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X70Y89.B6      net (fanout=1)        0.531   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X70Y89.BMUX    Topbb                 0.392   user_ipb_miso[11]_ipb_rdata<1>
                                                       usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                       usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                       usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X68Y89.C6      net (fanout=1)        0.243   user_ipb_miso[11]_ipb_rdata<1>
    SLICE_X68Y89.CMUX    Tilo                  0.358   system/ipb_usr_fabric/mux_rdata<0><1>6
                                                       system/ipb_usr_fabric/mux_rdata<0><1>6_G
                                                       system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B6      net (fanout=1)        0.416   system/ipb_usr_fabric/mux_rdata<0><1>6
    SLICE_X66Y90.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X70Y84.BX      net (fanout=3)        0.697   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X70Y84.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (1.587ns logic, 5.372ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 4)
  Clock Path Skew:      2.375ns (4.342 - 1.967)
  Source Clock:         ila0_data0<13> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.AQ     Tcko                  0.337   ila0_data0<11>
                                                       usr/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X70Y95.C6      net (fanout=7)        3.489   ila0_data0<11>
    SLICE_X70Y95.BMUX    Topcb                 0.417   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
                                                       usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12172
                                                       usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_112
                                                       usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_45
    SLICE_X66Y91.B6      net (fanout=1)        0.581   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f846
    SLICE_X66Y91.BMUX    Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<1>
                                                       usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5221
                                                       usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_10
                                                       usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_10
    SLICE_X66Y90.C6      net (fanout=1)        0.239   user_ipb_miso[10]_ipb_rdata<1>
    SLICE_X66Y90.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X66Y90.B5      net (fanout=1)        0.433   system/ipb_usr_fabric/mux_rdata<0><1>3
    SLICE_X66Y90.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X70Y84.BX      net (fanout=3)        0.697   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X70Y84.CLK     Tdick                 0.015   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (1.294ns logic, 5.439ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y15.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.834 - 0.616)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y81.DQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3
    RAMB36_X4Y15.ADDRBWRADDRL14 net (fanout=16)       0.228   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
    RAMB36_X4Y15.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    --------------------------------------------------------  ---------------------------
    Total                                             0.229ns (0.001ns logic, 0.228ns route)
                                                              (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y15.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.834 - 0.616)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y81.DQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3
    RAMB36_X4Y15.ADDRBWRADDRU14 net (fanout=16)       0.228   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
    RAMB36_X4Y15.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    --------------------------------------------------------  ---------------------------
    Total                                             0.229ns (0.001ns logic, 0.228ns route)
                                                              (0.4% logic, 99.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAMB36_X2Y30.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.563 - 0.415)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y156.CMUX      Tshcko                0.147   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<66>
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF
    RAMB36_X2Y30.DIBDI1     net (fanout=1)        0.214   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<63>
    RAMB36_X2Y30.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.163ns (-0.051ns logic, 0.214ns route)
                                                          (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y34.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100103 paths analyzed, 1594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.118ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_30 (OLOGIC_X2Y12.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.929ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X71Y91.A2      net (fanout=43)       1.719   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y49.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A6      net (fanout=5)        0.378   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X44Y58.D4      net (fanout=70)       0.733   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X44Y58.D       Tilo                  0.068   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1691
    OLOGIC_X2Y12.D1      net (fanout=1)        3.299   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
    OLOGIC_X2Y12.CLK     Todck                 0.536   system/sram_w[1]_data<30>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     18.929ns (1.281ns logic, 17.648ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.928ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/SRAM_DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X71Y91.A4      net (fanout=42)       1.718   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y49.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A6      net (fanout=5)        0.378   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X44Y58.D4      net (fanout=70)       0.733   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X44Y58.D       Tilo                  0.068   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1691
    OLOGIC_X2Y12.D1      net (fanout=1)        3.299   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
    OLOGIC_X2Y12.CLK     Todck                 0.536   system/sram_w[1]_data<30>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     18.928ns (1.281ns logic, 17.647ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.920ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/SRAM_DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X71Y91.A1      net (fanout=43)       1.710   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y49.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A6      net (fanout=5)        0.378   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X44Y58.D4      net (fanout=70)       0.733   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X44Y58.D       Tilo                  0.068   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1691
    OLOGIC_X2Y12.D1      net (fanout=1)        3.299   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
    OLOGIC_X2Y12.CLK     Todck                 0.536   system/sram_w[1]_data<30>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     18.920ns (1.281ns logic, 17.639ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_34 (ILOGIC_X2Y5.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.760ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X71Y91.A2      net (fanout=43)       1.719   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y48.B5      net (fanout=2)        0.428   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y48.D4      net (fanout=7)        0.545   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       3.053   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     18.760ns (1.626ns logic, 17.134ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.759ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X71Y91.A4      net (fanout=42)       1.718   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y48.B5      net (fanout=2)        0.428   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y48.D4      net (fanout=7)        0.545   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       3.053   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     18.759ns (1.626ns logic, 17.133ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.751ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X71Y91.A1      net (fanout=43)       1.710   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y48.B5      net (fanout=2)        0.428   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y48.D4      net (fanout=7)        0.545   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/_n01471
    ILOGIC_X2Y5.SR       net (fanout=36)       3.053   system/sram1_if/sramInterface/_n0147
    ILOGIC_X2Y5.CLK      Tisrck                0.949   system/sram1_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     18.751ns (1.626ns logic, 17.125ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_19 (OLOGIC_X2Y14.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.701ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (2.945 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X71Y91.A2      net (fanout=43)       1.719   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y49.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A6      net (fanout=5)        0.378   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X47Y62.B1      net (fanout=70)       1.368   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X47Y62.BMUX    Tilo                  0.197   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.307   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     18.701ns (1.410ns logic, 17.291ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.700ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (2.945 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X71Y91.A4      net (fanout=42)       1.718   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y49.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A6      net (fanout=5)        0.378   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X47Y62.B1      net (fanout=70)       1.368   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X47Y62.BMUX    Tilo                  0.197   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.307   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     18.700ns (1.410ns logic, 17.290ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.692ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (2.945 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X71Y91.A1      net (fanout=43)       1.710   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X71Y91.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.A6     net (fanout=2)        2.945   system/ipb_from_masters[0]_ipb_write
    SLICE_X56Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X42Y49.B3      net (fanout=53)       8.444   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X42Y49.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X42Y49.A6      net (fanout=2)        0.130   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X42Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A6      net (fanout=5)        0.378   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X47Y62.B1      net (fanout=70)       1.368   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X47Y62.BMUX    Tilo                  0.197   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.307   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     18.692ns (1.410ns logic, 17.282ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_25 (SLICE_X42Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 to system/sram1_if/bist/prbsPatterGenerator/pdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y59.DMUX    Tshcko                0.129   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<13>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_25
    SLICE_X42Y59.BX      net (fanout=1)        0.049   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<25>
    SLICE_X42Y59.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<27>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_25
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.053ns logic, 0.049ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5 (SLICE_X38Y57.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2 to system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
    SLICE_X38Y57.C6      net (fanout=15)       0.065   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_2
    SLICE_X38Y57.CLK     Tah         (-Th)     0.056   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT61
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.042ns logic, 0.065ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_23 (SLICE_X40Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_23 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.460 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_23 to system/sram1_if/bist/prbsPatterGenerator/pdata_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.AMUX    Tshcko                0.130   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<29>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_23
    SLICE_X40Y58.DX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<23>
    SLICE_X40Y58.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<23>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_23
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%         INPUT_JITTER 
0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X84Y126.CLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X84Y126.CLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA_D1/CLK
  Location pin: SLICE_X84Y126.CLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/valid_edge_n/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X40Y47.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/valid_edge_n/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X40Y47.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X56Y48.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9695 paths analyzed, 1451 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.037ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_0 (SLICE_X29Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.038 - 3.223)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BMUX    Tshcko                0.468   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X29Y65.A4      net (fanout=1)        1.088   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X29Y65.AMUX    Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X29Y69.SR      net (fanout=1)        0.470   usr/ttc_decoder_i/n0148_inv
    SLICE_X29Y69.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.167ns logic, 1.558ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.038 - 3.223)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X29Y65.A5      net (fanout=4)        0.311   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X29Y65.AMUX    Tilo                  0.193   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X29Y69.SR      net (fanout=1)        0.470   usr/ttc_decoder_i/n0148_inv
    SLICE_X29Y69.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (1.087ns logic, 0.781ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_1 (SLICE_X29Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.038 - 3.223)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BMUX    Tshcko                0.468   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X29Y65.A4      net (fanout=1)        1.088   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X29Y65.AMUX    Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X29Y69.SR      net (fanout=1)        0.470   usr/ttc_decoder_i/n0148_inv
    SLICE_X29Y69.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.167ns logic, 1.558ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.038 - 3.223)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X29Y65.A5      net (fanout=4)        0.311   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X29Y65.AMUX    Tilo                  0.193   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X29Y69.SR      net (fanout=1)        0.470   usr/ttc_decoder_i/n0148_inv
    SLICE_X29Y69.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (1.087ns logic, 0.781ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_3 (SLICE_X29Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.038 - 3.223)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BMUX    Tshcko                0.468   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X29Y65.A4      net (fanout=1)        1.088   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X29Y65.AMUX    Tilo                  0.186   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X29Y69.SR      net (fanout=1)        0.470   usr/ttc_decoder_i/n0148_inv
    SLICE_X29Y69.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.167ns logic, 1.558ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.038 - 3.223)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X29Y65.A5      net (fanout=4)        0.311   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X29Y65.AMUX    Tilo                  0.193   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X29Y69.SR      net (fanout=1)        0.470   usr/ttc_decoder_i/n0148_inv
    SLICE_X29Y69.CLK     Tsrck                 0.513   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (1.087ns logic, 0.781ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/distance_3 (SLICE_X33Y41.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_1 (FF)
  Destination:          usr/ttc_decoder_i/distance_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.474 - 1.379)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_1 to usr/ttc_decoder_i/distance_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.BQ      Tcko                  0.115   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_1
    SLICE_X33Y41.B6      net (fanout=8)        0.212   usr/ttc_decoder_i/location_0<1>
    SLICE_X33Y41.B       Tilo                  0.034   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>11
    SLICE_X33Y41.A6      net (fanout=1)        0.038   usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>
    SLICE_X33Y41.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_xor<3>11
                                                       usr/ttc_decoder_i/distance_3
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.094ns logic, 0.250ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_1_0 (FF)
  Destination:          usr/ttc_decoder_i/distance_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.474 - 1.379)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_1_0 to usr/ttc_decoder_i/distance_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.098   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_0
    SLICE_X33Y41.B5      net (fanout=12)       0.234   usr/ttc_decoder_i/location_1<0>
    SLICE_X33Y41.B       Tilo                  0.034   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>11
    SLICE_X33Y41.A6      net (fanout=1)        0.038   usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>
    SLICE_X33Y41.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_xor<3>11
                                                       usr/ttc_decoder_i/distance_3
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.077ns logic, 0.272ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_1_1 (FF)
  Destination:          usr/ttc_decoder_i/distance_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (1.474 - 1.379)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_1_1 to usr/ttc_decoder_i/distance_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.BQ      Tcko                  0.098   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_1
    SLICE_X33Y41.B4      net (fanout=11)       0.271   usr/ttc_decoder_i/location_1<1>
    SLICE_X33Y41.B       Tilo                  0.034   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>11
    SLICE_X33Y41.A6      net (fanout=1)        0.038   usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>
    SLICE_X33Y41.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_xor<3>11
                                                       usr/ttc_decoder_i/distance_3
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.077ns logic, 0.309ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X32Y40.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_1 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.474 - 1.379)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_1 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.BQ      Tcko                  0.115   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_1
    SLICE_X32Y40.A2      net (fanout=8)        0.338   usr/ttc_decoder_i/location_0<1>
    SLICE_X32Y40.CLK     Tah         (-Th)     0.105   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.010ns logic, 0.338ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X32Y40.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_0 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.474 - 1.379)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    ila0_data0<12> rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_0 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.AQ      Tcko                  0.115   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    SLICE_X32Y40.A3      net (fanout=8)        0.338   usr/ttc_decoder_i/location_0<0>
    SLICE_X32Y40.CLK     Tah         (-Th)     0.100   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.015ns logic, 0.338ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X84Y126.CLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA/CLK
  Location pin: SLICE_X84Y126.CLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 22.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/TTS_FIFO_do<3>/CLK
  Logical resource: usr/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/i_TTS_FIFO/RAM32M_inst_RAMA_D1/CLK
  Location pin: SLICE_X84Y126.CLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP        
 "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.493ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_1 (SLICE_X34Y48.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.565ns
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (3.060 - 3.230)
  Source Clock:         ila0_data0<12> rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y48.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.A5      net (fanout=3)        1.586   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y48.SR      net (fanout=1)        0.537   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y48.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.962ns logic, 2.123ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_2 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_2 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.CQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    SLICE_X31Y48.A1      net (fanout=18)       0.781   usr/ttc_decoder_i/phase<2>
    SLICE_X31Y48.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y48.SR      net (fanout=1)        0.537   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y48.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.918ns logic, 1.318ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_0 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.916 - 0.961)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_0 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.337   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/phase_0
    SLICE_X31Y48.A2      net (fanout=16)       0.616   usr/ttc_decoder_i/phase<0>
    SLICE_X31Y48.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y48.SR      net (fanout=1)        0.537   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y48.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.918ns logic, 1.153ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_2 (SLICE_X34Y48.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.565ns
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (3.060 - 3.230)
  Source Clock:         ila0_data0<12> rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y48.AQ      Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.A5      net (fanout=3)        1.586   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X31Y48.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y48.SR      net (fanout=1)        0.537   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y48.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.962ns logic, 2.123ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_2 (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_2 to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.CQ      Tcko                  0.337   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    SLICE_X31Y48.A1      net (fanout=18)       0.781   usr/ttc_decoder_i/phase<2>
    SLICE_X31Y48.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y48.SR      net (fanout=1)        0.537   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y48.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.918ns logic, 1.318ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_0 (FF)
  Destination:          usr/ttc_decoder_i/phase_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.916 - 0.961)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_0 to usr/ttc_decoder_i/phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.337   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/phase_0
    SLICE_X31Y48.A2      net (fanout=16)       0.616   usr/ttc_decoder_i/phase<0>
    SLICE_X31Y48.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X34Y48.SR      net (fanout=1)        0.537   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X34Y48.CLK     Tsrck                 0.513   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.918ns logic, 1.153ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/edgeCntr_8 (SLICE_X29Y47.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/valid_edge_n (FF)
  Destination:          usr/ttc_decoder_i/edgeCntr_8 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (0.897 - 0.999)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/valid_edge_n to usr/ttc_decoder_i/edgeCntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.CQ      Tcko                  0.381   usr/ttc_decoder_i/valid_edge_n
                                                       usr/ttc_decoder_i/valid_edge_n
    SLICE_X32Y45.A3      net (fanout=14)       1.213   usr/ttc_decoder_i/valid_edge_n
    SLICE_X32Y45.AMUX    Tilo                  0.189   usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o
                                                       usr/ttc_decoder_i/edgeCntr[15]_valid_edge_p_AND_1511_o1
    SLICE_X29Y47.CE      net (fanout=4)        0.661   usr/ttc_decoder_i/edgeCntr[15]_valid_edge_p_AND_1511_o
    SLICE_X29Y47.CLK     Tceck                 0.318   usr/ttc_decoder_i/edgeCntr<11>
                                                       usr/ttc_decoder_i/edgeCntr_8
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.888ns logic, 1.874ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/valid_edge_p (FF)
  Destination:          usr/ttc_decoder_i/edgeCntr_8 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (0.897 - 0.999)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/valid_edge_p to usr/ttc_decoder_i/edgeCntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y47.BQ      Tcko                  0.337   usr/ttc_decoder_i/valid_edge_p
                                                       usr/ttc_decoder_i/valid_edge_p
    SLICE_X32Y45.A2      net (fanout=2)        1.077   usr/ttc_decoder_i/valid_edge_p
    SLICE_X32Y45.AMUX    Tilo                  0.196   usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o
                                                       usr/ttc_decoder_i/edgeCntr[15]_valid_edge_p_AND_1511_o1
    SLICE_X29Y47.CE      net (fanout=4)        0.661   usr/ttc_decoder_i/edgeCntr[15]_valid_edge_p_AND_1511_o
    SLICE_X29Y47.CLK     Tceck                 0.318   usr/ttc_decoder_i/edgeCntr<11>
                                                       usr/ttc_decoder_i/edgeCntr_8
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (0.851ns logic, 1.738ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/edgeCntr_15 (FF)
  Destination:          usr/ttc_decoder_i/edgeCntr_8 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/edgeCntr_15 to usr/ttc_decoder_i/edgeCntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.DQ      Tcko                  0.337   usr/ttc_decoder_i/edgeCntr<15>
                                                       usr/ttc_decoder_i/edgeCntr_15
    SLICE_X32Y45.A4      net (fanout=3)        0.631   usr/ttc_decoder_i/edgeCntr<15>
    SLICE_X32Y45.AMUX    Tilo                  0.190   usr/ttc_decoder_i/edgeCntr[15]_move_location_OR_1347_o
                                                       usr/ttc_decoder_i/edgeCntr[15]_valid_edge_p_AND_1511_o1
    SLICE_X29Y47.CE      net (fanout=4)        0.661   usr/ttc_decoder_i/edgeCntr[15]_valid_edge_p_AND_1511_o
    SLICE_X29Y47.CLK     Tceck                 0.318   usr/ttc_decoder_i/edgeCntr<11>
                                                       usr/ttc_decoder_i/edgeCntr_8
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.845ns logic, 1.292ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_0 (SLICE_X32Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_0 (FF)
  Destination:          usr/ttc_decoder_i/location_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_0 to usr/ttc_decoder_i/location_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_0
    SLICE_X32Y48.AX      net (fanout=2)        0.097   usr/ttc_decoder_i/new_location<0>
    SLICE_X32Y48.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_3 (SLICE_X32Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_3 (FF)
  Destination:          usr/ttc_decoder_i/location_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_3 to usr/ttc_decoder_i/location_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.DQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_3
    SLICE_X32Y48.DX      net (fanout=2)        0.097   usr/ttc_decoder_i/new_location<3>
    SLICE_X32Y48.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_0_2 (SLICE_X32Y48.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_2 (FF)
  Destination:          usr/ttc_decoder_i/location_0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_2 to usr/ttc_decoder_i/location_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.CQ      Tcko                  0.098   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_2
    SLICE_X32Y48.CX      net (fanout=2)        0.099   usr/ttc_decoder_i/new_location<2>
    SLICE_X32Y48.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.009ns logic, 0.099ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/valid_edge_n/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X40Y47.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/valid_edge_n/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X40Y47.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X56Y48.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      2.858ns|            0|            0|            0|            0|
|  TS_usr_clknetwork_clkout1_0  |      4.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clknetwork_clkout0_0  |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_system_glib_pll_clkout_31_|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_usr_clknetwork_clkout1     |      4.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clknetwork_clkout0     |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.568ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.568ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.428ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_user_clk125_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_user_clk125_2               |      8.000ns|      4.000ns|      7.318ns|            0|            0|         4073|     31937376|
| TS_usr_clknetwork_clkout1_1   |      4.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clknetwork_clkout0_1   |     40.000ns|     34.795ns|          N/A|            0|            0|         3269|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|     18.047ns|          N/A|            0|            0|       140563|            0|
| 5_c_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     29.272ns|          N/A|            0|            0|     31693441|            0|
| 5_a_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     19.118ns|          N/A|            0|            0|       100103|            0|
| 5_b_1                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     24.451ns|            0|            0|            0|        10189|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|     24.451ns|            0|            0|            0|        10189|
|  TS_usr_ttc_decoder_i_TTC_CLK_|     24.950ns|     22.037ns|          N/A|            0|            0|         9695|            0|
|  dcm_0                        |             |             |             |             |             |             |             |
|  TS_usr_ttc_decoder_i_TTC_CLK7|      3.564ns|      3.493ns|          N/A|            0|            0|          494|            0|
|  x_dcm_0                      |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK_d|     24.950ns|      2.000ns|          N/A|            0|            0|            0|            0|
| cm                            |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK7x|      3.564ns|      1.700ns|          N/A|            0|            0|            0|            0|
| _dcm                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   23.932|         |         |         |
clk125_2_p     |   23.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   23.932|         |         |         |
clk125_2_p     |   23.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.121|         |         |         |
xpoint1_clk1_p |    5.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.121|         |         |         |
xpoint1_clk1_p |    5.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    6.932|         |         |         |
xpoint1_clk3_p |    6.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    6.932|         |         |         |
xpoint1_clk3_p |    6.932|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32126588 paths, 0 nets, and 93356 connections

Design statistics:
   Minimum period:  34.795ns{1}   (Maximum frequency:  28.740MHz)
   Maximum path delay from/to any node:   1.995ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep  2 13:52:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1126 MB



