# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module top -Wno-SELRANGE -Wno-WIDTH -MMD --build -cc --trace -O3 --x-assign fast --x-initial fast --noassert --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/yuanhuayang/.local/lib/python3.10/site-packages/cocotb/libs -L/home/yuanhuayang/.local/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator /home/yuanhuayang/systolic-array-cocotb-test/vsrc/input_buffer.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/input_shifter_register.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/top.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/weight_buffer.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/weight_shifter_register.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/PE.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/shift_regster.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/output_buffer.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/systolic_array.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/config.v /home/yuanhuayang/systolic-array-cocotb-test/vsrc/PE_row.v /home/yuanhuayang/.local/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S      1089   176285  1740452450   669311065  1740452450   669311065 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/PE.v"
S      1435   176307  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/PE_row.v"
S       150   176370  1740455069   921684776  1740455069   921684776 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/config.v"
S       533   176296  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/input_buffer.v"
S       628   176289  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/input_shifter_register.v"
S       825   176297  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/output_buffer.v"
S       515   176304  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/shift_regster.v"
S      1523   176300  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/systolic_array.v"
S      1383   176427  1740456119   914951427  1740456119   914951427 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/top.v"
S       555   176284  1740452450   669311065  1740452450   669311065 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/weight_buffer.v"
S       501   176286  1740452450   679099349  1740452450   679099349 "/home/yuanhuayang/systolic-array-cocotb-test/vsrc/weight_shifter_register.v"
S  15752440    95846  1740106429   991871170  1740106429   991871170 "/usr/local/bin/verilator_bin"
S      5345    95915  1740106430   162096221  1740106430   162096221 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787    95897  1740106430   162096221  1740106430   162096221 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
T      5192   176389  1740456647     6010209  1740456647     6010209 "sim_build/Vtop.cpp"
T      3688   176388  1740456646   996028407  1740456646   996028407 "sim_build/Vtop.h"
T      2272   176401  1740456647     6010209  1740456647     6010209 "sim_build/Vtop.mk"
T       669   176387  1740456646   996028407  1740456646   996028407 "sim_build/Vtop__Dpi.cpp"
T       520   176386  1740456646   996028407  1740456646   996028407 "sim_build/Vtop__Dpi.h"
T     14044   176378  1740456646   996028407  1740456646   996028407 "sim_build/Vtop__Syms.cpp"
T      1701   176385  1740456646   996028407  1740456646   996028407 "sim_build/Vtop__Syms.h"
T       290   176398  1740456647     6010209  1740456647     6010209 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      6465   176399  1740456647     6010209  1740456647     6010209 "sim_build/Vtop__Trace__0.cpp"
T     17339   176397  1740456647     6010209  1740456647     6010209 "sim_build/Vtop__Trace__0__Slow.cpp"
T      5257   176391  1740456647     6010209  1740456647     6010209 "sim_build/Vtop___024root.h"
T      1695   176395  1740456647     6010209  1740456647     6010209 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896   176393  1740456647     6010209  1740456647     6010209 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     20730   176396  1740456647     6010209  1740456647     6010209 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     10343   176394  1740456647     6010209  1740456647     6010209 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1202   176392  1740456647     6010209  1740456647     6010209 "sim_build/Vtop___024root__Slow.cpp"
T       773   176390  1740456647     6010209  1740456647     6010209 "sim_build/Vtop__pch.h"
T      1494   176402  1740456647     6010209  1740456647     6010209 "sim_build/Vtop__ver.d"
T         0        0  1740456647     6010209  1740456647     6010209 "sim_build/Vtop__verFiles.dat"
T      1758   176400  1740456647     6010209  1740456647     6010209 "sim_build/Vtop_classes.mk"
S       150   176370  1740455069   921684776  1740455069   921684776 "vsrc/config.v"
