$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module dynamic_clock_divider $end
$var wire 1 n0 i_CLK $end
$var wire 32 n1 i_DIV_VALUE $end
$var wire 1 n2 i_ENABLE $end
$var wire 1 n3 i_RESET $end
$var wire 1 n4 o_ENABLE_OUT $end
$var wire 32 n5 r_Count $end
$var wire 1 n6 r_PAST_VALID $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n0
b00000000000000000000000000000000 n1
b0 n2
b0 n3
b0 n4
b00000000000000000000000000000000 n5
b1 n6
#5
#10
1!
b00000000000000000000000000000001 t
b0 n0
b00000000000000000000000000000000 n1
b0 n2
b0 n3
b0 n4
b00000000000000000000000000000000 n5
b1 n6
#15
#20
1!
b00000000000000000000000000000010 t
