[Project]
Current Flow=Generic
VCS=0
version=3
[Configurations]
compile=trigger_master_tb
[Library]
trigger_master_tb=.\trigger_master_tb\trigger_master_tb.lib
[Settings]
AccessRead=1
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
[LocalVhdlSets]
CompileWithDebug=0
